16:21:35
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 16:21:38 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 16:21:38 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 16:21:38 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 16:21:38 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 16:21:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:21:38 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:21:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:21:40 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 16:21:40 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     137.3 MHz     7.285         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 16:21:40 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 16:21:40 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 485 /       207
   2		0h:00m:01s		    -3.03ns		 478 /       207
   3		0h:00m:01s		    -3.03ns		 478 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[8] (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[10] (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 32 loads 2 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   4		0h:00m:01s		    -1.63ns		 552 /       212
   5		0h:00m:01s		    -1.63ns		 554 /       212


   6		0h:00m:01s		    -1.63ns		 555 /       212
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_32 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_13_0_a5_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_13_0_a5_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_13_0_o4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_ac0_3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un2_cuenta_s0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:19|Unbuffered I/O b2v_inst.un1_reset_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un2_cuenta_s1_a0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_32 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_13_0_a5_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_13_0_a5_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_13_0_o4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_ac0_3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un2_cuenta_s0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:19|Unbuffered I/O b2v_inst.un1_reset_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un2_cuenta_s1_a0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.N_368_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 167MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 167MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 214 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   214        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 167MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 167MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 167MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 167MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 11.28ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 16:21:42 2024
#


Top view:               anda_plis
Requested Frequency:    88.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.991

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      88.6 MHz      75.3 MHz      11.282        13.273        -1.991     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  11.282      -1.991  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[15]           anda_plis|clk     SB_DFFR      Q       state[15]           0.540       -1.991
b2v_inst.state_fast[17]      anda_plis|clk     SB_DFFS      Q       state_fast[17]      0.540       -1.942
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.167
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.167
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.117
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.026
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.026
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -0.977
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -0.886
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -0.886
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.dir_mem[1]             anda_plis|clk     SB_DFF           D            un2_indice_3_iv_0[1]        11.177       -1.991
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     11.177       -1.167
b2v_inst1.r_Clk_Count[3]        anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6[3]            11.177       -0.050
b2v_inst.dir_mem[5]             anda_plis|clk     SB_DFF           D            un2_indice_3_iv_0[5]        11.177       -0.036
b2v_inst.dir_mem[6]             anda_plis|clk     SB_DFF           D            un2_indice_3_iv_0[6]        11.177       -0.029
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]           11.058       0.186 
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[1]     addr_ram_1_0_i[1]           11.058       0.186 
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[2]     addr_ram_1_0_i[2]           11.058       0.186 
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]           11.058       0.186 
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[4]     addr_ram_1_0_i[4]           11.058       0.186 
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.282
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.177

    - Propagation time:                      13.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.991

    Number of logic level(s):                7
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.state[15]                  SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                           Net          -        -       1.599     -           10        
b2v_inst.state_fast_RNIQBUC[17]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC[17]     SB_LUT4      O        Out     0.449     2.588       -         
un12_0[6]                           Net          -        -       1.371     -           25        
b2v_inst.dir_mem_RNIT8VT[0]         SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNIT8VT[0]         SB_LUT4      O        Out     0.449     4.408       -         
dir_mem_RNIT8VT[0]                  Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNINKTA1[0]        SB_CARRY     I0       In      -         5.313       -         
b2v_inst.dir_mem_RNINKTA1[0]        SB_CARRY     CO       Out     0.258     5.570       -         
un2_indice_cry_0                    Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNO_10[1]          SB_LUT4      I3       In      -         5.956       -         
b2v_inst.dir_mem_RNO_10[1]          SB_LUT4      O        Out     0.316     6.272       -         
un2_indice_20[1]                    Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4      I2       In      -         7.643       -         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4      O        Out     0.379     8.021       -         
G_13_0_a5_0_1                       Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4      I0       In      -         9.392       -         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4      O        Out     0.449     9.841       -         
G_13_0_0                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]             SB_LUT4      I0       In      -         11.212      -         
b2v_inst.dir_mem_RNO[1]             SB_LUT4      O        Out     0.449     11.661      -         
un2_indice_3_iv_0[1]                Net          -        -       1.507     -           1         
b2v_inst.dir_mem[1]                 SB_DFF       D        In      -         13.168      -         
==================================================================================================
Total path delay (propagation time + setup) of 13.273 is 3.392(25.6%) logic and 9.881(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.282
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.177

    - Propagation time:                      13.119
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.942

    Number of logic level(s):                7
    Starting point:                          b2v_inst.state_fast[17] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.state_fast[17]             SB_DFFS      Q        Out     0.540     0.540       -         
state_fast[17]                      Net          -        -       1.599     -           5         
b2v_inst.state_fast_RNIQBUC[17]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC[17]     SB_LUT4      O        Out     0.400     2.539       -         
un12_0[6]                           Net          -        -       1.371     -           25        
b2v_inst.dir_mem_RNIT8VT[0]         SB_LUT4      I0       In      -         3.910       -         
b2v_inst.dir_mem_RNIT8VT[0]         SB_LUT4      O        Out     0.449     4.359       -         
dir_mem_RNIT8VT[0]                  Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNINKTA1[0]        SB_CARRY     I0       In      -         5.263       -         
b2v_inst.dir_mem_RNINKTA1[0]        SB_CARRY     CO       Out     0.258     5.521       -         
un2_indice_cry_0                    Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNO_10[1]          SB_LUT4      I3       In      -         5.907       -         
b2v_inst.dir_mem_RNO_10[1]          SB_LUT4      O        Out     0.316     6.223       -         
un2_indice_20[1]                    Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4      I2       In      -         7.594       -         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4      O        Out     0.379     7.972       -         
G_13_0_a5_0_1                       Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4      I0       In      -         9.343       -         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4      O        Out     0.449     9.792       -         
G_13_0_0                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]             SB_LUT4      I0       In      -         11.163      -         
b2v_inst.dir_mem_RNO[1]             SB_LUT4      O        Out     0.449     11.612      -         
un2_indice_3_iv_0[1]                Net          -        -       1.507     -           1         
b2v_inst.dir_mem[1]                 SB_DFF       D        In      -         13.119      -         
==================================================================================================
Total path delay (propagation time + setup) of 13.224 is 3.343(25.3%) logic and 9.881(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.282
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.177

    - Propagation time:                      13.005
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.828

    Number of logic level(s):                6
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
b2v_inst.state[15]                  SB_DFFR     Q        Out     0.540     0.540       -         
state[15]                           Net         -        -       1.599     -           10        
b2v_inst.state_fast_RNIQBUC[17]     SB_LUT4     I0       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC[17]     SB_LUT4     O        Out     0.449     2.588       -         
un12_0[6]                           Net         -        -       1.371     -           25        
b2v_inst.dir_mem_RNIVAVT[1]         SB_LUT4     I2       In      -         3.959       -         
b2v_inst.dir_mem_RNIVAVT[1]         SB_LUT4     O        Out     0.379     4.338       -         
dir_mem_RNIVAVT[1]                  Net         -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_10[1]          SB_LUT4     I1       In      -         5.708       -         
b2v_inst.dir_mem_RNO_10[1]          SB_LUT4     O        Out     0.400     6.108       -         
un2_indice_20[1]                    Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4     I2       In      -         7.479       -         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4     O        Out     0.379     7.858       -         
G_13_0_a5_0_1                       Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4     I0       In      -         9.229       -         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4     O        Out     0.449     9.678       -         
G_13_0_0                            Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]             SB_LUT4     I0       In      -         11.049      -         
b2v_inst.dir_mem_RNO[1]             SB_LUT4     O        Out     0.449     11.498      -         
un2_indice_3_iv_0[1]                Net         -        -       1.507     -           1         
b2v_inst.dir_mem[1]                 SB_DFF      D        In      -         13.005      -         
=================================================================================================
Total path delay (propagation time + setup) of 13.110 is 3.149(24.0%) logic and 9.961(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.282
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.177

    - Propagation time:                      12.955
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.778

    Number of logic level(s):                6
    Starting point:                          b2v_inst.state_fast[17] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
b2v_inst.state_fast[17]             SB_DFFS     Q        Out     0.540     0.540       -         
state_fast[17]                      Net         -        -       1.599     -           5         
b2v_inst.state_fast_RNIQBUC[17]     SB_LUT4     I1       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC[17]     SB_LUT4     O        Out     0.400     2.539       -         
un12_0[6]                           Net         -        -       1.371     -           25        
b2v_inst.dir_mem_RNIVAVT[1]         SB_LUT4     I2       In      -         3.910       -         
b2v_inst.dir_mem_RNIVAVT[1]         SB_LUT4     O        Out     0.379     4.288       -         
dir_mem_RNIVAVT[1]                  Net         -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_10[1]          SB_LUT4     I1       In      -         5.659       -         
b2v_inst.dir_mem_RNO_10[1]          SB_LUT4     O        Out     0.400     6.059       -         
un2_indice_20[1]                    Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4     I2       In      -         7.430       -         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4     O        Out     0.379     7.809       -         
G_13_0_a5_0_1                       Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4     I0       In      -         9.180       -         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4     O        Out     0.449     9.629       -         
G_13_0_0                            Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]             SB_LUT4     I0       In      -         11.000      -         
b2v_inst.dir_mem_RNO[1]             SB_LUT4     O        Out     0.449     11.448      -         
un2_indice_3_iv_0[1]                Net         -        -       1.507     -           1         
b2v_inst.dir_mem[1]                 SB_DFF      D        In      -         12.955      -         
=================================================================================================
Total path delay (propagation time + setup) of 13.061 is 3.100(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.282
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.177

    - Propagation time:                      12.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.167

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                              SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                       Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv                SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv                SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                     Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                    SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                    SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                                 Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                    SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                    SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                                 Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                    SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                    SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                                 Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                    SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                    SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                                 Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                    SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                    SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                                 Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                    SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                    SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                                 Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                    SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                    SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                                 Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                    SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                    SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                       Net          -        -       0.386     -           12        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1_0     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1_0     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_0_cry_7_c_RNI5KAH1_0                                Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI358V3       SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI358V3       SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                     Net          -        -       1.371     -           9         
b2v_inst.data_a_escribir_RNO_1[0]                                    SB_LUT4      I2       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[0]                                    SB_LUT4      O        Out     0.379     9.087       -         
un1_reg_anterior_iv_0_2[0]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                      SB_LUT4      I2       In      -         10.458      -         
b2v_inst.data_a_escribir_RNO[0]                                      SB_LUT4      O        Out     0.379     10.837      -         
un1_reg_anterior_0_i[0]                                              Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                          SB_DFFE      D        In      -         12.344      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.449 is 3.841(30.9%) logic and 8.608(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 167MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 167MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          27 uses
SB_DFFE         32 uses
SB_DFFER        85 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         35 uses
SB_DFFS         3 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         541 uses

I/O Register bits:                  0
Register bits not including I/Os:   212 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 214

@S |Mapping Summary:
Total  LUTs: 541 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 541 = 541 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 167MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Oct 03 16:21:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	541
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	16
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	60
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	602
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	195
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	353
        CARRY Only       	:	41
        LUT with CARRY   	:	37
    LogicCells                  :	643/3520
    PLBs                        :	95/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.6 (sec)

Final Design Statistics
    Number of LUTs      	:	602
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	643/3520
    PLBs                        :	113/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 94.91 MHz | Target: 88.65 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2130
used logic cells: 643
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2130
used logic cells: 643
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 693 
I1212: Iteration  1 :   114 unrouted : 2 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 21:22:44 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 21:22:45 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 21:22:45 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 21:22:46 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000010111110101111000010000000
	CLK_P=32'b00000000000000000000000000010100
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000110110010
	COUNT_REG_LEN=32'b00000000000000000000000000001010
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 21:22:46 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 21:22:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 21:22:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 21:22:48 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 21:22:48 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     137.3 MHz     7.285         inferred     Autoconstr_clkgroup_0     237  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 237 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 21:22:49 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 21:22:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 508 /       209
   2		0h:00m:00s		    -3.03ns		 499 /       209
   3		0h:00m:00s		    -3.03ns		 500 /       209
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 29 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[6] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 13 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   4		0h:00m:00s		    -1.63ns		 530 /       222
   5		0h:00m:00s		    -1.63ns		 530 /       222


   6		0h:00m:00s		    -1.63ns		 532 /       222
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_4[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_147_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_51_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_53_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_4[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_147_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_51_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_53_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_166_i.
@N: FX1017 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|SB_GB inserted on the net b2v_inst.state[2].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 164MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 164MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 224 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   224        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 164MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 164MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 164MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 11.29ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 21:22:52 2024
#


Top view:               anda_plis
Requested Frequency:    88.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.993

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      88.5 MHz      75.3 MHz      11.294        13.287        -1.993     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  11.294      -1.993  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[15]           anda_plis|clk     SB_DFFR      Q       state[15]           0.540       -1.993
b2v_inst.state_fast[17]      anda_plis|clk     SB_DFFS      Q       state_fast[17]      0.540       -1.944
b2v_inst.indice_1_rep1       anda_plis|clk     SB_DFFER     Q       indice_1_rep1       0.540       -1.704
b2v_inst.indice_fast[2]      anda_plis|clk     SB_DFFER     Q       indice_fast[2]      0.540       -1.654
b2v_inst.indice[7]           anda_plis|clk     SB_DFFER     Q       indice[7]           0.540       -1.640
b2v_inst.indice_fast[3]      anda_plis|clk     SB_DFFER     Q       indice_fast[3]      0.540       -1.633
b2v_inst.indice_0_rep1       anda_plis|clk     SB_DFFES     Q       indice_0_rep1       0.540       -1.591
b2v_inst.indice_fast[4]      anda_plis|clk     SB_DFFER     Q       indice_fast[4]      0.540       -1.570
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.232
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.232
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                          Required           
Instance                        Reference         Type        Pin     Net                         Time         Slack 
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
b2v_inst.dir_mem[4]             anda_plis|clk     SB_DFF      D       un2_indice_3_0_i[4]         11.189       -1.993
b2v_inst.dir_mem[3]             anda_plis|clk     SB_DFF      D       un2_indice_3_0_i[3]         11.189       -1.704
b2v_inst.dir_mem[2]             anda_plis|clk     SB_DFF      D       un2_indice_3_0_i[2]         11.189       -1.689
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[5]     11.189       -1.232
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[0]     11.189       -1.162
b2v_inst.dir_mem[7]             anda_plis|clk     SB_DFF      D       un2_indice_3_0_i[7]         11.189       -0.755
b2v_inst.dir_mem[6]             anda_plis|clk     SB_DFF      D       un2_indice_3_iv_0[6]        11.189       -0.678
b2v_inst.dir_mem[5]             anda_plis|clk     SB_DFF      D       un2_indice_3_iv_0[5]        11.189       -0.601
b2v_inst.dir_mem[1]             anda_plis|clk     SB_DFF      D       un2_indice_3_iv_0[1]        11.189       -0.040
b2v_inst.state[1]               anda_plis|clk     SB_DFFR     D       state_ns[16]                11.189       0.018 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.189

    - Propagation time:                      13.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.993

    Number of logic level(s):                10
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.state[15]                    SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                             Net          -        -       1.599     -           9         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      O        Out     0.449     2.588       -         
N_147                                 Net          -        -       1.371     -           24        
b2v_inst.dir_mem_RNILK981[0]          SB_LUT4      I1       In      -         3.959       -         
b2v_inst.dir_mem_RNILK981[0]          SB_LUT4      O        Out     0.400     4.359       -         
dir_mem_RNILK981[0]                   Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNIF08L1[0]          SB_CARRY     I0       In      -         5.263       -         
b2v_inst.dir_mem_RNIF08L1[0]          SB_CARRY     CO       Out     0.258     5.521       -         
un2_indice_cry_0                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNI234D3[1]          SB_CARRY     CI       In      -         5.535       -         
b2v_inst.dir_mem_RNI234D3[1]          SB_CARRY     CO       Out     0.126     5.661       -         
un2_indice_cry_1                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CI       In      -         5.675       -         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CO       Out     0.126     5.801       -         
un2_indice_cry_2                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CI       In      -         5.815       -         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CO       Out     0.126     5.942       -         
un2_indice_cry_3                      Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      I3       In      -         6.328       -         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      O        Out     0.316     6.643       -         
un2_indice_20[4]                      Net          -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      I3       In      -         8.014       -         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      O        Out     0.316     8.330       -         
dir_mem_RNO_3[4]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      I3       In      -         9.701       -         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      O        Out     0.316     10.016      -         
un2_indice_3_0_i_1[4]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      I3       In      -         11.387      -         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      O        Out     0.287     11.675      -         
un2_indice_3_0_i[4]                   Net          -        -       1.507     -           1         
b2v_inst.dir_mem[4]                   SB_DFF       D        In      -         13.182      -         
====================================================================================================
Total path delay (propagation time + setup) of 13.287 is 3.364(25.3%) logic and 9.923(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.189

    - Propagation time:                      13.133
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.944

    Number of logic level(s):                10
    Starting point:                          b2v_inst.state_fast[17] / Q
    Ending point:                            b2v_inst.dir_mem[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.state_fast[17]               SB_DFFS      Q        Out     0.540     0.540       -         
state_fast[17]                        Net          -        -       1.599     -           4         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      O        Out     0.400     2.539       -         
N_147                                 Net          -        -       1.371     -           24        
b2v_inst.dir_mem_RNILK981[0]          SB_LUT4      I1       In      -         3.910       -         
b2v_inst.dir_mem_RNILK981[0]          SB_LUT4      O        Out     0.400     4.309       -         
dir_mem_RNILK981[0]                   Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNIF08L1[0]          SB_CARRY     I0       In      -         5.214       -         
b2v_inst.dir_mem_RNIF08L1[0]          SB_CARRY     CO       Out     0.258     5.472       -         
un2_indice_cry_0                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNI234D3[1]          SB_CARRY     CI       In      -         5.486       -         
b2v_inst.dir_mem_RNI234D3[1]          SB_CARRY     CO       Out     0.126     5.612       -         
un2_indice_cry_1                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CI       In      -         5.626       -         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CO       Out     0.126     5.752       -         
un2_indice_cry_2                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CI       In      -         5.766       -         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CO       Out     0.126     5.893       -         
un2_indice_cry_3                      Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      I3       In      -         6.279       -         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      O        Out     0.316     6.594       -         
un2_indice_20[4]                      Net          -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      I3       In      -         7.965       -         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      O        Out     0.316     8.281       -         
dir_mem_RNO_3[4]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      I3       In      -         9.652       -         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      O        Out     0.316     9.967       -         
un2_indice_3_0_i_1[4]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      I3       In      -         11.338      -         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      O        Out     0.287     11.626      -         
un2_indice_3_0_i[4]                   Net          -        -       1.507     -           1         
b2v_inst.dir_mem[4]                   SB_DFF       D        In      -         13.133      -         
====================================================================================================
Total path delay (propagation time + setup) of 13.238 is 3.315(25.0%) logic and 9.923(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.189

    - Propagation time:                      13.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.902

    Number of logic level(s):                9
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.state[15]                    SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                             Net          -        -       1.599     -           9         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      O        Out     0.449     2.588       -         
N_147                                 Net          -        -       1.371     -           24        
b2v_inst.dir_mem_RNIPMTA1[1]          SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNIPMTA1[1]          SB_LUT4      O        Out     0.449     4.408       -         
dir_mem_RNIPMTA1[1]                   Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNI234D3[1]          SB_CARRY     I0       In      -         5.313       -         
b2v_inst.dir_mem_RNI234D3[1]          SB_CARRY     CO       Out     0.258     5.570       -         
un2_indice_cry_1                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CI       In      -         5.584       -         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CO       Out     0.126     5.710       -         
un2_indice_cry_2                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CI       In      -         5.724       -         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CO       Out     0.126     5.851       -         
un2_indice_cry_3                      Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      I3       In      -         6.237       -         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      O        Out     0.316     6.552       -         
un2_indice_20[4]                      Net          -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      I3       In      -         7.923       -         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      O        Out     0.316     8.239       -         
dir_mem_RNO_3[4]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      I3       In      -         9.610       -         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      O        Out     0.316     9.925       -         
un2_indice_3_0_i_1[4]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      I3       In      -         11.296      -         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      O        Out     0.287     11.584      -         
un2_indice_3_0_i[4]                   Net          -        -       1.507     -           1         
b2v_inst.dir_mem[4]                   SB_DFF       D        In      -         13.091      -         
====================================================================================================
Total path delay (propagation time + setup) of 13.196 is 3.287(24.9%) logic and 9.909(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.189

    - Propagation time:                      13.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.853

    Number of logic level(s):                9
    Starting point:                          b2v_inst.state_fast[17] / Q
    Ending point:                            b2v_inst.dir_mem[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.state_fast[17]               SB_DFFS      Q        Out     0.540     0.540       -         
state_fast[17]                        Net          -        -       1.599     -           4         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      O        Out     0.400     2.539       -         
N_147                                 Net          -        -       1.371     -           24        
b2v_inst.dir_mem_RNIPMTA1[1]          SB_LUT4      I0       In      -         3.910       -         
b2v_inst.dir_mem_RNIPMTA1[1]          SB_LUT4      O        Out     0.449     4.359       -         
dir_mem_RNIPMTA1[1]                   Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNI234D3[1]          SB_CARRY     I0       In      -         5.263       -         
b2v_inst.dir_mem_RNI234D3[1]          SB_CARRY     CO       Out     0.258     5.521       -         
un2_indice_cry_1                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CI       In      -         5.535       -         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CO       Out     0.126     5.661       -         
un2_indice_cry_2                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CI       In      -         5.675       -         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CO       Out     0.126     5.801       -         
un2_indice_cry_3                      Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      I3       In      -         6.187       -         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      O        Out     0.316     6.503       -         
un2_indice_20[4]                      Net          -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      I3       In      -         7.874       -         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      O        Out     0.316     8.190       -         
dir_mem_RNO_3[4]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      I3       In      -         9.561       -         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      O        Out     0.316     9.876       -         
un2_indice_3_0_i_1[4]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      I3       In      -         11.247      -         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      O        Out     0.287     11.535      -         
un2_indice_3_0_i[4]                   Net          -        -       1.507     -           1         
b2v_inst.dir_mem[4]                   SB_DFF       D        In      -         13.042      -         
====================================================================================================
Total path delay (propagation time + setup) of 13.147 is 3.238(24.6%) logic and 9.909(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.294
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.189

    - Propagation time:                      12.951
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.762

    Number of logic level(s):                8
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.state[15]                    SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                             Net          -        -       1.599     -           9         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_fast_RNIQBUC_0[17]     SB_LUT4      O        Out     0.449     2.588       -         
N_147                                 Net          -        -       1.371     -           24        
b2v_inst.dir_mem_RNIROTA1[2]          SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNIROTA1[2]          SB_LUT4      O        Out     0.449     4.408       -         
dir_mem_RNIROTA1[2]                   Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     I0       In      -         5.313       -         
b2v_inst.dir_mem_RNIN7055[2]          SB_CARRY     CO       Out     0.258     5.570       -         
un2_indice_cry_2                      Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CI       In      -         5.584       -         
b2v_inst.dir_mem_RNIEESS6[3]          SB_CARRY     CO       Out     0.126     5.710       -         
un2_indice_cry_3                      Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      I3       In      -         6.096       -         
b2v_inst.dir_mem_RNI57DR8[4]          SB_LUT4      O        Out     0.316     6.412       -         
un2_indice_20[4]                      Net          -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      I3       In      -         7.783       -         
b2v_inst.dir_mem_RNO_3[4]             SB_LUT4      O        Out     0.316     8.098       -         
dir_mem_RNO_3[4]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      I3       In      -         9.470       -         
b2v_inst.dir_mem_RNO_1[4]             SB_LUT4      O        Out     0.316     9.785       -         
un2_indice_3_0_i_1[4]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      I3       In      -         11.156      -         
b2v_inst.dir_mem_RNO[4]               SB_LUT4      O        Out     0.287     11.444      -         
un2_indice_3_0_i[4]                   Net          -        -       1.507     -           1         
b2v_inst.dir_mem[4]                   SB_DFF       D        In      -         12.951      -         
====================================================================================================
Total path delay (propagation time + setup) of 13.056 is 3.161(24.2%) logic and 9.895(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        98 uses
SB_DFF          27 uses
SB_DFFE         32 uses
SB_DFFER        94 uses
SB_DFFES        4 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         3 uses
SB_DFFSR        21 uses
SB_DFFSS        1 use
SB_GB           3 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         513 uses

I/O Register bits:                  0
Register bits not including I/Os:   222 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 224

@S |Mapping Summary:
Total  LUTs: 513 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 513 = 513 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 164MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Thu Oct 03 21:22:52 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 21:23:58 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 21:23:58 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 21:23:58 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 21:23:58 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v changed - recompiling
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 21:23:58 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 21:23:58 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 21:23:58 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 21:23:59 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 21:24:00 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     137.3 MHz     7.285         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 21:24:00 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 21:24:00 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 515 /       207
   2		0h:00m:00s		    -3.03ns		 507 /       207
   3		0h:00m:00s		    -3.03ns		 507 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 28 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 38 loads 3 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 29 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[15] (in view: work.anda_plis(bdf_type)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 28 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[4] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 16 Registers via timing driven replication
Added 14 LUTs via timing driven replication

   4		0h:00m:00s		    -1.63ns		 581 /       223
   5		0h:00m:01s		    -1.63ns		 586 /       223


   6		0h:00m:01s		    -1.63ns		 582 /       223
   7		0h:00m:01s		    -1.63ns		 582 /       223
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g0_2_8 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_253_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_4[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_2_o4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_o2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_134_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_136_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_138_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g0_2_8 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_253_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_4[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_2_o4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_o2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_134_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_136_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_138_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_254_i.
@N: FX1017 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|SB_GB inserted on the net b2v_inst.state[2].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 167MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 167MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 225 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   225        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 167MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 167MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 168MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 168MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 11.12ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 21:24:03 2024
#


Top view:               anda_plis
Requested Frequency:    89.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.963

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      89.9 MHz      76.4 MHz      11.121        13.084        -1.963     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  11.121      -1.963  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.state_fast[15]     anda_plis|clk     SB_DFFR      Q       state_fast[15]     0.540       -1.963
b2v_inst.state_fast[17]     anda_plis|clk     SB_DFFS      Q       state_fast[17]     0.540       -1.914
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.335
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.285
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.194
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.145
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.054
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.005
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -0.914
b2v_inst.reg_ancho_3[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]     0.540       -0.865
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                           Required           
Instance                        Reference         Type         Pin     Net                         Time         Slack 
                                Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------
b2v_inst.dir_mem[1]             anda_plis|clk     SB_DFF       D       un2_indice_3_iv_0[1]        11.016       -1.963
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[2]     11.016       -1.335
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[3]     11.016       -1.321
b2v_inst.dir_mem[7]             anda_plis|clk     SB_DFF       D       un2_indice_3_0_i[7]         11.016       -0.963
b2v_inst.dir_mem[3]             anda_plis|clk     SB_DFF       D       un2_indice_3_0_i[3]         11.016       -0.465
b2v_inst.dir_mem[2]             anda_plis|clk     SB_DFF       D       un2_indice_3_0_i[2]         11.016       -0.325
b2v_inst.cuenta[1]              anda_plis|clk     SB_DFFER     D       N_148_i                     11.016       -0.197
b2v_inst.cuenta[2]              anda_plis|clk     SB_DFFER     D       N_150_i                     11.016       -0.197
b2v_inst.cuenta[3]              anda_plis|clk     SB_DFFER     D       N_152_i                     11.016       -0.197
b2v_inst.dir_mem[4]             anda_plis|clk     SB_DFF       D       un2_indice_3_0_i[4]         11.016       -0.162
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.121
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.979
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.963

    Number of logic level(s):                7
    Starting point:                          b2v_inst.state_fast[15] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.state_fast[15]               SB_DFFR      Q        Out     0.540     0.540       -         
state_fast[15]                        Net          -        -       1.599     -           2         
b2v_inst.state_fast_RNI711G_0[15]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_fast_RNI711G_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
N_253                                 Net          -        -       1.371     -           16        
b2v_inst.dir_mem_RNIGVEE1[0]          SB_LUT4      I1       In      -         3.959       -         
b2v_inst.dir_mem_RNIGVEE1[0]          SB_LUT4      O        Out     0.400     4.359       -         
dir_mem_RNIGVEE1[0]                   Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNIN0GU1[0]          SB_CARRY     I0       In      -         5.263       -         
b2v_inst.dir_mem_RNIN0GU1[0]          SB_CARRY     CO       Out     0.258     5.521       -         
un2_indice_cry_0                      Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNO_4[1]             SB_LUT4      I3       In      -         5.907       -         
b2v_inst.dir_mem_RNO_4[1]             SB_LUT4      O        Out     0.316     6.223       -         
un2_indice_20[1]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_3[1]             SB_LUT4      I2       In      -         7.594       -         
b2v_inst.dir_mem_RNO_3[1]             SB_LUT4      O        Out     0.379     7.972       -         
dir_mem_RNO_3[1]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]             SB_LUT4      I2       In      -         9.343       -         
b2v_inst.dir_mem_RNO_0[1]             SB_LUT4      O        Out     0.379     9.722       -         
un2_indice_3_iv_0_0[1]                Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]               SB_LUT4      I2       In      -         11.093      -         
b2v_inst.dir_mem_RNO[1]               SB_LUT4      O        Out     0.379     11.472      -         
un2_indice_3_iv_0[1]                  Net          -        -       1.507     -           1         
b2v_inst.dir_mem[1]                   SB_DFF       D        In      -         12.979      -         
====================================================================================================
Total path delay (propagation time + setup) of 13.084 is 3.203(24.5%) logic and 9.881(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.121
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.934
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.918

    Number of logic level(s):                6
    Starting point:                          b2v_inst.state_fast[15] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.state_fast[15]               SB_DFFR     Q        Out     0.540     0.540       -         
state_fast[15]                        Net         -        -       1.599     -           2         
b2v_inst.state_fast_RNI711G_0[15]     SB_LUT4     I0       In      -         2.139       -         
b2v_inst.state_fast_RNI711G_0[15]     SB_LUT4     O        Out     0.449     2.588       -         
N_253                                 Net         -        -       1.371     -           16        
b2v_inst.dir_mem_RNII5PO1[1]          SB_LUT4     I0       In      -         3.959       -         
b2v_inst.dir_mem_RNII5PO1[1]          SB_LUT4     O        Out     0.449     4.408       -         
dir_mem_RNII5PO1[1]                   Net         -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_4[1]             SB_LUT4     I1       In      -         5.779       -         
b2v_inst.dir_mem_RNO_4[1]             SB_LUT4     O        Out     0.400     6.178       -         
un2_indice_20[1]                      Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_3[1]             SB_LUT4     I2       In      -         7.549       -         
b2v_inst.dir_mem_RNO_3[1]             SB_LUT4     O        Out     0.379     7.928       -         
dir_mem_RNO_3[1]                      Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]             SB_LUT4     I2       In      -         9.299       -         
b2v_inst.dir_mem_RNO_0[1]             SB_LUT4     O        Out     0.379     9.678       -         
un2_indice_3_iv_0_0[1]                Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]               SB_LUT4     I2       In      -         11.049      -         
b2v_inst.dir_mem_RNO[1]               SB_LUT4     O        Out     0.379     11.427      -         
un2_indice_3_iv_0[1]                  Net         -        -       1.507     -           1         
b2v_inst.dir_mem[1]                   SB_DFF      D        In      -         12.934      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.040 is 3.079(23.6%) logic and 9.961(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.121
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.914

    Number of logic level(s):                7
    Starting point:                          b2v_inst.state_fast[17] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.state_fast[17]               SB_DFFS      Q        Out     0.540     0.540       -         
state_fast[17]                        Net          -        -       1.599     -           2         
b2v_inst.state_fast_RNI711G_0[15]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_fast_RNI711G_0[15]     SB_LUT4      O        Out     0.400     2.539       -         
N_253                                 Net          -        -       1.371     -           16        
b2v_inst.dir_mem_RNIGVEE1[0]          SB_LUT4      I1       In      -         3.910       -         
b2v_inst.dir_mem_RNIGVEE1[0]          SB_LUT4      O        Out     0.400     4.309       -         
dir_mem_RNIGVEE1[0]                   Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNIN0GU1[0]          SB_CARRY     I0       In      -         5.214       -         
b2v_inst.dir_mem_RNIN0GU1[0]          SB_CARRY     CO       Out     0.258     5.472       -         
un2_indice_cry_0                      Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNO_4[1]             SB_LUT4      I3       In      -         5.858       -         
b2v_inst.dir_mem_RNO_4[1]             SB_LUT4      O        Out     0.316     6.173       -         
un2_indice_20[1]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_3[1]             SB_LUT4      I2       In      -         7.545       -         
b2v_inst.dir_mem_RNO_3[1]             SB_LUT4      O        Out     0.379     7.923       -         
dir_mem_RNO_3[1]                      Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]             SB_LUT4      I2       In      -         9.294       -         
b2v_inst.dir_mem_RNO_0[1]             SB_LUT4      O        Out     0.379     9.673       -         
un2_indice_3_iv_0_0[1]                Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]               SB_LUT4      I2       In      -         11.044      -         
b2v_inst.dir_mem_RNO[1]               SB_LUT4      O        Out     0.379     11.423      -         
un2_indice_3_iv_0[1]                  Net          -        -       1.507     -           1         
b2v_inst.dir_mem[1]                   SB_DFF       D        In      -         12.930      -         
====================================================================================================
Total path delay (propagation time + setup) of 13.035 is 3.154(24.2%) logic and 9.881(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.121
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.885
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.869

    Number of logic level(s):                6
    Starting point:                          b2v_inst.state_fast[17] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.state_fast[17]               SB_DFFS     Q        Out     0.540     0.540       -         
state_fast[17]                        Net         -        -       1.599     -           2         
b2v_inst.state_fast_RNI711G_0[15]     SB_LUT4     I1       In      -         2.139       -         
b2v_inst.state_fast_RNI711G_0[15]     SB_LUT4     O        Out     0.400     2.539       -         
N_253                                 Net         -        -       1.371     -           16        
b2v_inst.dir_mem_RNII5PO1[1]          SB_LUT4     I0       In      -         3.910       -         
b2v_inst.dir_mem_RNII5PO1[1]          SB_LUT4     O        Out     0.449     4.359       -         
dir_mem_RNII5PO1[1]                   Net         -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_4[1]             SB_LUT4     I1       In      -         5.729       -         
b2v_inst.dir_mem_RNO_4[1]             SB_LUT4     O        Out     0.400     6.129       -         
un2_indice_20[1]                      Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_3[1]             SB_LUT4     I2       In      -         7.500       -         
b2v_inst.dir_mem_RNO_3[1]             SB_LUT4     O        Out     0.379     7.879       -         
dir_mem_RNO_3[1]                      Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]             SB_LUT4     I2       In      -         9.250       -         
b2v_inst.dir_mem_RNO_0[1]             SB_LUT4     O        Out     0.379     9.629       -         
un2_indice_3_iv_0_0[1]                Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]               SB_LUT4     I2       In      -         11.000      -         
b2v_inst.dir_mem_RNO[1]               SB_LUT4     O        Out     0.379     11.378      -         
un2_indice_3_iv_0[1]                  Net         -        -       1.507     -           1         
b2v_inst.dir_mem[1]                   SB_DFF      D        In      -         12.885      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.991 is 3.029(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.121
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.016

    - Propagation time:                      12.801
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.785

    Number of logic level(s):                6
    Starting point:                          b2v_inst.state_fast[15] / Q
    Ending point:                            b2v_inst.dir_mem[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
b2v_inst.state_fast[15]             SB_DFFR     Q        Out     0.540     0.540       -         
state_fast[15]                      Net         -        -       1.599     -           2         
b2v_inst.state_fast_RNI711G[15]     SB_LUT4     I0       In      -         2.139       -         
b2v_inst.state_fast_RNI711G[15]     SB_LUT4     O        Out     0.386     2.525       -         
N_253_i                             Net         -        -       1.371     -           21        
b2v_inst.dir_mem_RNII5PO1[1]        SB_LUT4     I3       In      -         3.896       -         
b2v_inst.dir_mem_RNII5PO1[1]        SB_LUT4     O        Out     0.379     4.274       -         
dir_mem_RNII5PO1[1]                 Net         -        -       1.371     -           2         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4     I1       In      -         5.645       -         
b2v_inst.dir_mem_RNO_4[1]           SB_LUT4     O        Out     0.400     6.045       -         
un2_indice_20[1]                    Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_3[1]           SB_LUT4     I2       In      -         7.416       -         
b2v_inst.dir_mem_RNO_3[1]           SB_LUT4     O        Out     0.379     7.795       -         
dir_mem_RNO_3[1]                    Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4     I2       In      -         9.166       -         
b2v_inst.dir_mem_RNO_0[1]           SB_LUT4     O        Out     0.379     9.544       -         
un2_indice_3_iv_0_0[1]              Net         -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[1]             SB_LUT4     I2       In      -         10.916      -         
b2v_inst.dir_mem_RNO[1]             SB_LUT4     O        Out     0.379     11.294      -         
un2_indice_3_iv_0[1]                Net         -        -       1.507     -           1         
b2v_inst.dir_mem[1]                 SB_DFF      D        In      -         12.801      -         
=================================================================================================
Total path delay (propagation time + setup) of 12.906 is 2.945(22.8%) logic and 9.961(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 168MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 168MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        89 uses
SB_DFF          27 uses
SB_DFFE         32 uses
SB_DFFER        95 uses
SB_DFFES        5 uses
SB_DFFESR       8 uses
SB_DFFR         33 uses
SB_DFFS         3 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           3 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         569 uses

I/O Register bits:                  0
Register bits not including I/Os:   223 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 225

@S |Mapping Summary:
Total  LUTs: 569 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 569 = 569 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 168MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 21:24:03 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	569
    Number of DFFs      	:	223
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	55
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	625
    Number of DFFs      	:	223
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	211
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	365
        CARRY Only       	:	40
        LUT with CARRY   	:	37
    LogicCells                  :	665/3520
    PLBs                        :	98/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.6 (sec)

Final Design Statistics
    Number of LUTs      	:	625
    Number of DFFs      	:	223
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	665/3520
    PLBs                        :	111/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 94.58 MHz | Target: 89.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2111
used logic cells: 665
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2111
used logic cells: 665
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 722 
I1212: Iteration  1 :   110 unrouted : 1 seconds
I1212: Iteration  2 :    13 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name anda_plis


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2109
used logic cells: 665
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2109
used logic cells: 665
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 722 
I1212: Iteration  1 :   110 unrouted : 1 seconds
I1212: Iteration  2 :    13 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
21:33:22
