
fpga2.tcl: running (fpga2)...

fpga2.tcl: setting process properties...
fpga2.tcl: project property values set.
Running 'Synthesize - XST'

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/media/SharedFiles/Courses/CS/534/Term/nEMESysLab-FWS/FWS_server/build/fpga2/top_module.xst" -ofn "/media/SharedFiles/Courses/CS/534/Term/nEMESysLab-FWS/FWS_server/build/fpga2/top_module.syr"
Reading design: top_module.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "top.v" in library work
Module <top_module> compiled
No errors in compilation
Analysis of file <"top_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_module> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_module>.
WARNING:Xst:916 - "top.v" line 9: Delay is ignored for synthesis.
Module <top_module> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <top_module>.
    Related source file is "top.v".
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.225ns (Maximum Frequency: 449.438MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

=========================================================================

Process "Synthesize - XST" completed successfully
