INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/fpga/srl_1488_pg3/sral_14_88_hours/sral_14_88_hours.srcs/sources_1/new/Ex1_FSM_moore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex1_FSM_moore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/fpga/srl_1488_pg3/sral_14_88_hours/sral_14_88_hours.srcs/sim_1/new/Ex1_FSM_moore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex1_FSM_moore_tb
