Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Nikifor Zhao/CPU/TEST_CPU_isim_beh.exe -prj C:/Users/Nikifor Zhao/CPU/TEST_CPU_beh.prj work.TEST_CPU 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/RegisterHeap.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/REG4.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/REG3.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/REG2.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/REG1.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/PC.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/IM.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/Hazard.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/Forward.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/Extend.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/Control.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/Branch.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/CPU.vhd" into library work
Parsing VHDL file "C:/Users/Nikifor Zhao/CPU/TEST_CPU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture bhv of entity IM [im_default]
Compiling architecture behavioral of entity REG1 [reg1_default]
Compiling architecture behavioral of entity Control [control_default]
Compiling architecture behavioral of entity RegisterHeap [registerheap_default]
Compiling architecture behavioral of entity Extend [extend_default]
Compiling architecture behavioral of entity REG2 [reg2_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity REG3 [reg3_default]
Compiling architecture behavioral of entity REG4 [reg4_default]
Compiling architecture behavioral of entity Forward [forward_default]
Compiling architecture behavioral of entity Branch [branch_default]
Compiling architecture bhv of entity Hazard [hazard_default]
Compiling architecture bhv of entity CPU [cpu_default]
Compiling architecture behavior of entity test_cpu
Time Resolution for simulation is 1ps.
Compiled 33 VHDL Units
Built simulation executable C:/Users/Nikifor Zhao/CPU/TEST_CPU_isim_beh.exe
Fuse Memory Usage: 33628 KB
Fuse CPU Usage: 685 ms
