
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156    0.972886 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.034290    1.057583    2.174392    3.147278 ^ _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      1.057583    0.000224    3.147502 ^ fanout26/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042406    1.244784    1.075793    4.223295 ^ fanout26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net26 (net)
                      1.244784    0.000776    4.224072 ^ fanout25/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.052630    0.783170    0.790150    5.014221 ^ fanout25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net25 (net)
                      0.783170    0.000596    5.014818 ^ fanout24/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.057083    0.840369    0.794066    5.808884 ^ fanout24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net24 (net)
                      0.840385    0.002016    5.810900 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003778    0.598694    0.746114    6.557014 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.598694    0.000040    6.557054 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004008    0.261215    0.551298    7.108352 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.261215    0.000043    7.108395 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.108395   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156   20.972887 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.872887   clock uncertainty
                                  0.000000   20.872887   clock reconvergence pessimism
                                 -0.611986   20.260900   library setup time
                                             20.260900   data required time
---------------------------------------------------------------------------------------------
                                             20.260900   data required time
                                             -7.108395   data arrival time
---------------------------------------------------------------------------------------------
                                             13.152506   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.003067    7.161863 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161863   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156   20.972887 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.872887   clock uncertainty
                                  0.000000   20.872887   clock reconvergence pessimism
                                  0.396738   21.269625   library recovery time
                                             21.269625   data required time
---------------------------------------------------------------------------------------------
                                             21.269625   data required time
                                             -7.161863   data arrival time
---------------------------------------------------------------------------------------------
                                             14.107761   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.003087    7.161883 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161883   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000366   20.973095 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.873096   clock uncertainty
                                  0.000000   20.873096   clock reconvergence pessimism
                                  0.396738   21.269835   library recovery time
                                             21.269835   data required time
---------------------------------------------------------------------------------------------
                                             21.269835   data required time
                                             -7.161883   data arrival time
---------------------------------------------------------------------------------------------
                                             14.107951   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.002981    7.161777 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161777   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000339   20.973070 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.873070   clock uncertainty
                                  0.000000   20.873070   clock reconvergence pessimism
                                  0.396738   21.269808   library recovery time
                                             21.269808   data required time
---------------------------------------------------------------------------------------------
                                             21.269808   data required time
                                             -7.161777   data arrival time
---------------------------------------------------------------------------------------------
                                             14.108030   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004989    0.224086    0.080069    4.080069 ^ ena (in)
                                                         ena (net)
                      0.224086    0.000000    4.080069 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015110    0.498121    0.544649    4.624718 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.498121    0.000215    4.624933 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028960    0.845641    0.624678    5.249611 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.845641    0.000590    5.250201 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003656    0.727290    0.589729    5.839930 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.727290    0.000036    5.839966 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.839966   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000366   20.973095 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.873096   clock uncertainty
                                  0.000000   20.873096   clock reconvergence pessimism
                                 -0.697212   20.175884   library setup time
                                             20.175884   data required time
---------------------------------------------------------------------------------------------
                                             20.175884   data required time
                                             -5.839966   data arrival time
---------------------------------------------------------------------------------------------
                                             14.335917   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316    0.976903 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.033359    1.034170    2.160819    3.137723 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.034170    0.000486    3.138209 ^ _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.018677    0.679596    1.082892    4.221101 ^ _364_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _135_ (net)
                      0.679596    0.000256    4.221357 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012799    0.496168    0.364923    4.586280 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.496168    0.000206    4.586486 v _370_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004868    0.389829    0.902351    5.488837 v _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.389829    0.000050    5.488887 v _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003450    0.482776    0.352933    5.841820 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.482776    0.000034    5.841854 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.841854   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000309   20.976898 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876898   clock uncertainty
                                  0.000000   20.876898   clock reconvergence pessimism
                                 -0.656645   20.220253   library setup time
                                             20.220253   data required time
---------------------------------------------------------------------------------------------
                                             20.220253   data required time
                                             -5.841854   data arrival time
---------------------------------------------------------------------------------------------
                                             14.378399   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004989    0.224086    0.080069    4.080069 ^ ena (in)
                                                         ena (net)
                      0.224086    0.000000    4.080069 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015110    0.498121    0.544649    4.624718 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.498121    0.000215    4.624933 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028960    0.845641    0.624678    5.249611 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.845644    0.000947    5.250558 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006747    0.634581    0.535387    5.785945 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.634581    0.000152    5.786097 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.786097   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316   20.976904 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876904   clock uncertainty
                                  0.000000   20.876904   clock reconvergence pessimism
                                 -0.683035   20.193869   library setup time
                                             20.193869   data required time
---------------------------------------------------------------------------------------------
                                             20.193869   data required time
                                             -5.786097   data arrival time
---------------------------------------------------------------------------------------------
                                             14.407771   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004989    0.224086    0.080069    4.080069 ^ ena (in)
                                                         ena (net)
                      0.224086    0.000000    4.080069 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015110    0.498121    0.544649    4.624718 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.498121    0.000215    4.624933 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028960    0.845641    0.624678    5.249611 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.845644    0.000918    5.250529 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004713    0.543874    0.504500    5.755030 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.543874    0.000094    5.755123 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.755123   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171791    0.000149   20.976738 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876738   clock uncertainty
                                  0.000000   20.876738   clock reconvergence pessimism
                                 -0.669280   20.207458   library setup time
                                             20.207458   data required time
---------------------------------------------------------------------------------------------
                                             20.207458   data required time
                                             -5.755123   data arrival time
---------------------------------------------------------------------------------------------
                                             14.452334   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316    0.976903 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.033359    1.034170    2.160819    3.137723 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.034170    0.000486    3.138209 ^ _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.018677    0.679596    1.082892    4.221101 ^ _364_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _135_ (net)
                      0.679596    0.000283    4.221385 ^ _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003163    0.216854    0.492656    4.714040 ^ _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.216854    0.000030    4.714070 ^ _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003326    0.329408    0.938172    5.652242 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.329408    0.000032    5.652274 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.652274   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000339   20.973070 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.873070   clock uncertainty
                                  0.000000   20.873070   clock reconvergence pessimism
                                 -0.626100   20.246969   library setup time
                                             20.246969   data required time
---------------------------------------------------------------------------------------------
                                             20.246969   data required time
                                             -5.652274   data arrival time
---------------------------------------------------------------------------------------------
                                             14.594695   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683250    0.004368    6.134317 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134317   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000309   20.976898 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876898   clock uncertainty
                                  0.000000   20.876898   clock reconvergence pessimism
                                  0.395369   21.272266   library recovery time
                                             21.272266   data required time
---------------------------------------------------------------------------------------------
                                             21.272266   data required time
                                             -6.134317   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137950   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683251    0.004442    6.134391 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134391   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000391   20.976978 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876980   clock uncertainty
                                  0.000000   20.876980   clock reconvergence pessimism
                                  0.395369   21.272348   library recovery time
                                             21.272348   data required time
---------------------------------------------------------------------------------------------
                                             21.272348   data required time
                                             -6.134391   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137957   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683251    0.004420    6.134369 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134369   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000368   20.976955 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876955   clock uncertainty
                                  0.000000   20.876955   clock reconvergence pessimism
                                  0.395369   21.272326   library recovery time
                                             21.272326   data required time
---------------------------------------------------------------------------------------------
                                             21.272326   data required time
                                             -6.134369   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137957   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683245    0.004064    6.134014 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134014   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171791    0.000149   20.976738 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876738   clock uncertainty
                                  0.000000   20.876738   clock reconvergence pessimism
                                  0.395370   21.272106   library recovery time
                                             21.272106   data required time
---------------------------------------------------------------------------------------------
                                             21.272106   data required time
                                             -6.134014   data arrival time
---------------------------------------------------------------------------------------------
                                             15.138092   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683239    0.003636    6.133585 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133585   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316   20.976904 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876904   clock uncertainty
                                  0.000000   20.876904   clock reconvergence pessimism
                                  0.395370   21.272276   library recovery time
                                             21.272276   data required time
---------------------------------------------------------------------------------------------
                                             21.272276   data required time
                                             -6.133585   data arrival time
---------------------------------------------------------------------------------------------
                                             15.138689   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883445    0.003900    5.225317 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.079581    0.621953    0.877578    6.102894 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.621955    0.001986    6.104880 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.104880   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000393   20.976980 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876980   clock uncertainty
                                  0.000000   20.876980   clock reconvergence pessimism
                                  0.401850   21.278830   library recovery time
                                             21.278830   data required time
---------------------------------------------------------------------------------------------
                                             21.278830   data required time
                                             -6.104880   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173949   slack (MET)



