---
layout: default
title: Learn Verilog with YoSys
overview: true
---

<section class="intro">
  <div class="grid">
    <div class="unit whole center-on-mobiles">
      <p class="first">Learning Verilog with YoSys</p>
    </div>
  </div>
</section>
<section class="features">
  <div class="grid">
    <div class="unit one-third">
      <h2>Verilog</h2>
      <p>
		This blog series attempts to provide a starting point to learning Verilog.
      </p>
    </div>
    <div class="unit one-third">
      <h2>YoSys</h2>
      <p>
		<a href="http://github.com/cliffordwolf/yosys/">YoSys</a> is a new logic systhesis tool from <a href="http://clifford.at/">Clifford Wolf</a>.
		It is completely open-source, and perfect for learning Verilog with.
	  </p>
    </div>
    <div class="unit one-third">
      <h2>Xilinx</h2>
      <p>
		For actual implementation we shall synthesise our YoSys netlists using the Xilinx Vivado suite, with
		a web-pack license.
	  </p>
    </div>
    <div class="clear"></div>
  </div>
</section>
<section class="quickstart">
  <div class="grid">
    <div class="unit golden-small center-on-mobiles">
      <h4>Get started now:</h4>
    </div>
    <div class="unit golden-large code">
      <p class="title">Quick-Start Instructions</p>
      <div class="shell">
        <p class="line">
          <span class="path">~</span>
          <span class="prompt">$</span>
          <span class="command">yosys</span>
        </p>
		<p class="line">
          <span class="output"># Open your imagination</span>
        </p>
        <p class="line">
          <span class="path"></span>
          <span class="prompt">yosys></span>
          <span class="command">read_verilog fiedler-cooley.v</span>
        </p>
		<p class="line">
          <span class="output"># Learn verilog!</span>
        </p>
      </div>
    </div>
    <div class="clear"></div>
  </div>
</section>
