<root><simulation><result_generated_time />2023-05-13 00:51:45<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 576}<im2col_enable />False<total_MAC_operation />1016064<total_data_size_element />{'W': 5184, 'I': 147456, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 6.890625, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [14, 1, 1], 'O': [14, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 14)]], [[('K', 1)], [('C', 1)]], [], []]<I />[[[('K', 1)], []], [[], [('C', 1), ('OY', 14)]], [], []]<O />[[[], [('C', 1)]], [[('K', 1)], [('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3)], [], []]<I />[[('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3)], [], []]<O />[[('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [14.0, 14, 1, 1], 'I': [1.0, 6.89, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [384, 2048, 2048], 'O': [112, 1568, 1568], 'O_partial': [112, 0, 0], 'O_final': [0, 1568, 1568]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.75, 0.0, 0.0], 'O': [0.22, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.75, 0.0, 0.0], 'O': [0.22, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [384, 2048, 2048], 'O': [112, 1568, 1568], 'O_partial': [112, 0, 0], 'O_final': [0, 1568, 1568]}<total_unit_count />{'W': [14, 1, 1, 1], 'I': [14, 14, 1, 1], 'O': [14, 14, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [14, 14, 1, 1], 'O': [14, 14, 1, 1]}<duplicate_unit_count />{'W': [14.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5184, 5184], [5184, 5184], [5184, 0]]<I />[[1016064, 147456], [147456, 147456], [147456, 0]]<O />[[(903168, 1016064), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(903168, 1016064), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[648, 648], [81, 81], [20, 0]]<I />[[127008, 18432], [2304, 2304], [576, 0]]<O />[[(112896, 127008), (14112, 0)], [(0, 1764), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([112896, 127008], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [14112, 0]), ([0, 1764], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />1016064<idle />73301760</mac_count></basic_info><energy><total_energy />5888546.5<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[57.6, 460.8, 748.8000000000001]<O />[115.2, 345.59999999999997, 576.0]</mem_energy_breakdown><MAC_energy><active_MAC />2221115.9<idle_MAC />3665088.0<total />5886203.9</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0122<utilization_without_data_loading />0.0137<utilization_spatial />0.0137<utilization_temporal_with_data_loading />0.8936<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />81216<latency_cycle_without_data_loading />72576<ideal_computing_cycle />72576<data_loading><load_cycle_total />8640<load_cycle_individual />{'W': [1152, 576, 0], 'I': [6336, 2304, 0]}<load_cycle_combined />{'W': 1728, 'I': 6912}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-72000], [-72576, -72576], [-72576, -72576]], 'I': [[-72000], [-8064, -72576], [-72576, -72576]], 'O': [[-72576], [-71424, -70848], [-70848, -72000]]}<mem_stall_cycle_shared />{'W': [[-72000], [-72576, 0], [0, 0]], 'I': [[-72000], [-8064, 0], [0, 0]], 'O': [[-72576], [-71424, -70848], [-70848, -72000]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [384, 2048, 2048], 'O': [112, 1568, 1568], 'O_partial': [112, 0, 0], 'O_final': [0, 1568, 1568]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [5376, 2048, 2048], 'O': [1568, 1568, 1568]}<loop_cycles_each_level />{'W': [126, 126, 126], 'I': [126, 126, 126], 'O': [126, 126, 126]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [0.6, 0.6], [0.6, 0.6]], 'I': [[8.0, 3.0], [42.7, 16.3], [16.3, 16.3]], 'O': [[8.0, 0.9], [12.4, 12.4], [12.4, 12.4]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [0.6, 0.6], [0.6, 0.6]], 'I': [[8.0, 27.4], [384.0, 16.3], [16.3, 16.3]], 'O': [[8.0, 8.0], [112.0, 12.4], [12.4, 12.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [0.6, 0.6], [0.6, 0]], 'I': [[8.0, 27.4], [384.0, 16.3], [16.3, 0]], 'O': [[8.0, 0.9], [12.4, 12.4], [12.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [397.0, 29.3], [16.8, 12.4]], 'I': [[8.0, 27.4], [397.0, 29.3], [16.8, 12.4]], 'O': [[8.0, 0.9], [397.0, 29.3], [16.8, 12.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 126], [126, 126, 1], [126, 126, 1]], 'I': [[1, 1, 126], [14, 126, 1], [126, 126, 1]], 'O': [[1, 1, 126], [126, 126, 1], [126, 126, 1]]}<trans_time_real />{'W': [[0, 1, 126], [[1, 126, 1], [0, 126, 1]], [[0, 126, 1], [0, 126, 1]]], 'I': [[0, 1, 126], [[6, 126, 1], [10, 126, 1]], [[4, 126, 1], [1, 126, 1]]], 'O': [[0, 1, 126], [[2, 126, 1], [3, 126, 1]], [[3, 126, 1], [1, 126, 1]]]}<single_stall_cycle />{'W': [[-1], [-125, -126], [-126, -126]], 'I': [[-1], [-8, -4], [-122, -125]], 'O': [[-1], [-124, -123], [-123, -125]]}<single_stall_count />{'W': [125, 0, 0], 'I': [125, 0, 0], 'O': [126, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3, 3]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-126, -126], [-123, -126]], 1: [[-126, -126], [-123, -123]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.3<mem_area_percentage />98.8 %</area></results><elapsed_time_second />0</simulation></root>