// Seed: 1465273380
module module_0;
  logic [-1 : 1] id_1;
  assign id_1 = -1;
  wire id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4
);
  notif0 primCall (id_1, id_2, id_3);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd3,
    parameter id_3 = 32'd0
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  output tri0 id_4;
  input wire _id_3;
  input wire id_2;
  output wire _id_1;
  logic [1 : id_3] id_5;
  ;
  wire id_6;
  ;
  logic [1 : id_1] id_7;
  assign id_6 = 1 ? id_7[(1'h0)] : !id_7;
  wire id_8;
  module_0 modCall_1 ();
endmodule
