/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [22:0] _03_;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  reg [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[81] | ~(celloutsig_0_2z[9]);
  assign celloutsig_0_5z = celloutsig_0_2z[5] | ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[104] | ~(in_data[107]);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_4z = in_data[170] | ~(celloutsig_1_3z[4]);
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_1z);
  assign celloutsig_1_7z = in_data[162] | ~(in_data[147]);
  assign celloutsig_1_11z = celloutsig_1_1z | ~(_00_);
  assign celloutsig_0_1z = in_data[23] | ~(_01_);
  assign celloutsig_1_12z = celloutsig_1_5z | ~(celloutsig_1_10z[6]);
  assign celloutsig_1_13z = celloutsig_1_2z[0] | ~(celloutsig_1_0z);
  assign celloutsig_1_16z = celloutsig_1_15z[15] | ~(celloutsig_1_6z[4]);
  assign celloutsig_1_18z = celloutsig_1_1z | ~(celloutsig_1_1z);
  reg [8:0] _17_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 9'h000;
    else _17_ <= in_data[94:86];
  assign { _02_[8:6], _01_, _02_[4:0] } = _17_;
  reg [22:0] _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 23'h000000;
    else _18_ <= { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign { _03_[22:9], _00_, _03_[7:0] } = _18_;
  assign celloutsig_1_2z = in_data[126:119] % { 1'h1, in_data[179:174], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[4:0] % { 1'h1, celloutsig_1_2z[6:4], celloutsig_1_1z };
  assign celloutsig_1_9z = { _03_[16:14], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z[5:2], in_data[96] };
  assign celloutsig_1_10z = { _03_[12:10], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z } % { 1'h1, _03_[11:9], _00_, _03_[7:6] };
  assign celloutsig_1_14z = { celloutsig_1_2z[4:1], celloutsig_1_11z, celloutsig_1_5z } % { 1'h1, in_data[158:156], celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_9z[4:1], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_0z } % { 1'h1, celloutsig_1_14z[4:1], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_1_19z = celloutsig_1_15z % { 1'h1, _03_[18:9], _00_, _03_[7:5], celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_2z = { _02_[8:6], _01_, _02_[4:0], celloutsig_0_1z } % { 1'h1, _02_[8:6], _01_, _02_[4:0] };
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 8'h00;
    else if (!clkin_data[96]) celloutsig_1_3z = celloutsig_1_2z;
  assign _02_[5] = _01_;
  assign _03_[8] = _00_;
  assign { out_data[128], out_data[112:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
