--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml top_tdc.twx top_tdc.ncd -o top_tdc.twr top_tdc.pcf

Design file:              top_tdc.ncd
Physical constraint file: top_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.225ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X44Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y135.DMUX   Tshcko                0.455   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3
    SLICE_X44Y59.BX      net (fanout=1)        5.850   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<3>
    SLICE_X44Y59.CLK     Tds                  -0.080   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (0.375ns logic, 5.850ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X44Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y135.DQ     Tcko                  0.391   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2
    SLICE_X44Y59.CX      net (fanout=1)        5.828   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
    SLICE_X44Y59.CLK     Tds                  -0.045   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (0.346ns logic, 5.828ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X44Y112.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    16.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y135.DQ     Tcko                  0.408   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_4
    SLICE_X44Y112.BX     net (fanout=2)        2.833   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
    SLICE_X44Y112.CLK    Tds                  -0.080   cmp_tdc1_clks_crossing/sfifo/r_idx_shift_a_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (0.328ns logic, 2.833ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3 (SLICE_X72Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y131.BMUX   Tshcko                0.266   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3
    SLICE_X72Y118.AX     net (fanout=2)        0.779   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<3>
    SLICE_X72Y118.CLK    Tdh         (-Th)     0.070   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.196ns logic, 0.779ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_4 (SLICE_X72Y118.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.008ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y131.BQ     Tcko                  0.234   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4
    SLICE_X72Y118.DI     net (fanout=3)        0.741   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
    SLICE_X72Y118.CLK    Tdh         (-Th)    -0.033   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_4
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.267ns logic, 0.741ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (SLICE_X72Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y133.DQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_2
    SLICE_X72Y118.BX     net (fanout=2)        0.904   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<2>
    SLICE_X72Y118.CLK    Tdh         (-Th)     0.080   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.118ns logic, 0.904ns route)
                                                       (11.5% logic, 88.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.218ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X80Y130.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y129.BMUX   Tshcko                0.461   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3
    SLICE_X80Y130.BI     net (fanout=2)        0.727   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<3>
    SLICE_X80Y130.CLK    Tds                   0.030   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.491ns logic, 0.727ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X80Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.054ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y129.DMUX   Tshcko                0.461   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0
    SLICE_X80Y130.AX     net (fanout=2)        0.653   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<0>
    SLICE_X80Y130.CLK    Tds                  -0.060   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.401ns logic, 0.653ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X80Y130.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    19.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y129.BQ     Tcko                  0.391   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X80Y130.AI     net (fanout=3)        0.504   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X80Y130.CLK    Tds                   0.038   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.429ns logic, 0.504ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X80Y130.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y130.BQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X80Y130.CI     net (fanout=2)        0.155   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X80Y130.CLK    Tdh         (-Th)    -0.050   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.248ns logic, 0.155ns route)
                                                       (61.5% logic, 38.5% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X80Y130.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y130.AQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X80Y130.DI     net (fanout=2)        0.194   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X80Y130.CLK    Tdh         (-Th)    -0.033   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.231ns logic, 0.194ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X80Y130.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y129.BQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X80Y130.AI     net (fanout=3)        0.244   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X80Y130.CLK    Tdh         (-Th)    -0.030   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.228ns logic, 0.244ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock4 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "clk_20m_vcxo_i" 200 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.445ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (SLICE_X56Y138.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    192.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.CQ      Tcko                  0.447   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y79.D5      net (fanout=91)       2.011   rst_n_sys
    SLICE_X76Y79.DMUX    Tilo                  0.261   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X56Y138.SR     net (fanout=1)        4.481   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X56Y138.CLK    Trck                  0.245   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      7.445ns (0.953ns logic, 6.492ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    194.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y81.AQ      Tcko                  0.447   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X76Y79.D4      net (fanout=2)        0.463   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X76Y79.DMUX    Tilo                  0.261   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X56Y138.SR     net (fanout=1)        4.481   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X56Y138.CLK    Trck                  0.245   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      5.897ns (0.953ns logic, 4.944ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X56Y138.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    192.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.CQ      Tcko                  0.447   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y79.D5      net (fanout=91)       2.011   rst_n_sys
    SLICE_X76Y79.DMUX    Tilo                  0.261   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X56Y138.SR     net (fanout=1)        4.481   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X56Y138.CLK    Trck                  0.228   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (0.936ns logic, 6.492ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    194.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y81.AQ      Tcko                  0.447   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X76Y79.D4      net (fanout=2)        0.463   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X76Y79.DMUX    Tilo                  0.261   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X56Y138.SR     net (fanout=1)        4.481   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X56Y138.CLK    Trck                  0.228   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      5.880ns (0.936ns logic, 4.944ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X82Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    193.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.CQ      Tcko                  0.447   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y79.D5      net (fanout=91)       2.011   rst_n_sys
    SLICE_X76Y79.D       Tilo                  0.203   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X82Y41.SR      net (fanout=1)        3.311   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X82Y41.CLK     Trck                  0.285   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (0.935ns logic, 5.322ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    195.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y79.CMUX    Tshcko                0.488   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X76Y79.D3      net (fanout=2)        0.329   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X76Y79.D       Tilo                  0.203   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X82Y41.SR      net (fanout=1)        3.311   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X82Y41.CLK     Trck                  0.285   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (0.976ns logic, 3.640ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock4 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "clk_20m_vcxo_i" 200 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (SLICE_X82Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.708ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y79.CMUX    Tshcko                0.266   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X76Y79.D3      net (fanout=2)        0.165   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X76Y79.D       Tilo                  0.156   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X82Y41.SR      net (fanout=1)        1.966   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X82Y41.CLK     Tremck      (-Th)    -0.155   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (0.577ns logic, 2.131ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.CQ      Tcko                  0.234   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y79.D5      net (fanout=91)       1.198   rst_n_sys
    SLICE_X76Y79.D       Tilo                  0.156   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X82Y41.SR      net (fanout=1)        1.966   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X82Y41.CLK     Tremck      (-Th)    -0.155   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (0.545ns logic, 3.164ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X82Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y79.CMUX    Tshcko                0.266   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X76Y79.D3      net (fanout=2)        0.165   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X76Y79.D       Tilo                  0.156   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X82Y41.SR      net (fanout=1)        1.966   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X82Y41.CLK     Tremck      (-Th)    -0.176   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.598ns logic, 2.131ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X82Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.730ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.CQ      Tcko                  0.234   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y79.D5      net (fanout=91)       1.198   rst_n_sys
    SLICE_X76Y79.D       Tilo                  0.156   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X82Y41.SR      net (fanout=1)        1.966   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X82Y41.CLK     Tremck      (-Th)    -0.176   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      3.730ns (0.566ns logic, 3.164ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X56Y138.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y81.AQ      Tcko                  0.234   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X76Y79.D4      net (fanout=2)        0.224   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X76Y79.DMUX    Tilo                  0.191   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X56Y138.SR     net (fanout=1)        2.682   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X56Y138.CLK    Tremck      (-Th)    -0.105   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (0.530ns logic, 2.906ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X56Y138.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      4.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y98.CQ      Tcko                  0.234   rst_n_sys
                                                       rst_n_sys
    SLICE_X76Y79.D5      net (fanout=91)       1.198   rst_n_sys
    SLICE_X76Y79.DMUX    Tilo                  0.191   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X56Y138.SR     net (fanout=1)        2.682   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X56Y138.CLK    Tremck      (-Th)    -0.105   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (0.530ns logic, 3.880ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1303 paths analyzed, 495 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.221ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_sdi_o (OLOGIC_X28Y1.D1), 209 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/pll_byte_index_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      12.595ns (Levels of Logic = 4)
  Clock Path Skew:      0.409ns (0.656 - 0.247)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/pll_byte_index_1 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y9.DMUX     Tshcko                0.461   cmp_tdc2_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_1
    SLICE_X98Y6.D2       net (fanout=23)       3.088   cmp_tdc2_clks_rsts_mgment/pll_byte_index<1>
    SLICE_X98Y6.CMUX     Topdc                 0.338   cmp_tdc2_clks_rsts_mgment/_n0515<6>
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n0515111_F
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n0515111
    SLICE_X76Y6.D5       net (fanout=1)        2.567   cmp_tdc2_clks_rsts_mgment/_n0515<6>
    SLICE_X76Y6.DMUX     Tilo                  0.261   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_word_being_sent<1>11
    SLICE_X76Y7.D2       net (fanout=1)        0.818   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<1>
    SLICE_X76Y7.CMUX     Topdc                 0.368   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_7
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X77Y9.D3       net (fanout=1)        0.554   cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X77Y9.D        Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        3.078   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     12.595ns (2.490ns logic, 10.105ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/pll_byte_index_4 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      12.455ns (Levels of Logic = 4)
  Clock Path Skew:      0.409ns (0.656 - 0.247)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/pll_byte_index_4 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y9.BQ       Tcko                  0.447   cmp_tdc2_clks_rsts_mgment/pll_byte_index<6>
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_4
    SLICE_X98Y6.D4       net (fanout=24)       2.962   cmp_tdc2_clks_rsts_mgment/pll_byte_index<4>
    SLICE_X98Y6.CMUX     Topdc                 0.338   cmp_tdc2_clks_rsts_mgment/_n0515<6>
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n0515111_F
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n0515111
    SLICE_X76Y6.D5       net (fanout=1)        2.567   cmp_tdc2_clks_rsts_mgment/_n0515<6>
    SLICE_X76Y6.DMUX     Tilo                  0.261   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_word_being_sent<1>11
    SLICE_X76Y7.D2       net (fanout=1)        0.818   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<1>
    SLICE_X76Y7.CMUX     Topdc                 0.368   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_7
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X77Y9.D3       net (fanout=1)        0.554   cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X77Y9.D        Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        3.078   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     12.455ns (2.476ns logic, 9.979ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/pll_byte_index_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      12.343ns (Levels of Logic = 4)
  Clock Path Skew:      0.409ns (0.656 - 0.247)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/pll_byte_index_1 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y9.DMUX     Tshcko                0.461   cmp_tdc2_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc2_clks_rsts_mgment/pll_byte_index_1
    SLICE_X98Y6.C5       net (fanout=23)       2.831   cmp_tdc2_clks_rsts_mgment/pll_byte_index<1>
    SLICE_X98Y6.CMUX     Tilo                  0.343   cmp_tdc2_clks_rsts_mgment/_n0515<6>
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n0515111_G
                                                       cmp_tdc2_clks_rsts_mgment_Mram__n0515111
    SLICE_X76Y6.D5       net (fanout=1)        2.567   cmp_tdc2_clks_rsts_mgment/_n0515<6>
    SLICE_X76Y6.DMUX     Tilo                  0.261   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_word_being_sent<1>11
    SLICE_X76Y7.D2       net (fanout=1)        0.818   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<1>
    SLICE_X76Y7.CMUX     Topdc                 0.368   cmp_tdc2_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_7
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X77Y9.D3       net (fanout=1)        0.554   cmp_tdc2_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X77Y9.D        Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        3.078   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     12.343ns (2.495ns logic, 9.848ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/pll_sdi_o (OLOGIC_X11Y175.D1), 213 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.317ns (Levels of Logic = 4)
  Clock Path Skew:      0.727ns (1.358 - 0.631)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y151.AMUX   Tshcko                0.461   cmp_tdc1_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/dac_bit_index_1
    SLICE_X87Y145.A3     net (fanout=11)       0.939   cmp_tdc1_clks_rsts_mgment/dac_bit_index<1>
    SLICE_X87Y145.A      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/dac_word<7>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X84Y151.C3     net (fanout=1)        1.101   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X84Y151.C      Tilo                  0.204   cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp<15>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X67Y171.C3     net (fanout=1)        2.457   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X67Y171.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X67Y171.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X67Y171.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        4.366   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     11.317ns (2.245ns logic, 9.072ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_bit_index_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.119ns (Levels of Logic = 4)
  Clock Path Skew:      0.727ns (1.358 - 0.631)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_bit_index_0 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y151.AQ     Tcko                  0.391   cmp_tdc1_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/dac_bit_index_0
    SLICE_X87Y145.A5     net (fanout=11)       0.811   cmp_tdc1_clks_rsts_mgment/dac_bit_index<0>
    SLICE_X87Y145.A      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/dac_word<7>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X84Y151.C3     net (fanout=1)        1.101   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X84Y151.C      Tilo                  0.204   cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp<15>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X67Y171.C3     net (fanout=1)        2.457   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X67Y171.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X67Y171.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X67Y171.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        4.366   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     11.119ns (2.175ns logic, 8.944ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_word_7 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.913ns (Levels of Logic = 4)
  Clock Path Skew:      0.716ns (1.358 - 0.642)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_word_7 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y145.DQ     Tcko                  0.391   cmp_tdc1_clks_rsts_mgment/dac_word<7>
                                                       cmp_tdc1_clks_rsts_mgment/dac_word_7
    SLICE_X87Y145.A2     net (fanout=1)        0.605   cmp_tdc1_clks_rsts_mgment/dac_word<7>
    SLICE_X87Y145.A      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/dac_word<7>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X84Y151.C3     net (fanout=1)        1.101   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X84Y151.C      Tilo                  0.204   cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp<15>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X67Y171.C3     net (fanout=1)        2.457   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X67Y171.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X67Y171.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X67Y171.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        4.366   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     10.913ns (2.175ns logic, 8.738ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o (OLOGIC_X13Y174.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     42.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 0)
  Clock Path Skew:      0.547ns (1.355 - 0.808)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y138.BQ     Tcko                  0.447   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    OLOGIC_X13Y174.SR    net (fanout=22)       6.417   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
    OLOGIC_X13Y174.CLK0  Tosrck                0.695   cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (1.142ns logic, 6.417ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst (SLICE_X85Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc2_clks_rsts_mgment/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y41.BQ      Tcko                  0.200   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    SLICE_X85Y41.SR      net (fanout=22)       0.146   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X85Y41.CLK     Tcksr       (-Th)    -0.049   cmp_tdc2_clks_rsts_mgment/rst
                                                       cmp_tdc2_clks_rsts_mgment/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.249ns logic, 0.146ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/sclk (SLICE_X98Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/sclk (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/sclk to cmp_tdc2_clks_rsts_mgment/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y9.AQ       Tcko                  0.200   cmp_tdc2_clks_rsts_mgment/sclk
                                                       cmp_tdc2_clks_rsts_mgment/sclk
    SLICE_X98Y9.A6       net (fanout=10)       0.034   cmp_tdc2_clks_rsts_mgment/sclk
    SLICE_X98Y9.CLK      Tah         (-Th)    -0.190   cmp_tdc2_clks_rsts_mgment/sclk
                                                       cmp_tdc2_clks_rsts_mgment/sclk_INV_31_o1_INV_0
                                                       cmp_tdc2_clks_rsts_mgment/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst (SLICE_X55Y138.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc1_clks_rsts_mgment/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y138.BQ     Tcko                  0.234   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    SLICE_X55Y138.SR     net (fanout=22)       0.146   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X55Y138.CLK    Tcksr       (-Th)    -0.049   cmp_tdc1_clks_rsts_mgment/rst
                                                       cmp_tdc1_clks_rsts_mgment/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.283ns logic, 0.146ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_20m_vcxo_buf_BUFG/I0
  Logical resource: clk_20m_vcxo_buf_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc1_clks_rsts_mgment/pll_cs_n_o/CLK0
  Logical resource: cmp_tdc1_clks_rsts_mgment/pll_cs_n_o/CK0
  Location pin: OLOGIC_X12Y175.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o/CLK0
  Logical resource: cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o/CK0
  Location pin: OLOGIC_X13Y174.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y78.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 542428 paths analyzed, 8651 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.749ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3 (SLICE_X104Y159.B4), 608 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_1 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.249 - 0.257)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_1 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y156.AQ    Tcko                  0.408   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_2
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_1
    SLICE_X102Y154.B4    net (fanout=1)        0.766   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_1
    SLICE_X102Y154.B     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/acam_config_10<11>
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0589<7>_SW0
    SLICE_X102Y154.A5    net (fanout=1)        0.169   N338
    SLICE_X102Y154.A     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/acam_config_10<11>
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0589<7>
    SLICE_X109Y153.C3    net (fanout=35)       1.639   cmp_tdc1/tdc_core/reg_control_block/_n0589
    SLICE_X109Y153.C     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_5<10>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1101241
    SLICE_X105Y154.A6    net (fanout=32)       0.612   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110124
    SLICE_X105Y154.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_8<31>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28614
    SLICE_X106Y158.A1    net (fanout=1)        1.551   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28613
    SLICE_X106Y158.A     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out2869
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28618
    SLICE_X104Y159.C1    net (fanout=1)        0.666   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28617
    SLICE_X104Y159.C     Tilo                  0.204   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28619
    SLICE_X104Y159.B4    net (fanout=1)        0.269   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28618
    SLICE_X104Y159.CLK   Tas                   0.289   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28620
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (2.034ns logic, 5.672ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_2_2 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.249 - 0.256)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_2_2 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y156.CQ    Tcko                  0.391   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_2_2
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_2_2
    SLICE_X102Y154.A1    net (fanout=5)        1.115   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_2_2
    SLICE_X102Y154.A     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/acam_config_10<11>
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0589<7>
    SLICE_X109Y153.C3    net (fanout=35)       1.639   cmp_tdc1/tdc_core/reg_control_block/_n0589
    SLICE_X109Y153.C     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_5<10>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1101241
    SLICE_X105Y154.A6    net (fanout=32)       0.612   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110124
    SLICE_X105Y154.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_8<31>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28614
    SLICE_X106Y158.A1    net (fanout=1)        1.551   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28613
    SLICE_X106Y158.A     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out2869
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28618
    SLICE_X104Y159.C1    net (fanout=1)        0.666   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28617
    SLICE_X104Y159.C     Tilo                  0.204   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28619
    SLICE_X104Y159.B4    net (fanout=1)        0.269   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28618
    SLICE_X104Y159.CLK   Tas                   0.289   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28620
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (1.812ns logic, 5.852ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_1 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.249 - 0.257)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_1 to cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y156.AQ    Tcko                  0.408   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_2
                                                       cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_1
    SLICE_X102Y154.B4    net (fanout=1)        0.766   cmp_tdc1/tdc_core/reg_control_block/reg_adr_pipe0_1_1
    SLICE_X102Y154.B     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/acam_config_10<11>
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0589<7>_SW0
    SLICE_X102Y154.A5    net (fanout=1)        0.169   N338
    SLICE_X102Y154.A     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/acam_config_10<11>
                                                       cmp_tdc1/tdc_core/reg_control_block/_n0589<7>
    SLICE_X106Y153.C6    net (fanout=35)       1.674   cmp_tdc1/tdc_core/reg_control_block/_n0589
    SLICE_X106Y153.C     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/acam_config_6<15>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out1101221
    SLICE_X105Y154.A4    net (fanout=32)       0.557   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out110122
    SLICE_X105Y154.A     Tilo                  0.259   cmp_tdc1/tdc_core/reg_control_block/acam_config_8<31>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28614
    SLICE_X106Y158.A1    net (fanout=1)        1.551   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28613
    SLICE_X106Y158.A     Tilo                  0.205   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out2869
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28618
    SLICE_X104Y159.C1    net (fanout=1)        0.666   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28617
    SLICE_X104Y159.C     Tilo                  0.204   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28619
    SLICE_X104Y159.B4    net (fanout=1)        0.269   cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28618
    SLICE_X104Y159.CLK   Tas                   0.289   cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/tdc_core/reg_control_block/Mmux_dat_out28620
                                                       cmp_tdc1/tdc_core/reg_control_block/tdc_config_wb_dat_o_3
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (1.980ns logic, 5.652ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y78.DIA9), 22860 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_13 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.384ns (Levels of Logic = 6)
  Clock Path Skew:      -0.299ns (0.617 - 0.916)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_13 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y160.BQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_13
    SLICE_X56Y160.B5     net (fanout=1)        1.029   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<13>
    SLICE_X56Y160.BMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd13
    SLICE_X56Y160.C5     net (fanout=2)        0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd13
    SLICE_X56Y160.CQ     Tad_logic             0.822   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>14
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<14>_rt
    SLICE_X58Y160.C4     net (fanout=1)        0.532   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<14>
    SLICE_X58Y160.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<14>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X62Y161.A4     net (fanout=2)        0.806   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>
    SLICE_X62Y161.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CMUX   Tcinc                 0.272   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y78.DIA9    net (fanout=1)        1.718   cmp_tdc1/tdc_core/circ_buff_class_data_wr<60>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (2.913ns logic, 4.471ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 8)
  Clock Path Skew:      -0.206ns (0.617 - 0.823)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y158.CQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X56Y158.C2     net (fanout=6)        0.853   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X56Y158.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X56Y158.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X56Y158.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X56Y159.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X56Y159.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X56Y160.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X56Y160.BQ     Tito_logic            0.701   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>_rt
    SLICE_X58Y160.B4     net (fanout=1)        0.464   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>
    SLICE_X58Y160.COUT   Topcyb                0.375   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<13>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X62Y161.A4     net (fanout=2)        0.806   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>
    SLICE_X62Y161.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CMUX   Tcinc                 0.272   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y78.DIA9    net (fanout=1)        1.718   cmp_tdc1/tdc_core/circ_buff_class_data_wr<60>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (3.035ns logic, 4.438ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 8)
  Clock Path Skew:      -0.206ns (0.617 - 0.823)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y158.CQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X56Y158.C2     net (fanout=6)        0.853   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X56Y158.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X56Y158.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X56Y158.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X56Y159.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X56Y159.BQ     Tito_logic            0.701   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X58Y159.B4     net (fanout=1)        0.464   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X58Y159.COUT   Topcyb                0.375   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X58Y160.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X58Y160.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X62Y161.A4     net (fanout=2)        0.806   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>
    SLICE_X62Y161.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CMUX   Tcinc                 0.272   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y78.DIA9    net (fanout=1)        1.718   cmp_tdc1/tdc_core/circ_buff_class_data_wr<60>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (3.035ns logic, 4.438ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y78.DIA12), 33252 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_13 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.366ns (Levels of Logic = 7)
  Clock Path Skew:      -0.299ns (0.617 - 0.916)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_13 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y160.BQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_13
    SLICE_X56Y160.B5     net (fanout=1)        1.029   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<13>
    SLICE_X56Y160.BMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd13
    SLICE_X56Y160.C5     net (fanout=2)        0.380   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd13
    SLICE_X56Y160.CQ     Tad_logic             0.822   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>14
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<14>_rt
    SLICE_X58Y160.C4     net (fanout=1)        0.532   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<14>
    SLICE_X58Y160.COUT   Topcyc                0.295   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<14>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X62Y161.A4     net (fanout=2)        0.806   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>
    SLICE_X62Y161.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    SLICE_X62Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    SLICE_X62Y163.BMUX   Tcinb                 0.260   cmp_tdc1/tdc_core/circ_buff_class_data_wr<63>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_xor<31>
    RAMB16_X3Y78.DIA12   net (fanout=1)        1.633   cmp_tdc1/tdc_core/circ_buff_class_data_wr<63>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.366ns (2.977ns logic, 4.389ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.455ns (Levels of Logic = 9)
  Clock Path Skew:      -0.206ns (0.617 - 0.823)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y158.CQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X56Y158.C2     net (fanout=6)        0.853   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X56Y158.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X56Y158.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X56Y158.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X56Y159.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X56Y159.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X56Y160.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X56Y160.BQ     Tito_logic            0.701   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>_rt
    SLICE_X58Y160.B4     net (fanout=1)        0.464   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<13>
    SLICE_X58Y160.COUT   Topcyb                0.375   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<13>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X62Y161.A4     net (fanout=2)        0.806   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>
    SLICE_X62Y161.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    SLICE_X62Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    SLICE_X62Y163.BMUX   Tcinb                 0.260   cmp_tdc1/tdc_core/circ_buff_class_data_wr<63>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_xor<31>
    RAMB16_X3Y78.DIA12   net (fanout=1)        1.633   cmp_tdc1/tdc_core/circ_buff_class_data_wr<63>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.455ns (3.099ns logic, 4.356ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.455ns (Levels of Logic = 9)
  Clock Path Skew:      -0.206ns (0.617 - 0.823)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y158.CQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X56Y158.C2     net (fanout=6)        0.853   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X56Y158.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X56Y158.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X56Y158.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X56Y159.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X56Y159.BQ     Tito_logic            0.701   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X58Y159.B4     net (fanout=1)        0.464   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X58Y159.COUT   Topcyb                0.375   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X58Y160.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X58Y160.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X58Y161.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X62Y161.A4     net (fanout=2)        0.806   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>
    SLICE_X62Y161.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X62Y162.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    SLICE_X62Y163.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    SLICE_X62Y163.BMUX   Tcinb                 0.260   cmp_tdc1/tdc_core/circ_buff_class_data_wr<63>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_xor<31>
    RAMB16_X3Y78.DIA12   net (fanout=1)        1.633   cmp_tdc1/tdc_core/circ_buff_class_data_wr<63>
    RAMB16_X3Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.455ns (3.099ns logic, 4.356ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd4 (SLICE_X99Y176.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd6 (FF)
  Destination:          cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd6 to cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y176.AQ     Tcko                  0.200   cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd4-In
                                                       cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd6
    SLICE_X99Y176.AX     net (fanout=2)        0.141   cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd4-In
    SLICE_X99Y176.CLK    Tckdi       (-Th)    -0.059   cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd3-In
                                                       cmp_tdc1/tdc_core/acam_data_block/ACAM_data_st_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_24 (SLICE_X50Y157.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/un_previous_retrig_nb_offset_24 (FF)
  Destination:          cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/data_formatting_block/un_previous_retrig_nb_offset_24 to cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y157.AQ     Tcko                  0.198   cmp_tdc1/tdc_core/data_formatting_block/un_previous_retrig_nb_offset<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_previous_retrig_nb_offset_24
    SLICE_X50Y157.B6     net (fanout=1)        0.017   cmp_tdc1/tdc_core/data_formatting_block/un_previous_retrig_nb_offset<24>
    SLICE_X50Y157.CLK    Tah         (-Th)    -0.190   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Mmux_retrig_nb_offset_i[31]_un_previous_retrig_nb_offset[31]_mux_62_OUT171
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_24
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0 (SLICE_X89Y149.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_1 (FF)
  Destination:          cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_1 to cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y149.CQ     Tcko                  0.198   cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_1
    SLICE_X89Y149.C5     net (fanout=2)        0.057   cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
    SLICE_X89Y149.CLK    Tah         (-Th)    -0.155   cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0_glue_set
                                                       cmp_tdc1/tdc_core/reg_control_block/Pulse_stretcher/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y78.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y14.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 542446 paths analyzed, 8641 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.764ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y16.DIA15), 14898 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (0.617 - 0.716)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y22.CQ      Tcko                  0.408   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<6>
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5
    SLICE_X80Y22.B3      net (fanout=1)        1.107   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
    SLICE_X80Y22.BMUX    Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.CX      net (fanout=2)        1.079   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.COUT    Tcxcy                 0.093   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X80Y23.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X80Y23.COUT    Tbyp                  0.076   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X80Y24.CIN     net (fanout=1)        0.082   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X80Y24.BQ      Tito_logic            0.701   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<13>_rt
    SLICE_X76Y25.B5      net (fanout=1)        0.617   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<13>
    SLICE_X76Y25.COUT    Topcyb                0.380   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<13>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.BMUX    Tcinb                 0.292   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X78Y27.B6      net (fanout=2)        0.690   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X78Y27.DMUX    Topbd                 0.537   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X3Y16.DIA15   net (fanout=1)        1.001   cmp_tdc2/tdc_core/circ_buff_class_data_wr<57>
    RAMB16_X3Y16.CLKA    Trdck_DIA             0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (3.048ns logic, 4.582ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (0.617 - 0.716)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y22.CQ      Tcko                  0.408   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<6>
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5
    SLICE_X80Y22.B3      net (fanout=1)        1.107   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
    SLICE_X80Y22.BMUX    Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.CX      net (fanout=2)        1.079   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.COUT    Tcxcy                 0.093   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X80Y23.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X80Y23.COUT    Tbyp                  0.076   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X80Y24.CIN     net (fanout=1)        0.082   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X80Y24.AQ      Tito_logic            0.611   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<12>_rt
    SLICE_X76Y25.A3      net (fanout=1)        0.701   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<12>
    SLICE_X76Y25.COUT    Topcya                0.379   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<12>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.BMUX    Tcinb                 0.292   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X78Y27.B6      net (fanout=2)        0.690   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X78Y27.DMUX    Topbd                 0.537   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X3Y16.DIA15   net (fanout=1)        1.001   cmp_tdc2/tdc_core/circ_buff_class_data_wr<57>
    RAMB16_X3Y16.CLKA    Trdck_DIA             0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (2.957ns logic, 4.666ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.612ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (0.617 - 0.716)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y22.CQ      Tcko                  0.408   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<6>
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5
    SLICE_X80Y22.B3      net (fanout=1)        1.107   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
    SLICE_X80Y22.BMUX    Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.CX      net (fanout=2)        1.079   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.COUT    Tcxcy                 0.093   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X80Y23.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X80Y23.BQ      Tito_logic            0.701   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<9>_rt
    SLICE_X76Y24.B5      net (fanout=1)        0.644   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<9>
    SLICE_X76Y24.COUT    Topcyb                0.380   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<9>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X76Y25.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X76Y25.BMUX    Tcinb                 0.292   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X78Y26.B6      net (fanout=2)        0.690   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<19>
    SLICE_X78Y26.COUT    Topcyb                0.375   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<19>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X78Y27.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X78Y27.DMUX    Tcind                 0.272   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X3Y16.DIA15   net (fanout=1)        1.001   cmp_tdc2/tdc_core/circ_buff_class_data_wr<57>
    RAMB16_X3Y16.CLKA    Trdck_DIA             0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (3.082ns logic, 4.530ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (SLICE_X44Y18.C6), 608 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.245 - 0.250)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y26.CQ      Tcko                  0.391   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X39Y26.B2      net (fanout=10)       0.742   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X39Y26.B       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0524<7>11
    SLICE_X40Y24.A6      net (fanout=33)       1.023   cmp_tdc2/tdc_core/reg_control_block/_n0524<7>1
    SLICE_X40Y24.A       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out18714
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011_SW0
    SLICE_X39Y22.A1      net (fanout=2)        1.430   N328
    SLICE_X39Y22.A       Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<31>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011_1
    SLICE_X38Y20.B5      net (fanout=10)       0.549   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out110112
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12110
    SLICE_X38Y20.A6      net (fanout=1)        0.553   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out1219
    SLICE_X38Y20.A       Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X44Y18.D4      net (fanout=1)        1.277   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12117
    SLICE_X44Y18.D       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12119
    SLICE_X44Y18.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X44Y18.CLK     Tas                   0.289   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12120
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (2.014ns logic, 5.692ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_2_1 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.245 - 0.253)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_2_1 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y27.AQ      Tcko                  0.391   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_2_1
                                                       cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X39Y26.B6      net (fanout=3)        0.712   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_2_1
    SLICE_X39Y26.B       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0524<7>11
    SLICE_X40Y24.A6      net (fanout=33)       1.023   cmp_tdc2/tdc_core/reg_control_block/_n0524<7>1
    SLICE_X40Y24.A       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out18714
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011_SW0
    SLICE_X39Y22.A1      net (fanout=2)        1.430   N328
    SLICE_X39Y22.A       Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<31>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011_1
    SLICE_X38Y20.B5      net (fanout=10)       0.549   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out110112
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12110
    SLICE_X38Y20.A6      net (fanout=1)        0.553   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out1219
    SLICE_X38Y20.A       Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X44Y18.D4      net (fanout=1)        1.277   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12117
    SLICE_X44Y18.D       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12119
    SLICE_X44Y18.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X44Y18.CLK     Tas                   0.289   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12120
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (2.014ns logic, 5.662ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.678ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.245 - 0.250)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y26.AQ      Tcko                  0.408   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_2_2
                                                       cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X41Y26.A3      net (fanout=48)       1.817   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X41Y26.A       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_1<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0533<7>21
    SLICE_X41Y26.D3      net (fanout=1)        0.316   cmp_tdc2/tdc_core/reg_control_block/_n0533<7>2
    SLICE_X41Y26.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_1<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out1101231
    SLICE_X39Y22.A4      net (fanout=34)       0.961   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out110123
    SLICE_X39Y22.A       Tilo                  0.259   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<31>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011_1
    SLICE_X38Y20.B5      net (fanout=10)       0.549   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out110112
    SLICE_X38Y20.B       Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12110
    SLICE_X38Y20.A6      net (fanout=1)        0.553   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out1219
    SLICE_X38Y20.A       Tilo                  0.205   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X44Y18.D4      net (fanout=1)        1.277   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12117
    SLICE_X44Y18.D       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12119
    SLICE_X44Y18.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X44Y18.CLK     Tas                   0.289   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out12120
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.678ns (2.087ns logic, 5.591ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y16.DIPA1), 17302 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.604ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.617 - 0.716)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y22.CQ      Tcko                  0.408   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<6>
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5
    SLICE_X80Y22.B3      net (fanout=1)        1.107   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
    SLICE_X80Y22.BMUX    Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.CX      net (fanout=2)        1.079   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.COUT    Tcxcy                 0.093   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X80Y23.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X80Y23.COUT    Tbyp                  0.076   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X80Y24.CIN     net (fanout=1)        0.082   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X80Y24.BQ      Tito_logic            0.701   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<13>_rt
    SLICE_X76Y25.B5      net (fanout=1)        0.617   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<13>
    SLICE_X76Y25.COUT    Topcyb                0.380   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<13>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.BMUX    Tcinb                 0.292   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X78Y27.B6      net (fanout=2)        0.690   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X78Y27.COUT    Topcyb                0.375   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X78Y28.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X78Y28.AMUX    Tcina                 0.177   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y16.DIPA1   net (fanout=1)        0.957   cmp_tdc2/tdc_core/circ_buff_class_data_wr<58>
    RAMB16_X3Y16.CLKA    Trdck_DIPA            0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.604ns (3.063ns logic, 4.541ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.617 - 0.716)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y22.CQ      Tcko                  0.408   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<6>
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5
    SLICE_X80Y22.B3      net (fanout=1)        1.107   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
    SLICE_X80Y22.BMUX    Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.CX      net (fanout=2)        1.079   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.COUT    Tcxcy                 0.093   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X80Y23.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X80Y23.COUT    Tbyp                  0.076   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X80Y24.CIN     net (fanout=1)        0.082   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X80Y24.AQ      Tito_logic            0.611   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<12>_rt
    SLICE_X76Y25.A3      net (fanout=1)        0.701   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<12>
    SLICE_X76Y25.COUT    Topcya                0.379   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<12>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.BMUX    Tcinb                 0.292   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X78Y27.B6      net (fanout=2)        0.690   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>
    SLICE_X78Y27.COUT    Topcyb                0.375   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<23>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X78Y28.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X78Y28.AMUX    Tcina                 0.177   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y16.DIPA1   net (fanout=1)        0.957   cmp_tdc2/tdc_core/circ_buff_class_data_wr<58>
    RAMB16_X3Y16.CLKA    Trdck_DIPA            0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (2.972ns logic, 4.625ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.555ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.617 - 0.716)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y22.CQ      Tcko                  0.408   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<6>
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_5
    SLICE_X80Y22.B3      net (fanout=1)        1.107   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
    SLICE_X80Y22.BMUX    Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.CX      net (fanout=2)        1.079   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X80Y22.COUT    Tcxcy                 0.093   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X80Y23.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X80Y23.COUT    Tbyp                  0.076   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
    SLICE_X80Y24.CIN     net (fanout=1)        0.082   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>11
    SLICE_X80Y24.BQ      Tito_logic            0.701   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_14
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<13>_rt
    SLICE_X76Y25.B5      net (fanout=1)        0.617   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<13>
    SLICE_X76Y25.COUT    Topcyb                0.380   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<13>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X76Y26.AMUX    Tcina                 0.202   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<19>
    SLICE_X78Y27.A5      net (fanout=2)        0.711   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>
    SLICE_X78Y27.COUT    Topcya                0.395   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<22>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X78Y28.CIN     net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    SLICE_X78Y28.AMUX    Tcina                 0.177   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<29>
    RAMB16_X3Y16.DIPA1   net (fanout=1)        0.957   cmp_tdc2/tdc_core/circ_buff_class_data_wr<58>
    RAMB16_X3Y16.CLKA    Trdck_DIPA            0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.555ns (2.993ns logic, 4.562ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_2 (SLICE_X59Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11 to cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y24.DQ      Tcko                  0.198   cmp_tdc2/tdc_core/reg_control_block/ctrl_reg<11>
                                                       cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11
    SLICE_X59Y24.SR      net (fanout=1)        0.270   cmp_tdc2/tdc_core/reg_control_block/ctrl_reg<11>
    SLICE_X59Y24.CLK     Tcksr       (-Th)     0.139   cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.059ns logic, 0.270ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0 (SLICE_X59Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11 to cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y24.DQ      Tcko                  0.198   cmp_tdc2/tdc_core/reg_control_block/ctrl_reg<11>
                                                       cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11
    SLICE_X59Y24.SR      net (fanout=1)        0.270   cmp_tdc2/tdc_core/reg_control_block/ctrl_reg<11>
    SLICE_X59Y24.CLK     Tcksr       (-Th)     0.138   cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.060ns logic, 0.270ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_1 (SLICE_X59Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11 to cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y24.DQ      Tcko                  0.198   cmp_tdc2/tdc_core/reg_control_block/ctrl_reg<11>
                                                       cmp_tdc2/tdc_core/reg_control_block/ctrl_reg_11
    SLICE_X59Y24.SR      net (fanout=1)        0.270   cmp_tdc2/tdc_core/reg_control_block/ctrl_reg<11>
    SLICE_X59Y24.CLK     Tcksr       (-Th)     0.131   cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter<1>
                                                       cmp_tdc2/tdc_core/reg_control_block/Pulse_stretcher/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.067ns logic, 0.270ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y14.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |   12.221|         |         |         |
tdc1_125m_clk_n_i|    6.225|         |         |         |
tdc1_125m_clk_p_i|    6.225|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    1.218|         |         |         |
tdc1_125m_clk_n_i|    7.749|         |         |         |
tdc1_125m_clk_p_i|    7.749|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    1.218|         |         |         |
tdc1_125m_clk_n_i|    7.749|         |         |         |
tdc1_125m_clk_p_i|    7.749|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    7.764|         |         |         |
tdc2_125m_clk_p_i|    7.764|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    7.764|         |         |         |
tdc2_125m_clk_p_i|    7.764|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1086201 paths, 0 nets, and 24079 connections

Design statistics:
   Minimum period:  12.221ns{1}   (Maximum frequency:  81.826MHz)
   Maximum path delay from/to any node:   7.445ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 28 15:41:43 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



