# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../factor2_vhdl_test1.srcs/sources_1/ip/ila_2/sim/ila_2.vhd" \
"../../../../factor2_vhdl_test1.srcs/sources_1/new/dac.vhd" \
"../../../../factor2_vhdl_test1.srcs/sources_1/new/single_port_ram.vhd" \
"../../../../factor2_vhdl_test1.srcs/sim_1/new/dac_tb.vhd" \

# Do not sort compile order
nosort
