$date
	Wed Sep 04 19:40:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xnorgate_tb $end
$var wire 1 ! cout $end
$var reg 1 " ain $end
$var reg 1 # bin $end
$scope module xnor1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var reg 1 $ y $end
$upscope $end
$scope module xnor2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$scope module xnor3 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$var wire 1 % not_q $end
$var wire 1 & not_p $end
$var wire 1 ' andpnotq $end
$var wire 1 ( andnotpq $end
$scope module andnotpq1 $end
$var wire 1 ( y $end
$var wire 1 % b $end
$var wire 1 & a $end
$upscope $end
$scope module andpnotq1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ' y $end
$upscope $end
$scope module notp1 $end
$var wire 1 " a $end
$var wire 1 & y $end
$upscope $end
$scope module notq1 $end
$var wire 1 # a $end
$var wire 1 % y $end
$upscope $end
$scope module or1 $end
$var wire 1 ( a $end
$var wire 1 ' b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1(
0'
1&
1%
1$
0#
0"
1!
$end
#5
0(
0!
0$
0%
1#
#10
1%
0&
0#
1"
#15
1!
1$
1'
0%
1#
#20
