-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_mp_mul_145_Pipeline_VITIS_LOOP_157_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    indvars_iv : IN STD_LOGIC_VECTOR (2 downto 0);
    v : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln156 : IN STD_LOGIC_VECTOR (3 downto 0);
    zext_ln145 : IN STD_LOGIC_VECTOR (3 downto 0);
    a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_ce0 : OUT STD_LOGIC;
    a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    empty : IN STD_LOGIC_VECTOR (2 downto 0);
    b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    b_ce0 : OUT STD_LOGIC;
    b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    v_35_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    v_35_out_ap_vld : OUT STD_LOGIC;
    u_34_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
    u_34_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    u_34_out_o_ap_vld : OUT STD_LOGIC;
    t_33_out : OUT STD_LOGIC_VECTOR (2 downto 0);
    t_33_out_ap_vld : OUT STD_LOGIC;
    grp_fu_465_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_465_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_465_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_465_p_ce : OUT STD_LOGIC;
    grp_fu_469_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_469_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_469_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_469_p_ce : OUT STD_LOGIC;
    grp_fu_473_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_473_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_473_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_473_p_ce : OUT STD_LOGIC;
    grp_fu_477_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_477_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_477_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_477_p_ce : OUT STD_LOGIC );
end;


architecture behav of sikep503_kem_enc_hw_mp_mul_145_Pipeline_VITIS_LOOP_157_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln157_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln157_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_reg_696_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_reg_696_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_reg_696_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_reg_696_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_reg_696_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln157_reg_696_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal al_fu_255_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal al_reg_710 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_fu_259_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_reg_715 : STD_LOGIC_VECTOR (31 downto 0);
    signal ah_reg_720 : STD_LOGIC_VECTOR (31 downto 0);
    signal bh_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_fu_283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_149_fu_293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln112_fu_298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln106_fu_303_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_754 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_754_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_754_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_222_fu_307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_222_reg_759 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_223_fu_311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_223_reg_764 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_224_fu_315_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_224_reg_769 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_224_reg_769_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_775 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_402_reg_780 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_402_reg_780_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_403_reg_786 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_403_reg_786_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_404_reg_791 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_404_reg_791_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_404_reg_791_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_401_reg_796 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln125_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_801 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_801_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln105_fu_438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln105_reg_807 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_405_reg_812 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln133_fu_488_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_817 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln133_reg_817_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_559_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_822 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_reg_822_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal u_34_out_load_reg_831 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_fu_574_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_reg_836 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln158_fu_228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln158_29_fu_239_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln156_cast_fu_180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal t_33_fu_82 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal t_fu_654_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal v_35_fu_86 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_181_fu_500_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_19_fu_90 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvars_iv_cast_fu_184_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln157_fu_244_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal a_ce0_local : STD_LOGIC;
    signal b_ce0_local : STD_LOGIC;
    signal add_ln158_fu_222_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln157_fu_218_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln158_fu_233_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln123_fu_362_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_139_fu_365_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln123_fu_368_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_140_fu_374_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln106_fu_359_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_fu_378_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_fu_407_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_188_fu_401_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_173_fu_414_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_189_fu_404_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_187_fu_398_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_174_fu_424_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln130_fu_430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_fu_410_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln130_140_fu_434_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_139_fu_420_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_73_fu_444_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln133_s_fu_477_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln133_fu_484_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln133_17_fu_470_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln_fu_494_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln125_s_fu_463_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_63_fu_506_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_64_fu_512_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_13_fu_518_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_65_fu_524_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_530_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_542_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln41_fu_552_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_150_fu_538_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln160_fu_588_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln160_37_fu_592_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel1_fu_602_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln160_45_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln160_fu_615_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln160_s_fu_618_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln160_fu_596_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln160_39_fu_631_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln160_fu_626_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln160_24_fu_636_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_140_fu_642_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln161_fu_650_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    j_19_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln157_fu_212_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_19_fu_90 <= add_ln157_fu_244_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_19_fu_90 <= indvars_iv_cast_fu_184_p1;
                end if;
            end if; 
        end if;
    end process;

    t_33_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    t_33_fu_82 <= ap_const_lv3_0;
                elsif ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then 
                    t_33_fu_82 <= t_fu_654_p2;
                end if;
            end if; 
        end if;
    end process;

    v_35_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    v_35_fu_86 <= v;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    v_35_fu_86 <= v_181_fu_500_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln105_reg_807 <= add_ln105_fu_438_p2;
                    add_ln133_reg_817(63 downto 32) <= add_ln133_fu_488_p2(63 downto 32);
                    add_ln133_reg_817_pp0_iter7_reg(63 downto 32) <= add_ln133_reg_817(63 downto 32);
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                icmp_ln157_reg_696_pp0_iter2_reg <= icmp_ln157_reg_696_pp0_iter1_reg;
                icmp_ln157_reg_696_pp0_iter3_reg <= icmp_ln157_reg_696_pp0_iter2_reg;
                icmp_ln157_reg_696_pp0_iter4_reg <= icmp_ln157_reg_696_pp0_iter3_reg;
                icmp_ln157_reg_696_pp0_iter5_reg <= icmp_ln157_reg_696_pp0_iter4_reg;
                icmp_ln157_reg_696_pp0_iter6_reg <= icmp_ln157_reg_696_pp0_iter5_reg;
                tempReg_reg_822 <= tempReg_fu_559_p2;
                tempReg_reg_822_pp0_iter7_reg <= tempReg_reg_822;
                tmp_401_reg_796 <= temp_fu_378_p2(33 downto 32);
                tmp_402_reg_780 <= grp_fu_473_p_dout0(63 downto 32);
                tmp_402_reg_780_pp0_iter4_reg <= tmp_402_reg_780;
                tmp_403_reg_786 <= grp_fu_469_p_dout0(63 downto 32);
                tmp_403_reg_786_pp0_iter4_reg <= tmp_403_reg_786;
                tmp_404_reg_791 <= grp_fu_477_p_dout0(63 downto 32);
                tmp_404_reg_791_pp0_iter4_reg <= tmp_404_reg_791;
                tmp_404_reg_791_pp0_iter5_reg <= tmp_404_reg_791_pp0_iter4_reg;
                tmp_405_reg_812 <= temp_73_fu_444_p2(33 downto 32);
                tmp_s_reg_775 <= grp_fu_465_p_dout0(63 downto 32);
                trunc_ln106_222_reg_759 <= trunc_ln106_222_fu_307_p1;
                trunc_ln106_223_reg_764 <= trunc_ln106_223_fu_311_p1;
                trunc_ln106_224_reg_769 <= trunc_ln106_224_fu_315_p1;
                trunc_ln106_224_reg_769_pp0_iter4_reg <= trunc_ln106_224_reg_769;
                trunc_ln106_reg_754 <= trunc_ln106_fu_303_p1;
                trunc_ln106_reg_754_pp0_iter4_reg <= trunc_ln106_reg_754;
                trunc_ln106_reg_754_pp0_iter5_reg <= trunc_ln106_reg_754_pp0_iter4_reg;
                trunc_ln125_reg_801 <= trunc_ln125_fu_394_p1;
                trunc_ln125_reg_801_pp0_iter5_reg <= trunc_ln125_reg_801;
                u_34_out_load_reg_831 <= u_34_out_i;
                u_reg_836 <= u_fu_574_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ah_reg_720 <= a_q0(63 downto 32);
                al_reg_710 <= al_fu_255_p1;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bh_reg_725 <= b_q0(63 downto 32);
                bl_reg_715 <= bl_fu_259_p1;
                icmp_ln157_reg_696 <= icmp_ln157_fu_212_p2;
                icmp_ln157_reg_696_pp0_iter1_reg <= icmp_ln157_reg_696;
            end if;
        end if;
    end process;
    add_ln133_reg_817(31 downto 0) <= "00000000000000000000000000000000";
    add_ln133_reg_817_pp0_iter7_reg(31 downto 0) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    a_address0 <= zext_ln158_fu_228_p1(4 - 1 downto 0);
    a_ce0 <= a_ce0_local;

    a_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            a_ce0_local <= ap_const_logic_1;
        else 
            a_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln105_fu_438_p2 <= std_logic_vector(unsigned(trunc_ln130_fu_430_p1) + unsigned(add_ln130_fu_410_p2));
    add_ln123_fu_368_p2 <= std_logic_vector(unsigned(zext_ln123_fu_362_p1) + unsigned(zext_ln123_139_fu_365_p1));
    add_ln130_173_fu_414_p2 <= std_logic_vector(unsigned(zext_ln130_fu_407_p1) + unsigned(zext_ln106_188_fu_401_p1));
    add_ln130_174_fu_424_p2 <= std_logic_vector(unsigned(zext_ln106_189_fu_404_p1) + unsigned(zext_ln106_187_fu_398_p1));
    add_ln130_fu_410_p2 <= std_logic_vector(unsigned(trunc_ln106_224_reg_769_pp0_iter4_reg) + unsigned(tmp_402_reg_780_pp0_iter4_reg));
    add_ln133_fu_488_p2 <= std_logic_vector(unsigned(zext_ln133_fu_484_p1) + unsigned(and_ln133_17_fu_470_p3));
    add_ln157_fu_244_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j) + unsigned(ap_const_lv4_1));
    add_ln158_fu_222_p2 <= std_logic_vector(unsigned(zext_ln145) + unsigned(ap_sig_allocacmp_j));
    al_fu_255_p1 <= a_q0(32 - 1 downto 0);
    and_ln133_17_fu_470_p3 <= (tmp_404_reg_791_pp0_iter5_reg & ap_const_lv32_0);
    and_ln133_s_fu_477_p3 <= (tmp_405_reg_812 & ap_const_lv32_0);
    and_ln160_fu_626_p2 <= (xor_ln160_s_fu_618_p3 and add_ln133_reg_817_pp0_iter7_reg);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln157_fu_212_p2)
    begin
        if (((icmp_ln157_fu_212_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter7_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_19_fu_90, indvars_iv_cast_fu_184_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j <= indvars_iv_cast_fu_184_p1;
        else 
            ap_sig_allocacmp_j <= j_19_fu_90;
        end if; 
    end process;

    b_address0 <= zext_ln158_29_fu_239_p1(3 - 1 downto 0);
    b_ce0 <= b_ce0_local;

    b_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            b_ce0_local <= ap_const_logic_1;
        else 
            b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    bit_sel1_fu_602_p3 <= tempReg_reg_822_pp0_iter7_reg(63 downto 63);
    bl_fu_259_p1 <= b_q0(32 - 1 downto 0);
    carry_fu_530_p3 <= xor_ln105_65_fu_524_p2(63 downto 63);
    grp_fu_465_p_ce <= ap_const_logic_1;
    grp_fu_465_p_din0 <= zext_ln105_149_fu_293_p1(32 - 1 downto 0);
    grp_fu_465_p_din1 <= zext_ln105_fu_283_p1(32 - 1 downto 0);
    grp_fu_469_p_ce <= ap_const_logic_1;
    grp_fu_469_p_din0 <= zext_ln112_fu_298_p1(32 - 1 downto 0);
    grp_fu_469_p_din1 <= zext_ln105_fu_283_p1(32 - 1 downto 0);
    grp_fu_473_p_ce <= ap_const_logic_1;
    grp_fu_473_p_din0 <= zext_ln105_149_fu_293_p1(32 - 1 downto 0);
    grp_fu_473_p_din1 <= zext_ln110_fu_288_p1(32 - 1 downto 0);
    grp_fu_477_p_ce <= ap_const_logic_1;
    grp_fu_477_p_din0 <= zext_ln112_fu_298_p1(32 - 1 downto 0);
    grp_fu_477_p_din1 <= zext_ln110_fu_288_p1(32 - 1 downto 0);
    icmp_ln157_fu_212_p2 <= "1" when (ap_sig_allocacmp_j = ap_const_lv4_8) else "0";
    indvars_iv_cast_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv),4));
    or_ln105_13_fu_518_p2 <= (xor_ln105_64_fu_512_p2 or xor_ln105_63_fu_506_p2);
    or_ln160_24_fu_636_p2 <= (xor_ln160_39_fu_631_p2 or and_ln160_fu_626_p2);
    or_ln160_fu_596_p2 <= (xor_ln160_fu_588_p2 or xor_ln160_37_fu_592_p2);
    or_ln41_fu_552_p3 <= (tmp_48_fu_542_p4 & add_ln105_reg_807);
    or_ln_fu_494_p3 <= (trunc_ln125_reg_801_pp0_iter5_reg & trunc_ln106_reg_754_pp0_iter5_reg);
    shl_ln125_s_fu_463_p3 <= (trunc_ln125_reg_801_pp0_iter5_reg & ap_const_lv32_0);
    sub_ln158_fu_233_p2 <= std_logic_vector(unsigned(empty) - unsigned(trunc_ln157_fu_218_p1));
    t_33_out <= t_33_fu_82;

    t_33_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln157_reg_696_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (icmp_ln157_reg_696_pp0_iter6_reg = ap_const_lv1_1))) then 
            t_33_out_ap_vld <= ap_const_logic_1;
        else 
            t_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    t_fu_654_p2 <= std_logic_vector(unsigned(zext_ln161_fu_650_p1) + unsigned(t_33_fu_82));
    tempReg_fu_559_p2 <= std_logic_vector(unsigned(or_ln41_fu_552_p3) + unsigned(zext_ln105_150_fu_538_p1));
    temp_73_fu_444_p2 <= std_logic_vector(unsigned(zext_ln130_140_fu_434_p1) + unsigned(zext_ln130_139_fu_420_p1));
    temp_fu_378_p2 <= std_logic_vector(unsigned(zext_ln123_140_fu_374_p1) + unsigned(zext_ln106_fu_359_p1));
    tmp_140_fu_642_p3 <= or_ln160_24_fu_636_p2(63 downto 63);
    tmp_48_fu_542_p4 <= add_ln133_fu_488_p2(63 downto 32);
    trunc_ln106_222_fu_307_p1 <= grp_fu_469_p_dout0(32 - 1 downto 0);
    trunc_ln106_223_fu_311_p1 <= grp_fu_473_p_dout0(32 - 1 downto 0);
    trunc_ln106_224_fu_315_p1 <= grp_fu_477_p_dout0(32 - 1 downto 0);
    trunc_ln106_fu_303_p1 <= grp_fu_465_p_dout0(32 - 1 downto 0);
    trunc_ln125_fu_394_p1 <= temp_fu_378_p2(32 - 1 downto 0);
    trunc_ln130_fu_430_p1 <= add_ln130_174_fu_424_p2(32 - 1 downto 0);
    trunc_ln157_fu_218_p1 <= ap_sig_allocacmp_j(3 - 1 downto 0);
    trunc_ln160_fu_615_p1 <= tempReg_reg_822_pp0_iter7_reg(63 - 1 downto 0);

    u_34_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, u_34_out_i, u_fu_574_p2, ap_block_pp0_stage0, zext_ln156_cast_fu_180_p1, ap_loop_init)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                u_34_out_o <= zext_ln156_cast_fu_180_p1;
            elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                u_34_out_o <= u_fu_574_p2;
            else 
                u_34_out_o <= u_34_out_i;
            end if;
        else 
            u_34_out_o <= u_34_out_i;
        end if; 
    end process;


    u_34_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_loop_init)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            u_34_out_o_ap_vld <= ap_const_logic_1;
        else 
            u_34_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    u_fu_574_p2 <= std_logic_vector(unsigned(tempReg_reg_822) + unsigned(u_34_out_i));
    v_181_fu_500_p2 <= std_logic_vector(unsigned(or_ln_fu_494_p3) + unsigned(v_35_fu_86));
    v_35_out <= v_35_fu_86;

    v_35_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln157_reg_696_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (icmp_ln157_reg_696_pp0_iter6_reg = ap_const_lv1_1))) then 
            v_35_out_ap_vld <= ap_const_logic_1;
        else 
            v_35_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln105_63_fu_506_p2 <= (v_181_fu_500_p2 xor shl_ln125_s_fu_463_p3);
    xor_ln105_64_fu_512_p2 <= (v_35_fu_86 xor shl_ln125_s_fu_463_p3);
    xor_ln105_65_fu_524_p2 <= (v_181_fu_500_p2 xor or_ln105_13_fu_518_p2);
    xor_ln160_37_fu_592_p2 <= (u_34_out_load_reg_831 xor tempReg_reg_822_pp0_iter7_reg);
    xor_ln160_39_fu_631_p2 <= (u_reg_836 xor or_ln160_fu_596_p2);
    xor_ln160_45_fu_609_p2 <= (bit_sel1_fu_602_p3 xor ap_const_lv1_1);
    xor_ln160_fu_588_p2 <= (u_reg_836 xor tempReg_reg_822_pp0_iter7_reg);
    xor_ln160_s_fu_618_p3 <= (xor_ln160_45_fu_609_p2 & trunc_ln160_fu_615_p1);
    zext_ln105_149_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bl_reg_715),64));
    zext_ln105_150_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_530_p3),64));
    zext_ln105_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(al_reg_710),64));
    zext_ln106_187_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_401_reg_796),33));
    zext_ln106_188_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_402_reg_780_pp0_iter4_reg),33));
    zext_ln106_189_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_403_reg_786_pp0_iter4_reg),33));
    zext_ln106_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_775),34));
    zext_ln110_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ah_reg_720),64));
    zext_ln112_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_725),64));
    zext_ln123_139_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_222_reg_759),33));
    zext_ln123_140_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_fu_368_p2),34));
    zext_ln123_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_223_reg_764),33));
    zext_ln130_139_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_173_fu_414_p2),34));
    zext_ln130_140_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_174_fu_424_p2),34));
    zext_ln130_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_224_reg_769_pp0_iter4_reg),33));
    zext_ln133_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln133_s_fu_477_p3),64));
    zext_ln156_cast_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln156),64));
    zext_ln158_29_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln158_fu_233_p2),32));
    zext_ln158_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln158_fu_222_p2),32));
    zext_ln161_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_140_fu_642_p3),3));
end behav;
