[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=design0

[Library]
design0=.\design0.LIB

[$LibMap$]
design0=.

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL

[Files]
/serialInterface.asf=-1

[Files.Data]
.\src\serialInterface.asf=State Diagram

[file_out:/serialInterface.asf]
/\compile\serialInterface.v=-1

