{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540351155995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540351155995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 23:19:15 2018 " "Processing started: Tue Oct 23 23:19:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540351155995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351155995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351155995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540351156901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540351156901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 7 7 " "Found 7 design units, including 7 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterMux " "Found entity 1: letterMux" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351171666 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftRegister " "Found entity 2: shiftRegister" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351171666 ""} { "Info" "ISGN_ENTITY_NAME" "3 subcircuit " "Found entity 3: subcircuit" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351171666 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1 " "Found entity 4: mux2to1" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351171666 ""} { "Info" "ISGN_ENTITY_NAME" "5 Register " "Found entity 5: Register" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351171666 ""} { "Info" "ISGN_ENTITY_NAME" "6 rateDivideCount " "Found entity 6: rateDivideCount" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351171666 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab4Part3 " "Found entity 7: Lab4Part3" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351171666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351171666 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part3.v(287) " "Verilog HDL Instantiation warning at part3.v(287): instance has no name" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 287 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1540351171666 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "part3 " "Top-level design entity \"part3\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1540351171829 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540351172147 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 23 23:19:32 2018 " "Processing ended: Tue Oct 23 23:19:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540351172147 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540351172147 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540351172147 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351172147 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351173007 ""}
