# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../final.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/mb_usb/ipshared/7698" --include "../../../../final.gen/sources_1/ip/clk_wiz_0" \
"../../../../final.gen/sources_1/ip/walk_rom/sim/walk_rom.v" \
"../../../../final.gen/sources_1/ip/player_2_rom/sim/player_2_rom.v" \
"../../../../final.gen/sources_1/ip/player1_rom/sim/player1_rom.v" \
"../../../../final.gen/sources_1/ip/background_rom/sim/background_rom.v" \
"../../../../final.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../final.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../final.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../final.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../final.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../final.ip_user_files/bd/mb_usb/ip/mb_usb_lmb_bram_0/sim/mb_usb_lmb_bram_0.v" \
"../../../../final.ip_user_files/bd/mb_usb/ip/mb_usb_xbar_0/sim/mb_usb_xbar_0.v" \
"../../../../final.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_clk_wiz.v" \
"../../../../final.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.v" \
"../../../../final.ip_user_files/bd/mb_usb/ip/mb_usb_xlconcat_0_0/sim/mb_usb_xlconcat_0_0.v" \
"../../../../final.ip_user_files/bd/mb_usb/sim/mb_usb.v" \

sv xil_defaultlib  --include "../../../../final.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/mb_usb/ipshared/7698" --include "../../../../final.gen/sources_1/ip/clk_wiz_0" \
"../../../../final.srcs/sources_1/imports/lab6/lab6_2_provided/design_source/Color_Mapper.sv" \
"../../../../final.srcs/sources_1/new/Player.sv" \
"../../../../final.srcs/sources_1/new/Player2.sv" \
"../../../../final.srcs/sources_1/imports/lab6/lab6_2_provided/design_source/VGA_controller.sv" \
"../../../../final.srcs/sources_1/imports/background_1/background_1_example.sv" \
"../../../../final.srcs/sources_1/imports/background_1/background_1_palette.sv" \
"../../../../final.srcs/sources_1/imports/lab6/lab6_2_provided/design_source/ball.sv" \
"../../../../final.srcs/sources_1/imports/lab7_1_provided_fa24/font_rom.sv" \
"../../../../final.srcs/sources_1/imports/lab6/lab6_2_provided/design_source/hex_driver.sv" \
"../../../../final.srcs/sources_1/imports/player_1/player_1_example.sv" \
"../../../../final.srcs/sources_1/imports/player_1/player_1_palette.sv" \
"../../../../final.srcs/sources_1/imports/player_2/player_2_example.sv" \
"../../../../final.srcs/sources_1/imports/player_2/player_2_palette.sv" \
"../../../../final.srcs/sources_1/new/timer.sv" \
"../../../../final.srcs/sources_1/imports/walk/walk_example.sv" \
"../../../../final.srcs/sources_1/imports/walk/walk_palette.sv" \
"../../../../final.srcs/sources_1/imports/lab6/lab6_2_provided/design_source/mb_usb_hdmi_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
