# SPI-Slave-with-Single-Port-RAM
SPI Slave module with Single Port RAM implemented in Verilog. Designed for efficient data storage and retrieval, fully verified with a directed testbench and synthesized in Vivado.
