/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2014 Marek Vasut <marex@denx.de>
 * 
 * Modified for Rust by Aaron Lo <aaronlo0929@gmail.com>
 */

pub const DWC2_GOTGCTL: usize = 0x000;
pub const DWC2_GOTGINT: usize = 0x004;
pub const DWC2_GAHBCFG: usize = 0x008;
pub const DWC2_GUSBCFG: usize = 0x00C;
pub const DWC2_GRSTCTL: usize = 0x010;
pub const DWC2_GINTSTS: usize = 0x014;
pub const DWC2_GINTMSK: usize = 0x018;
pub const DWC2_GRXSTSR: usize = 0x01C;
pub const DWC2_GRXSTSP: usize = 0x020;
pub const DWC2_GRXFSIZ: usize = 0x024;
pub const DWC2_GNPTXFSIZ: usize = 0x028;
pub const DWC2_GNPTXSTS: usize = 0x02C;
pub const DWC2_GI2CCTL: usize = 0x030;
pub const DWC2_GPVNDCTL: usize = 0x034;
pub const DWC2_GGPIO: usize = 0x038;
pub const DWC2_GUID: usize = 0x03C;
pub const DWC2_GSNPSID: usize = 0x040;
pub const DWC2_GHWCFG1: usize = 0x044;
pub const DWC2_GHWCFG2: usize = 0x048;
pub const DWC2_GHWCFG3: usize = 0x04C;
pub const DWC2_GHWCFG4: usize = 0x050;
pub const DWC2_GLPMCFG: usize = 0x054;
pub const DWC2_GPWRDN: usize = 0x058;
pub const DWC2_GDFIFOCFG: usize = 0x05C;
pub const DWC2_GADPCTL: usize = 0x060;

pub const DWC2_HPTXFSIZ: usize = 0x100;
//DPTXFSIZn not defined
pub const fn DWC2_DIEPTXF(n: usize) -> usize { 0x104 + 4 * n }   

pub const DWC2_HCFG: usize = 0x400;
pub const DWC2_HFIR: usize = 0x404;
pub const DWC2_HFNUM: usize = 0x408;
pub const DWC2_HPTXSTS: usize = 0x410;
pub const DWC2_HAINT: usize = 0x414;
pub const DWC2_HAINTMSK: usize = 0x418;
pub const DWC2_HFLBADDR: usize = 0x41C;
pub const DWC2_HPRT: usize = 0x440;

pub const fn DWC2_HCCHAR(n: usize) -> usize { 0x500 + 0x20 * n }
pub const fn DWC2_HCSPLT(n: usize) -> usize { 0x504 + 0x20 * n }
pub const fn DWC2_HCINT(n: usize) -> usize { 0x508 + 0x20 * n }
pub const fn DWC2_HCINTMSK(n: usize) -> usize { 0x50C + 0x20 * n }
pub const fn DWC2_HCTSIZ(n: usize) -> usize { 0x510 + 0x20 * n }
pub const fn DWC2_HCDMA(n: usize) -> usize { 0x514 + 0x20 * n }
pub const fn DWC2_HCDMAB(n: usize) -> usize { 0x51C + 0x20 * n + 4 }

pub const DWC2_DCFG: usize = 0x800;
pub const DWC2_DCTL: usize = 0x804;
pub const DWC2_DSTS: usize = 0x808;

pub const fn DWC2_DIEPINT(ep: u32) -> u32 { 0x908 + (ep) * 32 }
pub const DWC2_PCGCCTL: usize = 0x0E00;


pub const DWC2_GOTGCTL_SESREQSCS: u32 = 1 << 0;
pub const DWC2_GOTGCTL_SESREQSCS_OFFSET: u32 = 0;
pub const DWC2_GOTGCTL_SESREQ: u32 = 1 << 1;
pub const DWC2_GOTGCTL_SESREQ_OFFSET: u32 = 1;
pub const DWC2_GOTGCTL_HSTNEGSCS: u32 = 1 << 8;
pub const DWC2_GOTGCTL_HSTNEGSCS_OFFSET: u32 = 8;
pub const DWC2_GOTGCTL_HNPREQ: u32 = 1 << 9;
pub const DWC2_GOTGCTL_HNPREQ_OFFSET: u32 = 9;
pub const DWC2_GOTGCTL_HSTSETHNPEN: u32 = 1 << 10;
pub const DWC2_GOTGCTL_HSTSETHNPEN_OFFSET: u32 = 10;
pub const DWC2_GOTGCTL_DEVHNPEN: u32 = 1 << 11;
pub const DWC2_GOTGCTL_DEVHNPEN_OFFSET: u32 = 11;
pub const DWC2_GOTGCTL_CONIDSTS: u32 = 1 << 16;
pub const DWC2_GOTGCTL_CONIDSTS_OFFSET: u32 = 16;
pub const DWC2_GOTGCTL_DBNCTIME: u32 = 1 << 17;
pub const DWC2_GOTGCTL_DBNCTIME_OFFSET: u32 = 17;
pub const DWC2_GOTGCTL_ASESVLD: u32 = 1 << 18;
pub const DWC2_GOTGCTL_ASESVLD_OFFSET: u32 = 18;
pub const DWC2_GOTGCTL_BSESVLD: u32 = 1 << 19;
pub const DWC2_GOTGCTL_BSESVLD_OFFSET: u32 = 19;
pub const DWC2_GOTGCTL_OTGVER: u32 = 1 << 20;
pub const DWC2_GOTGCTL_OTGVER_OFFSET: u32 = 20;
pub const DWC2_GOTGINT_SESENDDET: u32 = 1 << 2;
pub const DWC2_GOTGINT_SESENDDET_OFFSET: u32 = 2;
pub const DWC2_GOTGINT_SESREQSUCSTSCHNG: u32 = 1 << 8;
pub const DWC2_GOTGINT_SESREQSUCSTSCHNG_OFFSET: u32 = 8;
pub const DWC2_GOTGINT_HSTNEGSUCSTSCHNG: u32 = 1 << 9;
pub const DWC2_GOTGINT_HSTNEGSUCSTSCHNG_OFFSET: u32 = 9;
pub const DWC2_GOTGINT_RESERVER10_16_MASK: u32 = 0x7F << 10;
pub const DWC2_GOTGINT_RESERVER10_16_OFFSET: u32 = 10;
pub const DWC2_GOTGINT_HSTNEGDET: u32 = 1 << 17;
pub const DWC2_GOTGINT_HSTNEGDET_OFFSET: u32 = 17;
pub const DWC2_GOTGINT_ADEVTOUTCHNG: u32 = 1 << 18;
pub const DWC2_GOTGINT_ADEVTOUTCHNG_OFFSET: u32 = 18;
pub const DWC2_GOTGINT_DEBDONE: u32 = 1 << 19;
pub const DWC2_GOTGINT_DEBDONE_OFFSET: u32 = 19;
pub const DWC2_GAHBCFG_GLBLINTRMSK: u32 = 1 << 0;
pub const DWC2_GAHBCFG_GLBLINTRMSK_OFFSET: u32 = 0;
pub const DWC2_GAHBCFG_HBURSTLEN_SINGLE: u32 = 0 << 1;
pub const DWC2_GAHBCFG_HBURSTLEN_INCR: u32 = 1 << 1;
pub const DWC2_GAHBCFG_HBURSTLEN_INCR4: u32 = 3 << 1;
pub const DWC2_GAHBCFG_HBURSTLEN_INCR8: u32 = 5 << 1;
pub const DWC2_GAHBCFG_HBURSTLEN_INCR16: u32 = 7 << 1;
pub const DWC2_GAHBCFG_HBURSTLEN_MASK: u32 = 0xF << 1;
pub const DWC2_GAHBCFG_HBURSTLEN_OFFSET: u32 = 1;
pub const DWC2_GAHBCFG_DMAENABLE: u32 = 1 << 5;
pub const DWC2_GAHBCFG_DMAENABLE_OFFSET: u32 = 5;
pub const DWC2_GAHBCFG_NPTXFEMPLVL_TXFEMPLVL: u32 = 1 << 7;
pub const DWC2_GAHBCFG_NPTXFEMPLVL_TXFEMPLVL_OFFSET: u32 = 7;
pub const DWC2_GAHBCFG_PTXFEMPLVL: u32 = 1 << 8;
pub const DWC2_GAHBCFG_PTXFEMPLVL_OFFSET: u32 = 8;
pub const DWC2_GUSBCFG_TOUTCAL_MASK: u32 = 0x7 << 0;
pub const DWC2_GUSBCFG_TOUTCAL_OFFSET: u32 = 0;
pub const DWC2_GUSBCFG_PHYIF: u32 = 1 << 3;
pub const DWC2_GUSBCFG_PHYIF_OFFSET: u32 = 3;
pub const DWC2_GUSBCFG_ULPI_UTMI_SEL: u32 = 1 << 4;
pub const DWC2_GUSBCFG_ULPI_UTMI_SEL_OFFSET: u32 = 4;
pub const DWC2_GUSBCFG_FSINTF: u32 = 1 << 5;
pub const DWC2_GUSBCFG_FSINTF_OFFSET: u32 = 5;
pub const DWC2_GUSBCFG_PHYSEL: u32 = 1 << 6;
pub const DWC2_GUSBCFG_PHYSEL_OFFSET: u32 = 6;
pub const DWC2_GUSBCFG_DDRSEL: u32 = 1 << 7;
pub const DWC2_GUSBCFG_DDRSEL_OFFSET: u32 = 7;
pub const DWC2_GUSBCFG_SRPCAP: u32 = 1 << 8;
pub const DWC2_GUSBCFG_SRPCAP_OFFSET: u32 = 8;
pub const DWC2_GUSBCFG_HNPCAP: u32 = 1 << 9;
pub const DWC2_GUSBCFG_HNPCAP_OFFSET: u32 = 9;
pub const DWC2_GUSBCFG_USBTRDTIM_MASK: u32 = 0xF << 10;
pub const DWC2_GUSBCFG_USBTRDTIM_OFFSET: u32 = 10;
pub const DWC2_GUSBCFG_NPTXFRWNDEN: u32 = 1 << 14;
pub const DWC2_GUSBCFG_NPTXFRWNDEN_OFFSET: u32 = 14;
pub const DWC2_GUSBCFG_PHYLPWRCLKSEL: u32 = 1 << 15;
pub const DWC2_GUSBCFG_PHYLPWRCLKSEL_OFFSET: u32 = 15;
pub const DWC2_GUSBCFG_OTGUTMIFSSEL: u32 = 1 << 16;
pub const DWC2_GUSBCFG_OTGUTMIFSSEL_OFFSET: u32 = 16;
pub const DWC2_GUSBCFG_ULPI_FSLS: u32 = 1 << 17;
pub const DWC2_GUSBCFG_ULPI_FSLS_OFFSET: u32 = 17;
pub const DWC2_GUSBCFG_ULPI_AUTO_RES: u32 = 1 << 18;
pub const DWC2_GUSBCFG_ULPI_AUTO_RES_OFFSET: u32 = 18;
pub const DWC2_GUSBCFG_ULPI_CLK_SUS_M: u32 = 1 << 19;
pub const DWC2_GUSBCFG_ULPI_CLK_SUS_M_OFFSET: u32 = 19;
pub const DWC2_GUSBCFG_ULPI_EXT_VBUS_DRV: u32 = 1 << 20;
pub const DWC2_GUSBCFG_ULPI_EXT_VBUS_DRV_OFFSET: u32 = 20;
pub const DWC2_GUSBCFG_ULPI_INT_VBUS_INDICATOR: u32 = 1 << 21;
pub const DWC2_GUSBCFG_ULPI_INT_VBUS_INDICATOR_OFFSET: u32 = 21;
pub const DWC2_GUSBCFG_TERM_SEL_DL_PULSE: u32 = 1 << 22;
pub const DWC2_GUSBCFG_TERM_SEL_DL_PULSE_OFFSET: u32 = 22;
pub const DWC2_GUSBCFG_INDICATOR_PASSTHROUGH: u32 = 1 << 24;
pub const DWC2_GUSBCFG_INDICATOR_PASSTHROUGH_OFFSET: u32 = 24;
pub const DWC2_GUSBCFG_IC_USB_CAP: u32 = 1 << 26;
pub const DWC2_GUSBCFG_IC_USB_CAP_OFFSET: u32 = 26;
pub const DWC2_GUSBCFG_IC_TRAFFIC_PULL_REMOVE: u32 = 1 << 27;
pub const DWC2_GUSBCFG_IC_TRAFFIC_PULL_REMOVE_OFFSET: u32 = 27;
pub const DWC2_GUSBCFG_TX_END_DELAY: u32 = 1 << 28;
pub const DWC2_GUSBCFG_TX_END_DELAY_OFFSET: u32 = 28;
pub const DWC2_GUSBCFG_FORCEHOSTMODE: u32 = 1 << 29;
pub const DWC2_GUSBCFG_FORCEHOSTMODE_OFFSET: u32 = 29;
pub const DWC2_GUSBCFG_FORCEDEVMODE: u32 = 1 << 30;
pub const DWC2_GUSBCFG_FORCEDEVMODE_OFFSET: u32 = 30;
pub const DWC2_GLPMCTL_LPM_CAP_EN: u32 = 1 << 0;
pub const DWC2_GLPMCTL_LPM_CAP_EN_OFFSET: u32 = 0;
pub const DWC2_GLPMCTL_APPL_RESP: u32 = 1 << 1;
pub const DWC2_GLPMCTL_APPL_RESP_OFFSET: u32 = 1;
pub const DWC2_GRSTCTL_CSFTRST: u32 = 1 << 0;
pub const DWC2_GRSTCTL_CSFTRST_OFFSET: u32 = 0;
pub const DWC2_GRSTCTL_HSFTRST: u32 = 1 << 1;
pub const DWC2_GRSTCTL_HSFTRST_OFFSET: u32 = 1;
pub const DWC2_GRSTCTL_HSTFRM: u32 = 1 << 2;
pub const DWC2_GRSTCTL_HSTFRM_OFFSET: u32 = 2;
pub const DWC2_GRSTCTL_INTKNQFLSH: u32 = 1 << 3;
pub const DWC2_GRSTCTL_INTKNQFLSH_OFFSET: u32 = 3;
pub const DWC2_GRSTCTL_RXFFLSH: u32 = 1 << 4;
pub const DWC2_GRSTCTL_RXFFLSH_OFFSET: u32 = 4;
pub const DWC2_GRSTCTL_TXFFLSH: u32 = 1 << 5;
pub const DWC2_GRSTCTL_TXFFLSH_OFFSET: u32 = 5;
pub const DWC2_GRSTCTL_TXFNUM_MASK: u32 = 0x1F << 6;
pub const DWC2_GRSTCTL_TXFNUM_OFFSET: u32 = 6;
pub const DWC2_GRSTCTL_DMAREQ: u32 = 1 << 30;
pub const DWC2_GRSTCTL_DMAREQ_OFFSET: u32 = 30;
pub const DWC2_GRSTCTL_AHBIDLE: u32 = 1 << 31;
pub const DWC2_GRSTCTL_AHBIDLE_OFFSET: u32 = 31;

pub const DWC2_GINTMSK_MODEMISMATCH: u32 = 1 << 1;
pub const DWC2_GINTMSK_MODEMISMATCH_OFFSET: u32 = 1;
pub const DWC2_GINTMSK_OTGINTR: u32 = 1 << 2;
pub const DWC2_GINTMSK_OTGINTR_OFFSET: u32 = 2;
pub const DWC2_GINTMSK_SOFINTR: u32 = 1 << 3;
pub const DWC2_GINTMSK_SOFINTR_OFFSET: u32 = 3;
pub const DWC2_GINTMSK_RXSTSQLVL: u32 = 1 << 4;
pub const DWC2_GINTMSK_RXSTSQLVL_OFFSET: u32 = 4;
pub const DWC2_GINTMSK_NPTXFEMPTY: u32 = 1 << 5;
pub const DWC2_GINTMSK_NPTXFEMPTY_OFFSET: u32 = 5;
pub const DWC2_GINTMSK_GINNAKEFF: u32 = 1 << 6;
pub const DWC2_GINTMSK_GINNAKEFF_OFFSET: u32 = 6;
pub const DWC2_GINTMSK_GOUTNAKEFF: u32 = 1 << 7;
pub const DWC2_GINTMSK_GOUTNAKEFF_OFFSET: u32 = 7;
pub const DWC2_GINTMSK_I2CINTR: u32 = 1 << 9;
pub const DWC2_GINTMSK_I2CINTR_OFFSET: u32 = 9;
pub const DWC2_GINTMSK_ERLYSUSPEND: u32 = 1 << 10;
pub const DWC2_GINTMSK_ERLYSUSPEND_OFFSET: u32 = 10;
pub const DWC2_GINTMSK_USBSUSPEND: u32 = 1 << 11;
pub const DWC2_GINTMSK_USBSUSPEND_OFFSET: u32 = 11;
pub const DWC2_GINTMSK_USBRESET: u32 = 1 << 12;
pub const DWC2_GINTMSK_USBRESET_OFFSET: u32 = 12;
pub const DWC2_GINTMSK_ENUMDONE: u32 = 1 << 13;
pub const DWC2_GINTMSK_ENUMDONE_OFFSET: u32 = 13;
pub const DWC2_GINTMSK_ISOOUTDROP: u32 = 1 << 14;
pub const DWC2_GINTMSK_ISOOUTDROP_OFFSET: u32 = 14;
pub const DWC2_GINTMSK_EOPFRAME: u32 = 1 << 15;
pub const DWC2_GINTMSK_EOPFRAME_OFFSET: u32 = 15;
pub const DWC2_GINTMSK_EPMISMATCH: u32 = 1 << 17;
pub const DWC2_GINTMSK_EPMISMATCH_OFFSET: u32 = 17;
pub const DWC2_GINTMSK_INEPINTR: u32 = 1 << 18;
pub const DWC2_GINTMSK_INEPINTR_OFFSET: u32 = 18;
pub const DWC2_GINTMSK_OUTEPINTR: u32 = 1 << 19;
pub const DWC2_GINTMSK_OUTEPINTR_OFFSET: u32 = 19;
pub const DWC2_GINTMSK_INCOMPLISOIN: u32 = 1 << 20;
pub const DWC2_GINTMSK_INCOMPLISOIN_OFFSET: u32 = 20;
pub const DWC2_GINTMSK_INCOMPLISOOUT: u32 = 1 << 21;
pub const DWC2_GINTMSK_INCOMPLISOOUT_OFFSET: u32 = 21;
pub const DWC2_GINTMSK_PORTINTR: u32 = 1 << 24;
pub const DWC2_GINTMSK_PORTINTR_OFFSET: u32 = 24;
pub const DWC2_GINTMSK_HCINTR: u32 = 1 << 25;
pub const DWC2_GINTMSK_HCINTR_OFFSET: u32 = 25;
pub const DWC2_GINTMSK_PTXFEMPTY: u32 = 1 << 26;
pub const DWC2_GINTMSK_PTXFEMPTY_OFFSET: u32 = 26;
pub const DWC2_GINTMSK_LPMTRANRCVD: u32 = 1 << 27;
pub const DWC2_GINTMSK_LPMTRANRCVD_OFFSET: u32 = 27;
pub const DWC2_GINTMSK_CONIDSTSCHNG: u32 = 1 << 28;
pub const DWC2_GINTMSK_CONIDSTSCHNG_OFFSET: u32 = 28;
pub const DWC2_GINTMSK_DISCONNECT: u32 = 1 << 29;
pub const DWC2_GINTMSK_DISCONNECT_OFFSET: u32 = 29;
pub const DWC2_GINTMSK_SESSREQINTR: u32 = 1 << 30;
pub const DWC2_GINTMSK_SESSREQINTR_OFFSET: u32 = 30;
pub const DWC2_GINTMSK_WKUPINTR: u32 = 1 << 31;
pub const DWC2_GINTMSK_WKUPINTR_OFFSET: u32 = 31;

pub const DWC2_GINTSTS_CURMODE_DEVICE: u32 = 0 << 0;
pub const DWC2_GINTSTS_CURMODE_HOST: u32 = 1 << 0;
pub const DWC2_GINTSTS_CURMODE: u32 = 1 << 0;
pub const DWC2_GINTSTS_CURMODE_OFFSET: u32 = 0;
pub const DWC2_GINTSTS_MODEMISMATCH: u32 = 1 << 1;
pub const DWC2_GINTSTS_MODEMISMATCH_OFFSET: u32 = 1;
pub const DWC2_GINTSTS_OTGINTR: u32 = 1 << 2;
pub const DWC2_GINTSTS_OTGINTR_OFFSET: u32 = 2;
pub const DWC2_GINTSTS_SOFINTR: u32 = 1 << 3;
pub const DWC2_GINTSTS_SOFINTR_OFFSET: u32 = 3;
pub const DWC2_GINTSTS_RXSTSQLVL: u32 = 1 << 4;
pub const DWC2_GINTSTS_RXSTSQLVL_OFFSET: u32 = 4;
pub const DWC2_GINTSTS_NPTXFEMPTY: u32 = 1 << 5;
pub const DWC2_GINTSTS_NPTXFEMPTY_OFFSET: u32 = 5;
pub const DWC2_GINTSTS_INTOKENRX: u32 = 1 << 16;
pub const DWC2_GINTSTS_INTOKENRX_OFFSET: u32 = 16;
pub const DWC2_GINTSTS_EPMISMATCH: u32 = 1 << 17;
pub const DWC2_GINTSTS_EPMISMATCH_OFFSET: u32 = 17;
pub const DWC2_GINTSTS_INEPINT: u32 = 1 << 18;
pub const DWC2_GINTSTS_INEPINT_OFFSET: u32 = 18;
pub const DWC2_GINTSTS_OUTEPINTR: u32 = 1 << 19;
pub const DWC2_GINTSTS_OUTEPINTR_OFFSET: u32 = 19;
pub const DWC2_GINTSTS_INCOMPLISOIN: u32 = 1 << 20;
pub const DWC2_GINTSTS_INCOMPLISOIN_OFFSET: u32 = 20;
pub const DWC2_GINTSTS_INCOMPLISOOUT: u32 = 1 << 21;
pub const DWC2_GINTSTS_INCOMPLISOOUT_OFFSET: u32 = 21;
pub const DWC2_GINTSTS_PORTINTR: u32 = 1 << 24;
pub const DWC2_GINTSTS_PORTINTR_OFFSET: u32 = 24;
pub const DWC2_GINTSTS_HCINTR: u32 = 1 << 25;
pub const DWC2_GINTSTS_HCINTR_OFFSET: u32 = 25;
pub const DWC2_GINTSTS_PTXFEMPTY: u32 = 1 << 26;
pub const DWC2_GINTSTS_PTXFEMPTY_OFFSET: u32 = 26;
pub const DWC2_GINTSTS_LPMTRANRCVD: u32 = 1 << 27;
pub const DWC2_GINTSTS_LPMTRANRCVD_OFFSET: u32 = 27;
pub const DWC2_GINTSTS_CONIDSTSCHNG: u32 = 1 << 28;
pub const DWC2_GINTSTS_CONIDSTSCHNG_OFFSET: u32 = 28;
pub const DWC2_GINTSTS_DISCONNECT: u32 = 1 << 29;
pub const DWC2_GINTSTS_DISCONNECT_OFFSET: u32 = 29;
pub const DWC2_GINTSTS_SESSREQINTR: u32 = 1 << 30;
pub const DWC2_GINTSTS_SESSREQINTR_OFFSET: u32 = 30;
pub const DWC2_GINTSTS_WKUPINTR: u32 = 1 << 31;
pub const DWC2_GINTSTS_WKUPINTR_OFFSET: u32 = 31;

pub const DWC2_GRXSTS_EPNUM_MASK: u32 = 0xF << 0;
pub const DWC2_GRXSTS_EPNUM_OFFSET: u32 = 0;
pub const DWC2_GRXSTS_BCNT_MASK: u32 = 0x7FF << 4;
pub const DWC2_GRXSTS_BCNT_OFFSET: u32 = 4;
pub const DWC2_GRXSTS_DPID_MASK: u32 = 0x3 << 15;
pub const DWC2_GRXSTS_DPID_OFFSET: u32 = 15;
pub const DWC2_GRXSTS_PKTSTS_MASK: u32 = 0xF << 17;
pub const DWC2_GRXSTS_PKTSTS_OFFSET: u32 = 17;
pub const DWC2_GRXSTS_FN_MASK: u32 = 0xF << 21;
pub const DWC2_GRXSTS_FN_OFFSET: u32 = 21;

pub const DWC2_FIFOSIZE_STARTADDR_MASK: u32 = 0xFFFF << 0;
pub const DWC2_FIFOSIZE_STARTADDR_OFFSET: u32 = 0;
pub const DWC2_FIFOSIZE_DEPTH_MASK: u32 = 0xFFFF << 16;
pub const DWC2_FIFOSIZE_DEPTH_OFFSET: u32 = 16;

pub const DWC2_GNPTXSTS_NPTXFSPCAVAIL_MASK: u32 = 0xFFFF << 0;
pub const DWC2_GNPTXSTS_NPTXFSPCAVAIL_OFFSET: u32 = 0;
pub const DWC2_GNPTXSTS_NPTXQSPCAVAIL_MASK: u32 = 0xFF << 16;
pub const DWC2_GNPTXSTS_NPTXQSPCAVAIL_OFFSET: u32 = 16;
pub const DWC2_GNPTXSTS_NPTXQTOP_TERMINATE: u32 = 1 << 24;
pub const DWC2_GNPTXSTS_NPTXQTOP_TERMINATE_OFFSET: u32 = 24;
pub const DWC2_GNPTXSTS_NPTXQTOP_TOKEN_MASK: u32 = 0x3 << 25;
pub const DWC2_GNPTXSTS_NPTXQTOP_TOKEN_OFFSET: u32 = 25;
pub const DWC2_GNPTXSTS_NPTXQTOP_CHNEP_MASK: u32 = 0xF << 27;
pub const DWC2_GNPTXSTS_NPTXQTOP_CHNEP_OFFSET: u32 = 27;

pub const DWC2_DTXFSTS_TXFSPCAVAIL_MASK: u32 = 0xFFFF << 0;
pub const DWC2_DTXFSTS_TXFSPCAVAIL_OFFSET: u32 = 0;

pub const DWC2_GI2CCTL_RWDATA_MASK: u32 = 0xFF << 0;
pub const DWC2_GI2CCTL_RWDATA_OFFSET: u32 = 0;
pub const DWC2_GI2CCTL_REGADDR_MASK: u32 = 0xFF << 8;
pub const DWC2_GI2CCTL_REGADDR_OFFSET: u32 = 8;
pub const DWC2_GI2CCTL_ADDR_MASK: u32 = 0x7F << 16;
pub const DWC2_GI2CCTL_ADDR_OFFSET: u32 = 16;
pub const DWC2_GI2CCTL_I2CEN: u32 = 1 << 23;
pub const DWC2_GI2CCTL_I2CEN_OFFSET: u32 = 23;
pub const DWC2_GI2CCTL_ACK: u32 = 1 << 24;
pub const DWC2_GI2CCTL_ACK_OFFSET: u32 = 24;
pub const DWC2_GI2CCTL_I2CSUSPCTL: u32 = 1 << 25;
pub const DWC2_GI2CCTL_I2CSUSPCTL_OFFSET: u32 = 25;
pub const DWC2_GI2CCTL_I2CDEVADDR_MASK: u32 = 0x3 << 26;
pub const DWC2_GI2CCTL_I2CDEVADDR_OFFSET: u32 = 26;
pub const DWC2_GI2CCTL_RW: u32 = 1 << 30;
pub const DWC2_GI2CCTL_RW_OFFSET: u32 = 30;
pub const DWC2_GI2CCTL_BSYDNE: u32 = 1 << 31;
pub const DWC2_GI2CCTL_BSYDNE_OFFSET: u32 = 31;

pub const DWC2_HWCFG1_EP_DIR0_MASK: u32 = 0x3 << 0;
pub const DWC2_HWCFG1_EP_DIR0_OFFSET: u32 = 0;
pub const DWC2_HWCFG1_EP_DIR1_MASK: u32 = 0x3 << 2;
pub const DWC2_HWCFG1_EP_DIR1_OFFSET: u32 = 2;
pub const DWC2_HWCFG1_EP_DIR2_MASK: u32 = 0x3 << 4;
pub const DWC2_HWCFG1_EP_DIR2_OFFSET: u32 = 4;
pub const DWC2_HWCFG1_EP_DIR3_MASK: u32 = 0x3 << 6;
pub const DWC2_HWCFG1_EP_DIR3_OFFSET: u32 = 6;
pub const DWC2_HWCFG1_EP_DIR4_MASK: u32 = 0x3 << 8;
pub const DWC2_HWCFG1_EP_DIR4_OFFSET: u32 = 8;
pub const DWC2_HWCFG1_EP_DIR5_MASK: u32 = 0x3 << 10;
pub const DWC2_HWCFG1_EP_DIR5_OFFSET: u32 = 10;
pub const DWC2_HWCFG1_EP_DIR6_MASK: u32 = 0x3 << 12;
pub const DWC2_HWCFG1_EP_DIR6_OFFSET: u32 = 12;
pub const DWC2_HWCFG1_EP_DIR7_MASK: u32 = 0x3 << 14;
pub const DWC2_HWCFG1_EP_DIR7_OFFSET: u32 = 14;
pub const DWC2_HWCFG1_EP_DIR8_MASK: u32 = 0x3 << 16;
pub const DWC2_HWCFG1_EP_DIR8_OFFSET: u32 = 16;
pub const DWC2_HWCFG1_EP_DIR9_MASK: u32 = 0x3 << 18;
pub const DWC2_HWCFG1_EP_DIR9_OFFSET: u32 = 18;
pub const DWC2_HWCFG1_EP_DIR10_MASK: u32 = 0x3 << 20;
pub const DWC2_HWCFG1_EP_DIR10_OFFSET: u32 = 20;
pub const DWC2_HWCFG1_EP_DIR11_MASK: u32 = 0x3 << 22;
pub const DWC2_HWCFG1_EP_DIR11_OFFSET: u32 = 22;
pub const DWC2_HWCFG1_EP_DIR12_MASK: u32 = 0x3 << 24;
pub const DWC2_HWCFG1_EP_DIR12_OFFSET: u32 = 24;
pub const DWC2_HWCFG1_EP_DIR13_MASK: u32 = 0x3 << 26;
pub const DWC2_HWCFG1_EP_DIR13_OFFSET: u32 = 26;
pub const DWC2_HWCFG1_EP_DIR14_MASK: u32 = 0x3 << 28;
pub const DWC2_HWCFG1_EP_DIR14_OFFSET: u32 = 28;
pub const DWC2_HWCFG1_EP_DIR15_MASK: u32 = 0x3 << 30;
pub const DWC2_HWCFG1_EP_DIR15_OFFSET: u32 = 30;

pub const DWC2_HWCFG2_OP_MODE_MASK: u32 = 0x7 << 0;
pub const DWC2_HWCFG2_OP_MODE_OFFSET: u32 = 0;
pub const DWC2_HWCFG2_ARCHITECTURE_SLAVE_ONLY: u32 = 0x0 << 3;
pub const DWC2_HWCFG2_ARCHITECTURE_EXT_DMA: u32 = 0x1 << 3;
pub const DWC2_HWCFG2_ARCHITECTURE_INT_DMA: u32 = 0x2 << 3;
pub const DWC2_HWCFG2_ARCHITECTURE_MASK: u32 = 0x3 << 3;
pub const DWC2_HWCFG2_ARCHITECTURE_OFFSET: u32 = 3;
pub const DWC2_HWCFG2_POINT2POINT: u32 = 1 << 5;
pub const DWC2_HWCFG2_POINT2POINT_OFFSET: u32 = 5;
pub const DWC2_HWCFG2_HS_PHY_TYPE_MASK: u32 = 0x3 << 6;
pub const DWC2_HWCFG2_HS_PHY_TYPE_OFFSET: u32 = 6;
pub const DWC2_HWCFG2_FS_PHY_TYPE_MASK: u32 = 0x3 << 8;
pub const DWC2_HWCFG2_FS_PHY_TYPE_OFFSET: u32 = 8;
pub const DWC2_HWCFG2_NUM_DEV_EP_MASK: u32 = 0xF << 10;
pub const DWC2_HWCFG2_NUM_DEV_EP_OFFSET: u32 = 10;
pub const DWC2_HWCFG2_NUM_HOST_CHAN_MASK: u32 = 0xF << 14;
pub const DWC2_HWCFG2_NUM_HOST_CHAN_OFFSET: u32 = 14;
pub const DWC2_HWCFG2_PERIO_EP_SUPPORTED: u32 = 1 << 18;
pub const DWC2_HWCFG2_PERIO_EP_SUPPORTED_OFFSET: u32 = 18;
pub const DWC2_HWCFG2_DYNAMIC_FIFO: u32 = 1 << 19;
pub const DWC2_HWCFG2_DYNAMIC_FIFO_OFFSET: u32 = 19;
pub const DWC2_HWCFG2_MULTI_PROC_INT: u32 = 1 << 20;
pub const DWC2_HWCFG2_MULTI_PROC_INT_OFFSET: u32 = 20;
pub const DWC2_HWCFG2_NONPERIO_TX_Q_DEPTH_MASK: u32 = 0x3 << 22;
pub const DWC2_HWCFG2_NONPERIO_TX_Q_DEPTH_OFFSET: u32 = 22;
pub const DWC2_HWCFG2_HOST_PERIO_TX_Q_DEPTH_MASK: u32 = 0x3 << 24;
pub const DWC2_HWCFG2_HOST_PERIO_TX_Q_DEPTH_OFFSET: u32 = 24;
pub const DWC2_HWCFG2_DEV_TOKEN_Q_DEPTH_MASK: u32 = 0x1F << 26;
pub const DWC2_HWCFG2_DEV_TOKEN_Q_DEPTH_OFFSET: u32 = 26;

pub const DWC2_HWCFG3_XFER_SIZE_CNTR_WIDTH_MASK: u32 = 0xF << 0;
pub const DWC2_HWCFG3_XFER_SIZE_CNTR_WIDTH_OFFSET: u32 = 0;
pub const DWC2_HWCFG3_PACKET_SIZE_CNTR_WIDTH_MASK: u32 = 0x7 << 4;
pub const DWC2_HWCFG3_PACKET_SIZE_CNTR_WIDTH_OFFSET: u32 = 4;
pub const DWC2_HWCFG3_OTG_FUNC: u32 = 1 << 7;
pub const DWC2_HWCFG3_OTG_FUNC_OFFSET: u32 = 7;
pub const DWC2_HWCFG3_I2C: u32 = 1 << 8;
pub const DWC2_HWCFG3_I2C_OFFSET: u32 = 8;
pub const DWC2_HWCFG3_VENDOR_CTRL_IF: u32 = 1 << 9;
pub const DWC2_HWCFG3_VENDOR_CTRL_IF_OFFSET: u32 = 9;

pub const DWC2_HWCFG3_OPTIONAL_FEATURES: u32 = 1 << 10;
pub const DWC2_HWCFG3_OPTIONAL_FEATURES_OFFSET: u32 = 10;
pub const DWC2_HWCFG3_SYNCH_RESET_TYPE: u32 = 1 << 11;
pub const DWC2_HWCFG3_SYNCH_RESET_TYPE_OFFSET: u32 = 11;
pub const DWC2_HWCFG3_OTG_ENABLE_IC_USB: u32 = 1 << 12;
pub const DWC2_HWCFG3_OTG_ENABLE_IC_USB_OFFSET: u32 = 12;
pub const DWC2_HWCFG3_OTG_ENABLE_HSIC: u32 = 1 << 13;
pub const DWC2_HWCFG3_OTG_ENABLE_HSIC_OFFSET: u32 = 13;
pub const DWC2_HWCFG3_OTG_LPM_EN: u32 = 1 << 15;
pub const DWC2_HWCFG3_OTG_LPM_EN_OFFSET: u32 = 15;
pub const DWC2_HWCFG3_DFIFO_DEPTH_MASK: u32 = 0xFFFF << 16;
pub const DWC2_HWCFG3_DFIFO_DEPTH_OFFSET: u32 = 16;

pub const DWC2_HWCFG4_NUM_DEV_PERIO_IN_EP_MASK: u32 = 0xF << 0;
pub const DWC2_HWCFG4_NUM_DEV_PERIO_IN_EP_OFFSET: u32 = 0;
pub const DWC2_HWCFG4_POWER_OPTIMIZ: u32 = 1 << 4;
pub const DWC2_HWCFG4_POWER_OPTIMIZ_OFFSET: u32 = 4;
pub const DWC2_HWCFG4_MIN_AHB_FREQ_MASK: u32 = 0x1FF << 5;
pub const DWC2_HWCFG4_MIN_AHB_FREQ_OFFSET: u32 = 5;
pub const DWC2_HWCFG4_UTMI_PHY_DATA_WIDTH_MASK: u32 = 0x3 << 14;
pub const DWC2_HWCFG4_UTMI_PHY_DATA_WIDTH_OFFSET: u32 = 14;
pub const DWC2_HWCFG4_NUM_DEV_MODE_CTRL_EP_MASK: u32 = 0xF << 16;
pub const DWC2_HWCFG4_NUM_DEV_MODE_CTRL_EP_OFFSET: u32 = 16;
pub const DWC2_HWCFG4_IDDIG_FILT_EN: u32 = 1 << 20;
pub const DWC2_HWCFG4_IDDIG_FILT_EN_OFFSET: u32 = 20;
pub const DWC2_HWCFG4_VBUS_VALID_FILT_EN: u32 = 1 << 21;
pub const DWC2_HWCFG4_VBUS_VALID_FILT_EN_OFFSET: u32 = 21;
pub const DWC2_HWCFG4_A_VALID_FILT_EN: u32 = 1 << 22;
pub const DWC2_HWCFG4_A_VALID_FILT_EN_OFFSET: u32 = 22;
pub const DWC2_HWCFG4_B_VALID_FILT_EN: u32 = 1 << 23;
pub const DWC2_HWCFG4_B_VALID_FILT_EN_OFFSET: u32 = 23;
pub const DWC2_HWCFG4_SESSION_END_FILT_EN: u32 = 1 << 24;
pub const DWC2_HWCFG4_SESSION_END_FILT_EN_OFFSET: u32 = 24;
pub const DWC2_HWCFG4_DED_FIFO_EN: u32 = 1 << 25;
pub const DWC2_HWCFG4_DED_FIFO_EN_OFFSET: u32 = 25;
pub const DWC2_HWCFG4_NUM_IN_EPS_MASK: u32 = 0xF << 26;
pub const DWC2_HWCFG4_NUM_IN_EPS_OFFSET: u32 = 26;
pub const DWC2_HWCFG4_DESC_DMA: u32 = 1 << 30;
pub const DWC2_HWCFG4_DESC_DMA_OFFSET: u32 = 30;
pub const DWC2_HWCFG4_DESC_DMA_DYN: u32 = 1 << 31;
pub const DWC2_HWCFG4_DESC_DMA_DYN_OFFSET: u32 = 31;

pub const DWC2_HCFG_FSLSPCLKSEL_30_60_MHZ: u32 = 0;
pub const DWC2_HCFG_FSLSPCLKSEL_48_MHZ: u32 = 1;
pub const DWC2_HCFG_FSLSPCLKSEL_6_MHZ: u32 = 2;
pub const DWC2_HCFG_FSLSPCLKSEL_MASK: u32 = 0x3 << 0;
pub const DWC2_HCFG_FSLSPCLKSEL_OFFSET: u32 = 0;
pub const DWC2_HCFG_FSLSSUPP: u32 = 1 << 2;
pub const DWC2_HCFG_FSLSSUPP_OFFSET: u32 = 2;
pub const DWC2_HCFG_DESCDMA: u32 = 1 << 23;
pub const DWC2_HCFG_DESCDMA_OFFSET: u32 = 23;
pub const DWC2_HCFG_FRLISTEN_MASK: u32 = 0x3 << 24;
pub const DWC2_HCFG_FRLISTEN_OFFSET: u32 = 24;
pub const DWC2_HCFG_PERSCHEDENA: u32 = 1 << 26;
pub const DWC2_HCFG_PERSCHEDENA_OFFSET: u32 = 26;
pub const DWC2_HCFG_PERSCHEDSTAT: u32 = 1 << 27;
pub const DWC2_HCFG_PERSCHEDSTAT_OFFSET: u32 = 27;

pub const DWC2_HFIR_FRINT_MASK: u32 = 0xFFFF << 0;
pub const DWC2_HFIR_FRINT_OFFSET: u32 = 0;

pub const DWC2_HFNUM_FRNUM_MASK: u32 = 0xFFFF << 0;
pub const DWC2_HFNUM_FRNUM_OFFSET: u32 = 0;
pub const DWC2_HFNUM_FRREM_MASK: u32 = 0xFFFF << 16;
pub const DWC2_HFNUM_FRREM_OFFSET: u32 = 16;
pub const DWC2_HFNUM_MAX_FRNUM: u32 = 0x3FFF;

pub const DWC2_HPTXSTS_PTXFSPCAVAIL_MASK: u32 = 0xFFFF << 0;
pub const DWC2_HPTXSTS_PTXFSPCAVAIL_OFFSET: u32 = 0;
pub const DWC2_HPTXSTS_PTXQSPCAVAIL_MASK: u32 = 0xFF << 16;
pub const DWC2_HPTXSTS_PTXQSPCAVAIL_OFFSET: u32 = 16;
pub const DWC2_HPTXSTS_PTXQTOP_TERMINATE: u32 = 1 << 24;
pub const DWC2_HPTXSTS_PTXQTOP_TERMINATE_OFFSET: u32 = 24;

pub const DWC2_HPTXSTS_PTXQTOP_TOKEN_MASK: u32 = 0x3 << 25;
pub const DWC2_HPTXSTS_PTXQTOP_TOKEN_OFFSET: u32 = 25;
pub const DWC2_HPTXSTS_PTXQTOP_CHNUM_MASK: u32 = 0xF << 27;
pub const DWC2_HPTXSTS_PTXQTOP_CHNUM_OFFSET: u32 = 27;
pub const DWC2_HPTXSTS_PTXQTOP_ODD: u32 = 1 << 31;
pub const DWC2_HPTXSTS_PTXQTOP_ODD_OFFSET: u32 = 31;

pub const DWC2_HPRT0_PRTCONNSTS: u32 = 1 << 0;
pub const DWC2_HPRT0_PRTCONNSTS_OFFSET: u32 = 0;
pub const DWC2_HPRT0_PRTCONNDET: u32 = 1 << 1;
pub const DWC2_HPRT0_PRTCONNDET_OFFSET: u32 = 1;
pub const DWC2_HPRT0_PRTENA: u32 = 1 << 2;
pub const DWC2_HPRT0_PRTENA_OFFSET: u32 = 2;
pub const DWC2_HPRT0_PRTENCHNG: u32 = 1 << 3;
pub const DWC2_HPRT0_PRTENCHNG_OFFSET: u32 = 3;
pub const DWC2_HPRT0_PRTOVRCURRACT: u32 = 1 << 4;
pub const DWC2_HPRT0_PRTOVRCURRACT_OFFSET: u32 = 4;
pub const DWC2_HPRT0_PRTOVRCURRCHNG: u32 = 1 << 5;
pub const DWC2_HPRT0_PRTOVRCURRCHNG_OFFSET: u32 = 5;
pub const DWC2_HPRT0_PRTRES: u32 = 1 << 6;
pub const DWC2_HPRT0_PRTRES_OFFSET: u32 = 6;
pub const DWC2_HPRT0_PRTSUSP: u32 = 1 << 7;
pub const DWC2_HPRT0_PRTSUSP_OFFSET: u32 = 7;
pub const DWC2_HPRT0_PRTRST: u32 = 1 << 8;
pub const DWC2_HPRT0_PRTRST_OFFSET: u32 = 8;
pub const DWC2_HPRT0_PRTLNSTS_MASK: u32 = 0x3 << 10;
pub const DWC2_HPRT0_PRTLNSTS_OFFSET: u32 = 10;
pub const DWC2_HPRT0_PRTPWR: u32 = 1 << 12;
pub const DWC2_HPRT0_PRTPWR_OFFSET: u32 = 12;
pub const DWC2_HPRT0_PRTTSTCTL_MASK: u32 = 0xF << 13;
pub const DWC2_HPRT0_PRTTSTCTL_OFFSET: u32 = 13;
pub const DWC2_HPRT0_PRTSPD_HIGH: u32 = 0 << 17;
pub const DWC2_HPRT0_PRTSPD_FULL: u32 = 1 << 17;
pub const DWC2_HPRT0_PRTSPD_LOW: u32 = 2 << 17;
pub const DWC2_HPRT0_PRTSPD_MASK: u32 = 0x3 << 17;
pub const DWC2_HPRT0_PRTSPD_OFFSET: u32 = 17;
pub const DWC2_HPRT0_W1C_MASK: u32 = DWC2_HPRT0_PRTCONNDET |
    DWC2_HPRT0_PRTENA |
    DWC2_HPRT0_PRTENCHNG |
    DWC2_HPRT0_PRTOVRCURRCHNG;

pub const DWC2_HAINT_CH0: u32 = 1 << 0;
pub const DWC2_HAINT_CH0_OFFSET: u32 = 0;
pub const DWC2_HAINT_CH1: u32 = 1 << 1;
pub const DWC2_HAINT_CH1_OFFSET: u32 = 1;
pub const DWC2_HAINT_CH2: u32 = 1 << 2;
pub const DWC2_HAINT_CH2_OFFSET: u32 = 2;
pub const DWC2_HAINT_CH3: u32 = 1 << 3;
pub const DWC2_HAINT_CH3_OFFSET: u32 = 3;
pub const DWC2_HAINT_CH4: u32 = 1 << 4;
pub const DWC2_HAINT_CH4_OFFSET: u32 = 4;
pub const DWC2_HAINT_CH5: u32 = 1 << 5;
pub const DWC2_HAINT_CH5_OFFSET: u32 = 5;
pub const DWC2_HAINT_CH6: u32 = 1 << 6;
pub const DWC2_HAINT_CH6_OFFSET: u32 = 6;
pub const DWC2_HAINT_CH7: u32 = 1 << 7;
pub const DWC2_HAINT_CH7_OFFSET: u32 = 7;
pub const DWC2_HAINT_CH8: u32 = 1 << 8;
pub const DWC2_HAINT_CH8_OFFSET: u32 = 8;
pub const DWC2_HAINT_CH9: u32 = 1 << 9;
pub const DWC2_HAINT_CH9_OFFSET: u32 = 9;
pub const DWC2_HAINT_CH10: u32 = 1 << 10;
pub const DWC2_HAINT_CH10_OFFSET: u32 = 10;
pub const DWC2_HAINT_CH11: u32 = 1 << 11;
pub const DWC2_HAINT_CH11_OFFSET: u32 = 11;
pub const DWC2_HAINT_CH12: u32 = 1 << 12;
pub const DWC2_HAINT_CH12_OFFSET: u32 = 12;
pub const DWC2_HAINT_CH13: u32 = 1 << 13;
pub const DWC2_HAINT_CH13_OFFSET: u32 = 13;
pub const DWC2_HAINT_CH14: u32 = 1 << 14;
pub const DWC2_HAINT_CH14_OFFSET: u32 = 14;
pub const DWC2_HAINT_CH15: u32 = 1 << 15;

pub const DWC2_HAINT_CH15_OFFSET: u32 = 15;
pub const DWC2_HAINT_CHINT_MASK: u32 = 0xffff;
pub const DWC2_HAINT_CHINT_OFFSET: u32 = 0;
pub const DWC2_HAINTMSK_CH0: u32 = 1 << 0;
pub const DWC2_HAINTMSK_CH0_OFFSET: u32 = 0;
pub const DWC2_HAINTMSK_CH1: u32 = 1 << 1;
pub const DWC2_HAINTMSK_CH1_OFFSET: u32 = 1;
pub const DWC2_HAINTMSK_CH2: u32 = 1 << 2;
pub const DWC2_HAINTMSK_CH2_OFFSET: u32 = 2;
pub const DWC2_HAINTMSK_CH3: u32 = 1 << 3;
pub const DWC2_HAINTMSK_CH3_OFFSET: u32 = 3;
pub const DWC2_HAINTMSK_CH4: u32 = 1 << 4;
pub const DWC2_HAINTMSK_CH4_OFFSET: u32 = 4;
pub const DWC2_HAINTMSK_CH5: u32 = 1 << 5;
pub const DWC2_HAINTMSK_CH5_OFFSET: u32 = 5;
pub const DWC2_HAINTMSK_CH6: u32 = 1 << 6;
pub const DWC2_HAINTMSK_CH6_OFFSET: u32 = 6;
pub const DWC2_HAINTMSK_CH7: u32 = 1 << 7;
pub const DWC2_HAINTMSK_CH7_OFFSET: u32 = 7;
pub const DWC2_HAINTMSK_CH8: u32 = 1 << 8;
pub const DWC2_HAINTMSK_CH8_OFFSET: u32 = 8;
pub const DWC2_HAINTMSK_CH9: u32 = 1 << 9;
pub const DWC2_HAINTMSK_CH9_OFFSET: u32 = 9;
pub const DWC2_HAINTMSK_CH10: u32 = 1 << 10;
pub const DWC2_HAINTMSK_CH10_OFFSET: u32 = 10;
pub const DWC2_HAINTMSK_CH11: u32 = 1 << 11;
pub const DWC2_HAINTMSK_CH11_OFFSET: u32 = 11;
pub const DWC2_HAINTMSK_CH12: u32 = 1 << 12;
pub const DWC2_HAINTMSK_CH12_OFFSET: u32 = 12;
pub const DWC2_HAINTMSK_CH13: u32 = 1 << 13;
pub const DWC2_HAINTMSK_CH13_OFFSET: u32 = 13;
pub const DWC2_HAINTMSK_CH14: u32 = 1 << 14;
pub const DWC2_HAINTMSK_CH14_OFFSET: u32 = 14;
pub const DWC2_HAINTMSK_CH15: u32 = 1 << 15;
pub const DWC2_HAINTMSK_CH15_OFFSET: u32 = 15;
pub const DWC2_HAINTMSK_CHINT_MASK: u32 = 0xffff;
pub const DWC2_HAINTMSK_CHINT_OFFSET: u32 = 0;
pub const DWC2_HCCHAR_MPS_MASK: u32 = 0x7FF << 0;
pub const DWC2_HCCHAR_MPS_OFFSET: u32 = 0;
pub const DWC2_HCCHAR_EPNUM_MASK: u32 = 0xF << 11;
pub const DWC2_HCCHAR_EPNUM_OFFSET: u32 = 11;
pub const DWC2_HCCHAR_EPDIR: u32 = 1 << 15;
pub const DWC2_HCCHAR_EPDIR_OFFSET: u32 = 15;
pub const DWC2_HCCHAR_LSPDDEV: u32 = 1 << 17;
pub const DWC2_HCCHAR_LSPDDEV_OFFSET: u32 = 17;
pub const DWC2_HCCHAR_EPTYPE_CONTROL: u32 = 0;
pub const DWC2_HCCHAR_EPTYPE_ISOC: u32 = 1;
pub const DWC2_HCCHAR_EPTYPE_BULK: u32 = 2;
pub const DWC2_HCCHAR_EPTYPE_INTR: u32 = 3;
pub const DWC2_HCCHAR_EPTYPE_MASK: u32 = 0x3 << 18;
pub const DWC2_HCCHAR_EPTYPE_OFFSET: u32 = 18;
pub const DWC2_HCCHAR_MULTICNT_MASK: u32 = 0x3 << 20;
pub const DWC2_HCCHAR_MULTICNT_OFFSET: u32 = 20;
pub const DWC2_HCCHAR_DEVADDR_MASK: u32 = 0x7F << 22;
pub const DWC2_HCCHAR_DEVADDR_OFFSET: u32 = 22;
pub const DWC2_HCCHAR_ODDFRM: u32 = 1 << 29;
pub const DWC2_HCCHAR_ODDFRM_OFFSET: u32 = 29;
pub const DWC2_HCCHAR_CHDIS: u32 = 1 << 30;
pub const DWC2_HCCHAR_CHDIS_OFFSET: u32 = 30;
pub const DWC2_HCCHAR_CHEN: u32 = 1 << 31;
pub const DWC2_HCCHAR_CHEN_OFFSET: u32 = 31;
pub const DWC2_HCSPLT_PRTADDR_MASK: u32 = 0x7F << 0;
pub const DWC2_HCSPLT_PRTADDR_OFFSET: u32 = 0;
pub const DWC2_HCSPLT_HUBADDR_MASK: u32 = 0x7F << 7;
pub const DWC2_HCSPLT_HUBADDR_OFFSET: u32 = 7;

pub const DWC2_HCSPLT_XACTPOS_MASK: u32 = 0x3 << 14;
pub const DWC2_HCSPLT_XACTPOS_OFFSET: u32 = 14;
pub const DWC2_HCSPLT_COMPSPLT: u32 = 1 << 16;
pub const DWC2_HCSPLT_COMPSPLT_OFFSET: u32 = 16;
pub const DWC2_HCSPLT_SPLTENA: u32 = 1 << 31;
pub const DWC2_HCSPLT_SPLTENA_OFFSET: u32 = 31;

pub const DWC2_HCINT_XFERCOMP: u32 = 1 << 0;
pub const DWC2_HCINT_XFERCOMP_OFFSET: u32 = 0;
pub const DWC2_HCINT_CHHLTD: u32 = 1 << 1;
pub const DWC2_HCINT_CHHLTD_OFFSET: u32 = 1;
pub const DWC2_HCINT_AHBERR: u32 = 1 << 2;
pub const DWC2_HCINT_AHBERR_OFFSET: u32 = 2;
pub const DWC2_HCINT_STALL: u32 = 1 << 3;
pub const DWC2_HCINT_STALL_OFFSET: u32 = 3;
pub const DWC2_HCINT_NAK: u32 = 1 << 4;
pub const DWC2_HCINT_NAK_OFFSET: u32 = 4;
pub const DWC2_HCINT_ACK: u32 = 1 << 5;
pub const DWC2_HCINT_ACK_OFFSET: u32 = 5;
pub const DWC2_HCINT_NYET: u32 = 1 << 6;
pub const DWC2_HCINT_NYET_OFFSET: u32 = 6;
pub const DWC2_HCINT_XACTERR: u32 = 1 << 7;
pub const DWC2_HCINT_XACTERR_OFFSET: u32 = 7;
pub const DWC2_HCINT_BBLERR: u32 = 1 << 8;
pub const DWC2_HCINT_BBLERR_OFFSET: u32 = 8;
pub const DWC2_HCINT_FRMOVRUN: u32 = 1 << 9;
pub const DWC2_HCINT_FRMOVRUN_OFFSET: u32 = 9;
pub const DWC2_HCINT_DATATGLERR: u32 = 1 << 10;
pub const DWC2_HCINT_DATATGLERR_OFFSET: u32 = 10;
pub const DWC2_HCINT_BNA: u32 = 1 << 11;
pub const DWC2_HCINT_BNA_OFFSET: u32 = 11;
pub const DWC2_HCINT_XCS_XACT: u32 = 1 << 12;
pub const DWC2_HCINT_XCS_XACT_OFFSET: u32 = 12;
pub const DWC2_HCINT_FRM_LIST_ROLL: u32 = 1 << 13;
pub const DWC2_HCINT_FRM_LIST_ROLL_OFFSET: u32 = 13;

pub const DWC2_HCTSIZ_XFERSIZE_MASK: u32 = 0x7ffff;
pub const DWC2_HCTSIZ_XFERSIZE_OFFSET: u32 = 0;
pub const DWC2_HCTSIZ_SCHINFO_MASK: u32 = 0xff;
pub const DWC2_HCTSIZ_SCHINFO_OFFSET: u32 = 0;
pub const DWC2_HCTSIZ_NTD_MASK: u32 = 0xff << 8;
pub const DWC2_HCTSIZ_NTD_OFFSET: u32 = 8;
pub const DWC2_HCTSIZ_PKTCNT_MASK: u32 = 0x3ff << 19;
pub const DWC2_HCTSIZ_PKTCNT_OFFSET: u32 = 19;
pub const DWC2_HCTSIZ_PID_MASK: u32 = 0x3 << 29;
pub const DWC2_HCTSIZ_PID_OFFSET: u32 = 29;
pub const DWC2_HCTSIZ_DOPNG: u32 = 1 << 31;
pub const DWC2_HCTSIZ_DOPNG_OFFSET: u32 = 31;

pub const DWC2_HCDMA_CTD_MASK: u32 = 0xFF << 3;
pub const DWC2_HCDMA_CTD_OFFSET: u32 = 3;
pub const DWC2_HCDMA_DMA_ADDR_MASK: u32 = 0x1FFFFF << 11;
pub const DWC2_HCDMA_DMA_ADDR_OFFSET: u32 = 11;

pub const DWC2_PCGCCTL_STOPPCLK: u32 = 1 << 0;
pub const DWC2_PCGCCTL_STOPPCLK_OFFSET: u32 = 0;
pub const DWC2_PCGCCTL_GATEHCLK: u32 = 1 << 1;
pub const DWC2_PCGCCTL_GATEHCLK_OFFSET: u32 = 1;
pub const DWC2_PCGCCTL_PWRCLMP: u32 = 1 << 2;
pub const DWC2_PCGCCTL_PWRCLMP_OFFSET: u32 = 2;
pub const DWC2_PCGCCTL_RSTPDWNMODULE: u32 = 1 << 3;
pub const DWC2_PCGCCTL_RSTPDWNMODULE_OFFSET: u32 = 3;
pub const DWC2_PCGCCTL_PHYSUSPENDED: u32 = 1 << 4;
pub const DWC2_PCGCCTL_PHYSUSPENDED_OFFSET: u32 = 4;
pub const DWC2_PCGCCTL_ENBL_SLEEP_GATING: u32 = 1 << 5;
pub const DWC2_PCGCCTL_ENBL_SLEEP_GATING_OFFSET: u32 = 5;
pub const DWC2_PCGCCTL_PHY_IN_SLEEP: u32 = 1 << 6;
pub const DWC2_PCGCCTL_PHY_IN_SLEEP_OFFSET: u32 = 6;
pub const DWC2_PCGCCTL_DEEP_SLEEP: u32 = 1 << 7;
pub const DWC2_PCGCCTL_DEEP_SLEEP_OFFSET: u32 = 7;

pub const DWC2_SNPSID_DEVID_VER_2XX: u32 = 0x4f542 << 12;
pub const DWC2_SNPSID_DEVID_VER_3XX: u32 = 0x4f543 << 12;
pub const DWC2_SNPSID_DEVID_MASK: u32 = 0xfffff << 12;
pub const DWC2_SNPSID_DEVID_OFFSET: u32 = 12;

/* Host controller specific */
pub const DWC2_HC_PID_DATA0: u32 = 0;
pub const DWC2_HC_PID_DATA2: u32 = 1;
pub const DWC2_HC_PID_DATA1: u32 = 2;
pub const DWC2_HC_PID_MDATA: u32 = 3;
pub const DWC2_HC_PID_SETUP: u32 = 3;

/* roothub.a masks */
pub const RH_A_NDP: u32 = 0xff << 0;  /* number of downstream ports */
pub const RH_A_PSM: u32 = 1 << 8;     /* power switching mode */
pub const RH_A_NPS: u32 = 1 << 9;     /* no power switching */
pub const RH_A_DT: u32 = 1 << 10;     /* device type (mbz) */
pub const RH_A_OCPM: u32 = 1 << 11;   /* over current protection mode */
pub const RH_A_NOCP: u32 = 1 << 12;   /* no over current protection */
pub const RH_A_POTPGT: u32 = 0xff << 24; /* power on to power good time */

/* roothub.b masks */
pub const RH_B_DR: u32 = 0x0000ffff;  /* device removable flags */
pub const RH_B_PPCM: u32 = 0xffff0000; /* port power control mask */

/* Default driver configuration */
pub const DWC2_DMA_BURST_SIZE: u32 = 32; /* DMA burst len */
pub const DWC2_MAX_CHANNELS: u32 = 16; /* Max # of EPs */
pub const DWC2_HOST_RX_FIFO_SIZE: u32 = 516 + DWC2_MAX_CHANNELS;
pub const DWC2_HOST_NPERIO_TX_FIFO_SIZE: u32 = 0x100; /* nPeriodic TX FIFO */
pub const DWC2_HOST_PERIO_TX_FIFO_SIZE: u32 = 0x200; /* Periodic TX FIFO */
pub const DWC2_MAX_TRANSFER_SIZE: u32 = 65535;
pub const DWC2_MAX_PACKET_COUNT: u32 = 511;

pub const DWC2_PHY_TYPE_FS: u32 = 0;
pub const DWC2_PHY_TYPE_UTMI: u32 = 1;
pub const DWC2_PHY_TYPE_ULPI: u32 = 2;
pub const DWC2_PHY_TYPE: u32 = DWC2_PHY_TYPE_UTMI; /* PHY type */
pub const DWC2_UTMI_WIDTH: u32 = 8; /* UTMI data width */