# ğŸ’«RISC-V 32bit CPU Design

## ğŸ–Šï¸Role

### ì •ì€ì§€


## ğŸš€í”„ë¡œì íŠ¸ ê°œìš”


## ğŸ’» ê°œë°œ í™˜ê²½ <br>

ê·¸ëŸ¼ ë³€í™˜ëœ ì˜ˆì‹œëŠ” ì´ë ‡ê²Œ ë©ë‹ˆë‹¤:
<table border="1" cellspacing="0" cellpadding="5">
  <tr>
    <td align="center" colspan="5"> Tool </td>
    <td align="center" colspan="2"> Language </td>
  </tr>
  <tr>
    <td align="center"> VCS </td>
    <td align="center"> Verdi </td>
    <td align="center"> Vivado </td>
    <td align="center"> VS Code </td>
    <td align="center"> mobaXterm </td>
    <td align="center"> Systemverilog </td>
    <td align="center"> C </td>
  </tr>
  <tr>
    <td colspan="2"><img src="/History/img/img79.png" width=200>  </td>
    <td align="center"> <img src="/History/img/img79.png" width=200>  </td>
    <td align="center"> <img src="/History/img/img79.png" width=400>  </td>
    <td align="center"> <img src="/History/img/img79.png" width=400>  </td>
    <td align="center"> <img src="/History/img/img79.png" width=400>  </td>
    <td align="center"> <img src="/History/img/img79.png" width=400>  </td>
  </tr>
</table>


[[ì—°êµ¬ ë°°ê²½]](/History/Progress_report/overview.md)

## ğŸ—“ï¸ê°œë°œ ì¼ì • 250812~250824

## ê°œë°œ ê³¼ì •
