# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../8bitCPU.ip_user_files/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \

sv xil_defaultlib  \
"../../../../../_src/alu.sv" \
"../../../../../_src/datapath.sv" \
"../../../../../_src/ram.sv" \
"../../../../../_src/regset.sv" \
"../../../../../_src/transmitter.sv" \
"../../../../../_sim/tb_datapath.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
