 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Tue Mar 15 17:19:29 2022
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     70000                 saed32rvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                            0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  fifomem/genblk1_2__U/CE2 (SRAM2RW128x8)                 0.10      0.00       0.10 r
  fifomem/genblk1_2__U/O2[0] (SRAM2RW128x8)     0.57      0.03      0.09       0.19 f
  fifomem/U6/A4 (NAND4X0_RVT)                             0.03      0.00       0.19 f
  fifomem/U6/Y (NAND4X0_RVT)                    0.78      0.05      0.05       0.24 r
  fifomem/U5/A (INVX1_RVT)                                0.05      0.00       0.24 r
  fifomem/U5/Y (INVX1_RVT)                      0.54      0.03      0.02       0.26 f
  fifomem/U26/A2 (AND2X1_RVT)                             0.03      0.00       0.26 f
  fifomem/U26/Y (AND2X1_RVT)                    1.42      0.03      0.06       0.32 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                   0.00       0.32 f
  U16/A (NBUFFX8_RVT)                                     0.03      0.00       0.32 f
  U16/Y (NBUFFX8_RVT)                          21.85      0.04      0.06       0.38 f
  io_l_rdata_0_/DIN (D8I1025_NS)                          0.04      0.00       0.38 f
  io_l_rdata_0_/PADIO (D8I1025_NS) <-        1433.81      0.89      1.38       1.76 f
  rdata[0] (out)                                          0.89      0.00       1.76 f
  data arrival time                                                            1.76

  clock rclk (rise edge)                                            1.22       1.22
  clock network delay (ideal)                                       0.10       1.32
  clock uncertainty                                                -0.07       1.25
  output external delay                                             0.50       1.75
  data required time                                                           1.75
  ------------------------------------------------------------------------------------
  data required time                                                           1.75
  data arrival time                                                           -1.76
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.01


1
