[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mt2015_q4|Mt2015_q4>z",
    "sources":[
      "~Mt2015_q4|Mt2015_q4>x",
      "~Mt2015_q4|Mt2015_q4>y"
    ]
  }
]