# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.srcs/sources_1/new/statemachine_module.v" \
"../../../../lab6.srcs/sim_1/imports/Desktop/FSM_TESTBENCH.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
