TimeQuest Timing Analyzer report for Calculator
Sat Nov 08 19:27:24 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 13. Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 14. Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 15. Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 16. Slow 1200mV 85C Model Setup: 'EN'
 17. Slow 1200mV 85C Model Setup: 'CLK'
 18. Slow 1200mV 85C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 19. Slow 1200mV 85C Model Hold: 'EN'
 20. Slow 1200mV 85C Model Hold: 'CLK'
 21. Slow 1200mV 85C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 22. Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 23. Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 24. Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 25. Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'EN'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 45. Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 46. Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 47. Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 48. Slow 1200mV 0C Model Setup: 'EN'
 49. Slow 1200mV 0C Model Setup: 'CLK'
 50. Slow 1200mV 0C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 51. Slow 1200mV 0C Model Hold: 'EN'
 52. Slow 1200mV 0C Model Hold: 'CLK'
 53. Slow 1200mV 0C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 54. Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 55. Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 56. Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 57. Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'EN'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Slow 1200mV 0C Model Metastability Report
 70. Fast 1200mV 0C Model Setup Summary
 71. Fast 1200mV 0C Model Hold Summary
 72. Fast 1200mV 0C Model Recovery Summary
 73. Fast 1200mV 0C Model Removal Summary
 74. Fast 1200mV 0C Model Minimum Pulse Width Summary
 75. Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 76. Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 77. Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 78. Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 79. Fast 1200mV 0C Model Setup: 'EN'
 80. Fast 1200mV 0C Model Setup: 'CLK'
 81. Fast 1200mV 0C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 82. Fast 1200mV 0C Model Hold: 'CLK'
 83. Fast 1200mV 0C Model Hold: 'EN'
 84. Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 85. Fast 1200mV 0C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 86. Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 87. Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 88. Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'EN'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Fast 1200mV 0C Model Metastability Report
101. Multicorner Timing Analysis Summary
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Report TCCS
114. Report RSKM
115. Unconstrained Paths
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; Calculator                                         ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clock Name                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                      ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; CLK                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                      ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var } ;
; EN                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { EN }                                                       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULA:unit_logic_arithmetic|UFA:ufa1|ENand }                 ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULA:unit_logic_arithmetic|UFA:ufa1|ENor }                  ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULA:unit_logic_arithmetic|UFA:ufa1|ENsub }                 ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ULA:unit_logic_arithmetic|UFA:ufa1|ENsum }                 ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 319.59 MHz  ; 319.59 MHz      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ;                                                ;
; 384.62 MHz  ; 384.62 MHz      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ;                                                ;
; 1265.82 MHz ; 437.64 MHz      ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -4.388 ; -52.305       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -4.116 ; -51.055       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -3.642 ; -24.995       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -3.641 ; -24.946       ;
; EN                                                       ; -0.222 ; -0.564        ;
; CLK                                                      ; -0.154 ; -0.154        ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.210  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; EN                                                       ; -0.174 ; -0.625        ;
; CLK                                                      ; 0.139  ; 0.000         ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.445  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.490  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.740  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 2.688  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 2.698  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLK                                                      ; -3.000 ; -22.275       ;
; EN                                                       ; -3.000 ; -14.565       ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; -1.285 ; -1.285        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.431  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.435  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0.457  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0.461  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.388 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.364     ; 1.545      ;
; -4.259 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.361     ; 1.419      ;
; -4.017 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.376     ; 1.609      ;
; -3.896 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.455     ; 1.912      ;
; -3.850 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.598     ; 1.835      ;
; -3.838 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.361     ; 1.445      ;
; -3.813 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.484     ; 1.798      ;
; -3.767 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.629     ; 1.737      ;
; -3.762 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.356     ; 1.589      ;
; -3.638 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.482     ; 1.625      ;
; -3.632 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.377     ; 1.594      ;
; -3.629 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.377     ; 1.576      ;
; -3.626 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.335     ; 1.474      ;
; -3.599 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.357     ; 1.555      ;
; -3.542 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.353     ; 1.685      ;
; -3.537 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.476     ; 1.554      ;
; -3.513 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.472     ; 1.534      ;
; -3.504 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.376     ; 1.628      ;
; -3.489 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.362     ; 1.451      ;
; -3.479 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.336     ; 1.456      ;
; -3.464 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.633     ; 1.430      ;
; -3.431 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.454     ; 1.448      ;
; -3.369 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.336     ; 1.532      ;
; -3.285 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.354     ; 1.427      ;
; -3.274 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.357     ; 1.256      ;
; -3.233 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.600     ; 1.216      ;
; -3.204 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.333     ; 1.370      ;
; -3.126 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.356     ; 1.270      ;
; -2.129 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.098     ; 1.062      ;
; -1.570 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.329     ; 1.350      ;
; -1.511 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.096     ; 0.893      ;
; -1.497 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.114     ; 1.232      ;
; -1.474 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.187     ; 1.268      ;
; -1.403 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.172     ; 1.234      ;
; -1.336 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.113     ; 1.233      ;
; -1.313 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.097     ; 1.050      ;
; -1.271 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.086     ; 1.191      ;
; -1.188 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; 0.210      ; 1.091      ;
; -1.141 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.070     ; 1.080      ;
; -0.863 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; 0.209      ; 0.895      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.116 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.440     ; 2.125      ;
; -4.115 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.367     ; 2.049      ;
; -4.106 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.661     ; 2.038      ;
; -3.825 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.441     ; 1.833      ;
; -3.803 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.365     ; 1.739      ;
; -3.794 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.661     ; 1.731      ;
; -3.669 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.659     ; 1.608      ;
; -3.642 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.660     ; 1.575      ;
; -3.626 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.461     ; 1.627      ;
; -3.623 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.474     ; 1.611      ;
; -3.588 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.464     ; 1.593      ;
; -3.565 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.471     ; 1.556      ;
; -3.562 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.438     ; 1.587      ;
; -3.547 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.453     ; 1.557      ;
; -3.507 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.444     ; 1.521      ;
; -3.468 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.377     ; 1.586      ;
; -3.457 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.378     ; 1.550      ;
; -3.456 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.455     ; 1.464      ;
; -3.435 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.441     ; 1.456      ;
; -3.411 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.444     ; 1.436      ;
; -3.385 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.439     ; 1.409      ;
; -3.379 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.441     ; 1.396      ;
; -3.341 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.357     ; 1.455      ;
; -3.334 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.356     ; 1.473      ;
; -3.255 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.451     ; 1.267      ;
; -3.252 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.457     ; 1.264      ;
; -3.215 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.453     ; 1.231      ;
; -3.105 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.454     ; 1.114      ;
; -1.600 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.204     ; 1.368      ;
; -1.524 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.280     ; 1.347      ;
; -1.471 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.060     ; 1.370      ;
; -1.300 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.174     ; 1.094      ;
; -1.186 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.065     ; 1.094      ;
; -1.178 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.062     ; 1.089      ;
; -1.162 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.063     ; 1.080      ;
; -1.148 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.062     ; 1.091      ;
; -1.129 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.067     ; 1.041      ;
; -0.992 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.061     ; 0.904      ;
; -0.981 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.063     ; 0.890      ;
; -0.979 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.066     ; 0.892      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                             ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -3.642 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.550     ; 1.555      ;
; -3.633 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.528     ; 1.573      ;
; -3.605 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.519     ; 1.555      ;
; -3.596 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.521     ; 1.543      ;
; -3.543 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.469     ; 1.569      ;
; -3.492 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.458     ; 1.533      ;
; -3.484 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.518     ; 1.427      ;
; -3.444 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.549     ; 1.358      ;
; -3.405 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.541     ; 1.332      ;
; -3.404 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.540     ; 1.333      ;
; -3.396 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.461     ; 1.434      ;
; -3.308 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.513     ; 1.263      ;
; -3.240 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.467     ; 1.268      ;
; -3.124 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.514     ; 1.071      ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                           ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -3.641 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.518     ; 1.592      ;
; -3.604 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.519     ; 1.554      ;
; -3.599 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.404     ; 1.688      ;
; -3.574 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.506     ; 1.530      ;
; -3.566 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.483     ; 1.545      ;
; -3.497 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.419     ; 1.571      ;
; -3.481 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.498     ; 1.452      ;
; -3.477 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.509     ; 1.430      ;
; -3.465 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.504     ; 1.430      ;
; -3.338 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.405     ; 1.426      ;
; -3.304 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.498     ; 1.275      ;
; -3.263 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.481     ; 1.244      ;
; -3.174 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.404     ; 1.263      ;
; -3.106 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.500     ; 1.075      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EN'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.222 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.761      ; 3.471      ;
; -0.160 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.749      ; 3.397      ;
; -0.074 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.788      ; 3.350      ;
; -0.072 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.926      ; 3.486      ;
; -0.067 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.739      ; 3.294      ;
; -0.067 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.778      ; 3.333      ;
; -0.048 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.739      ; 3.275      ;
; -0.031 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.855      ; 3.374      ;
; -0.012 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.933      ; 3.433      ;
; -0.010 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.735      ; 3.233      ;
; 0.008  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.833      ; 3.313      ;
; 0.010  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.849      ; 3.327      ;
; 0.043  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.886      ; 3.331      ;
; 0.054  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.844      ; 3.278      ;
; 0.062  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.920      ; 3.346      ;
; 0.073  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.851      ; 3.266      ;
; 0.101  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.911      ; 3.298      ;
; 0.110  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.871      ; 3.249      ;
; 0.157  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.858      ; 3.189      ;
; 0.181  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.856      ; 3.163      ;
; 0.197  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.910      ; 3.201      ;
; 0.211  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 3.041      ; 3.318      ;
; 0.212  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.907      ; 3.183      ;
; 0.214  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.954      ; 3.228      ;
; 0.244  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.932      ; 3.176      ;
; 0.250  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.884      ; 3.122      ;
; 0.255  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.906      ; 3.139      ;
; 0.265  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 3.070      ; 3.293      ;
; 0.334  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 3.070      ; 3.224      ;
; 0.582  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; sign~reg0                                           ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 0.198      ; 0.104      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.154 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.500        ; 1.830      ; 2.714      ;
; 0.411  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 1.000        ; 1.830      ; 2.649      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.210 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EN'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.174 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.425      ; 2.967      ;
; -0.154 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.426      ; 2.988      ;
; -0.106 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.399      ; 3.009      ;
; -0.098 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; sign~reg0                                           ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 0.451      ; 0.069      ;
; -0.093 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.270      ; 2.893      ;
; -0.085 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.295      ; 2.926      ;
; -0.070 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.247      ; 2.893      ;
; -0.063 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.221      ; 2.874      ;
; -0.028 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.315      ; 3.003      ;
; -0.008 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.273      ; 2.981      ;
; 0.001  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.269      ; 2.986      ;
; 0.037  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.234      ; 2.987      ;
; 0.055  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.223      ; 2.994      ;
; 0.068  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.216      ; 3.000      ;
; 0.078  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.274      ; 3.068      ;
; 0.105  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.284      ; 3.105      ;
; 0.106  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.233      ; 3.055      ;
; 0.115  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.215      ; 3.046      ;
; 0.118  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.248      ; 3.082      ;
; 0.140  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.296      ; 3.152      ;
; 0.144  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.111      ; 2.971      ;
; 0.151  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.220      ; 3.087      ;
; 0.152  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.221      ; 3.089      ;
; 0.175  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.132      ; 3.023      ;
; 0.175  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.289      ; 3.180      ;
; 0.184  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.131      ; 3.031      ;
; 0.193  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.170      ; 3.079      ;
; 0.205  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.180      ; 3.101      ;
; 0.313  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.124      ; 3.153      ;
; 0.379  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.137      ; 3.232      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.139 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.000        ; 1.897      ; 2.474      ;
; 0.692 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; -0.500       ; 1.897      ; 2.527      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.445 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.490 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.338      ; 0.828      ;
; 0.575 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.338      ; 0.913      ;
; 0.741 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.066      ; 0.807      ;
; 0.835 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.094      ; 0.929      ;
; 0.849 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.065      ; 0.914      ;
; 0.945 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.049      ; 0.994      ;
; 0.993 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.092      ; 1.085      ;
; 1.020 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.066      ; 1.086      ;
; 1.021 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.065      ; 1.086      ;
; 1.186 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.037     ; 1.149      ;
; 1.216 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.036     ; 1.180      ;
; 1.486 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.201     ; 1.285      ;
; 2.633 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.043     ; 1.120      ;
; 2.634 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.044     ; 1.120      ;
; 2.739 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.041     ; 1.228      ;
; 2.739 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.038     ; 1.231      ;
; 2.741 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.064     ; 1.207      ;
; 2.754 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.038     ; 1.246      ;
; 2.754 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.019     ; 1.265      ;
; 2.757 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.064     ; 1.223      ;
; 2.760 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.065     ; 1.225      ;
; 2.851 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.167     ; 1.214      ;
; 2.915 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.321     ; 1.124      ;
; 2.964 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.021     ; 1.473      ;
; 2.973 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.066     ; 1.437      ;
; 2.993 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.057     ; 1.466      ;
; 3.013 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.057     ; 1.486      ;
; 3.038 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.061     ; 1.507      ;
; 3.039 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.189     ; 1.380      ;
; 3.043 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.078     ; 1.495      ;
; 3.060 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.062     ; 1.528      ;
; 3.064 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.079     ; 1.515      ;
; 3.090 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.198     ; 1.422      ;
; 3.099 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.353     ; 1.276      ;
; 3.099 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.039     ; 1.590      ;
; 3.110 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.185     ; 1.455      ;
; 3.320 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.200     ; 1.650      ;
; 3.332 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.169     ; 1.693      ;
; 3.333 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.349     ; 1.514      ;
; 3.499 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.319     ; 1.710      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.740 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.063      ; 0.803      ;
; 0.768 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.060      ; 0.828      ;
; 0.770 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.066      ; 0.836      ;
; 0.809 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.102      ; 0.911      ;
; 0.829 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.101      ; 0.930      ;
; 0.853 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.061      ; 0.914      ;
; 0.856 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.059      ; 0.915      ;
; 0.862 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.066      ; 0.928      ;
; 1.063 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.020     ; 1.043      ;
; 1.198 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.067      ; 1.265      ;
; 1.333 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.051     ; 1.282      ;
; 1.442 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.163     ; 1.279      ;
; 2.629 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.166     ; 0.993      ;
; 2.743 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.042     ; 1.231      ;
; 2.764 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.043     ; 1.251      ;
; 2.789 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.170     ; 1.149      ;
; 2.790 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.164     ; 1.156      ;
; 2.811 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.166     ; 1.175      ;
; 2.830 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.155     ; 1.205      ;
; 2.855 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.155     ; 1.230      ;
; 2.859 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.158     ; 1.231      ;
; 2.874 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.168     ; 1.236      ;
; 2.918 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.152     ; 1.296      ;
; 2.994 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.061     ; 1.463      ;
; 3.014 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.062     ; 1.482      ;
; 3.040 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.166     ; 1.404      ;
; 3.049 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.152     ; 1.427      ;
; 3.086 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.188     ; 1.428      ;
; 3.093 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.186     ; 1.437      ;
; 3.094 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.157     ; 1.467      ;
; 3.149 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.173     ; 1.506      ;
; 3.166 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.069     ; 1.627      ;
; 3.172 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.176     ; 1.526      ;
; 3.190 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.382     ; 1.338      ;
; 3.258 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.382     ; 1.406      ;
; 3.284 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.154     ; 1.660      ;
; 3.478 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.384     ; 1.624      ;
; 3.509 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.071     ; 1.968      ;
; 3.658 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.152     ; 2.036      ;
; 3.668 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.384     ; 1.814      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                           ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; 2.688 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.214     ; 1.004      ;
; 2.704 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.091     ; 1.143      ;
; 2.778 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.092     ; 1.216      ;
; 2.797 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.196     ; 1.131      ;
; 2.835 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.214     ; 1.151      ;
; 2.961 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.214     ; 1.277      ;
; 3.033 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.224     ; 1.339      ;
; 3.034 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.218     ; 1.346      ;
; 3.085 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.105     ; 1.510      ;
; 3.146 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.198     ; 1.478      ;
; 3.153 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.090     ; 1.593      ;
; 3.157 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.222     ; 1.465      ;
; 3.189 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.233     ; 1.486      ;
; 3.229 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.232     ; 1.527      ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                             ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 2.698 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.228     ; 1.000      ;
; 2.779 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.156     ; 1.153      ;
; 2.839 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.229     ; 1.140      ;
; 2.925 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.254     ; 1.201      ;
; 2.925 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.255     ; 1.200      ;
; 2.952 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.266     ; 1.216      ;
; 2.959 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.150     ; 1.339      ;
; 3.041 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.232     ; 1.339      ;
; 3.086 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.148     ; 1.468      ;
; 3.130 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.158     ; 1.502      ;
; 3.187 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.237     ; 1.480      ;
; 3.202 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.235     ; 1.497      ;
; 3.225 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.243     ; 1.512      ;
; 3.226 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.268     ; 1.488      ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.279  ; 0.467        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.312  ; 0.532        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.314  ; 0.534        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.315  ; 0.535        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.315  ; 0.535        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.315  ; 0.535        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.315  ; 0.535        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.315  ; 0.535        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.388  ; 0.608        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'EN'                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; EN    ; Rise       ; EN                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; sign~reg0                                           ;
; 0.228  ; 0.416        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.228  ; 0.416        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.228  ; 0.416        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.228  ; 0.416        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.228  ; 0.416        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.228  ; 0.416        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.229  ; 0.417        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.229  ; 0.417        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; sign~reg0                                           ;
; 0.315  ; 0.503        ; 0.188          ; Low Pulse Width  ; EN    ; Rise       ; sign~reg0                                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.363  ; 0.583        ; 0.220          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|o                                          ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; sign~reg0|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|i                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|i                                          ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; sign~reg0|clk                                       ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|o                                          ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.267  ; 0.455        ; 0.188          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.320  ; 0.540        ; 0.220          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|datad                      ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|datad                       ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datab                     ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|datab                      ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|datab                      ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|datac                     ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|datac                     ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|datac                     ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|datac                      ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|datac                     ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|datac                     ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datac                      ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|datac                      ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|datac                     ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datab                     ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|datab                      ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|datab                      ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|datad                       ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|datad                      ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datac                                ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datad                                ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datad                                ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datac                                 ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|dataa                                ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|dataa                                ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|dataa                               ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|dataa                                ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|dataa                               ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|dataa                               ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|dataa                                ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|dataa                               ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|dataa                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|dataa                                ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|dataa                               ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|dataa                                ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|dataa                               ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|dataa                                ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|dataa                               ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|dataa                               ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|dataa                                ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|dataa                               ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datac                                 ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datad                                ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datad                                ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datac                                ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|datac               ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datab               ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|dataa               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|dataa               ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datab               ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|datac               ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datac              ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|datac              ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datab              ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datab              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datab              ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datab              ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|datac              ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datac              ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; CLK        ; 0.515 ; 0.847 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 0.345 ; 0.662 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 0.039 ; 0.355 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 0.242 ; 0.575 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 0.020 ; 0.347 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 0.353 ; 0.671 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 0.023 ; 0.352 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.515 ; 0.847 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 1.786 ; 2.155 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 1.487 ; 1.800 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 1.786 ; 2.155 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; data[*]   ; CLK        ; 0.620 ; 0.290  ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 0.179 ; -0.116 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 0.459 ; 0.163  ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 0.573 ; 0.244  ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 0.608 ; 0.281  ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 0.336 ; 0.003  ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 0.620 ; 0.290  ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.281 ; -0.048 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 0.786 ; 0.465  ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 0.786 ; 0.465  ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 0.752 ; 0.376  ; Rise       ; EN              ;
+-----------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; H1[*]     ; EN         ; 14.865 ; 14.792 ; Rise       ; EN              ;
;  H1[0]    ; EN         ; 13.547 ; 13.488 ; Rise       ; EN              ;
;  H1[1]    ; EN         ; 13.032 ; 12.990 ; Rise       ; EN              ;
;  H1[2]    ; EN         ; 13.952 ; 13.990 ; Rise       ; EN              ;
;  H1[3]    ; EN         ; 14.865 ; 14.792 ; Rise       ; EN              ;
;  H1[4]    ; EN         ; 13.858 ; 13.757 ; Rise       ; EN              ;
;  H1[5]    ; EN         ; 14.836 ; 14.788 ; Rise       ; EN              ;
;  H1[6]    ; EN         ; 14.110 ; 14.149 ; Rise       ; EN              ;
; H2[*]     ; EN         ; 14.787 ; 14.844 ; Rise       ; EN              ;
;  H2[0]    ; EN         ; 13.018 ; 12.969 ; Rise       ; EN              ;
;  H2[1]    ; EN         ; 14.274 ; 14.258 ; Rise       ; EN              ;
;  H2[2]    ; EN         ; 14.041 ; 13.884 ; Rise       ; EN              ;
;  H2[3]    ; EN         ; 13.558 ; 13.531 ; Rise       ; EN              ;
;  H2[4]    ; EN         ; 12.757 ; 12.683 ; Rise       ; EN              ;
;  H2[5]    ; EN         ; 13.587 ; 13.485 ; Rise       ; EN              ;
;  H2[6]    ; EN         ; 14.787 ; 14.844 ; Rise       ; EN              ;
; H3[*]     ; EN         ; 13.081 ; 13.023 ; Rise       ; EN              ;
;  H3[0]    ; EN         ; 12.591 ; 12.503 ; Rise       ; EN              ;
;  H3[1]    ; EN         ; 12.725 ; 12.642 ; Rise       ; EN              ;
;  H3[2]    ; EN         ; 13.081 ; 13.023 ; Rise       ; EN              ;
;  H3[3]    ; EN         ; 12.591 ; 12.503 ; Rise       ; EN              ;
;  H3[4]    ; EN         ; 12.504 ; 12.413 ; Rise       ; EN              ;
; sign      ; EN         ; 6.921  ; 6.928  ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; H1[*]     ; EN         ; 10.083 ; 10.058 ; Rise       ; EN              ;
;  H1[0]    ; EN         ; 11.251 ; 11.162 ; Rise       ; EN              ;
;  H1[1]    ; EN         ; 10.981 ; 10.935 ; Rise       ; EN              ;
;  H1[2]    ; EN         ; 10.733 ; 10.703 ; Rise       ; EN              ;
;  H1[3]    ; EN         ; 10.991 ; 10.913 ; Rise       ; EN              ;
;  H1[4]    ; EN         ; 10.871 ; 10.820 ; Rise       ; EN              ;
;  H1[5]    ; EN         ; 10.594 ; 10.558 ; Rise       ; EN              ;
;  H1[6]    ; EN         ; 10.083 ; 10.058 ; Rise       ; EN              ;
; H2[*]     ; EN         ; 10.422 ; 10.361 ; Rise       ; EN              ;
;  H2[0]    ; EN         ; 10.422 ; 10.362 ; Rise       ; EN              ;
;  H2[1]    ; EN         ; 11.010 ; 10.932 ; Rise       ; EN              ;
;  H2[2]    ; EN         ; 11.312 ; 11.281 ; Rise       ; EN              ;
;  H2[3]    ; EN         ; 11.236 ; 11.204 ; Rise       ; EN              ;
;  H2[4]    ; EN         ; 10.488 ; 10.464 ; Rise       ; EN              ;
;  H2[5]    ; EN         ; 10.454 ; 10.361 ; Rise       ; EN              ;
;  H2[6]    ; EN         ; 11.146 ; 11.049 ; Rise       ; EN              ;
; H3[*]     ; EN         ; 10.449 ; 10.302 ; Rise       ; EN              ;
;  H3[0]    ; EN         ; 11.396 ; 11.296 ; Rise       ; EN              ;
;  H3[1]    ; EN         ; 10.449 ; 10.319 ; Rise       ; EN              ;
;  H3[2]    ; EN         ; 10.454 ; 10.302 ; Rise       ; EN              ;
;  H3[3]    ; EN         ; 11.396 ; 11.296 ; Rise       ; EN              ;
;  H3[4]    ; EN         ; 11.309 ; 11.205 ; Rise       ; EN              ;
; sign      ; EN         ; 6.683  ; 6.688  ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
; 345.9 MHz   ; 345.9 MHz       ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ;                                                ;
; 419.64 MHz  ; 419.64 MHz      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ;                                                ;
; 1422.48 MHz ; 437.64 MHz      ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -4.032 ; -47.926       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -3.821 ; -46.793       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -3.348 ; -22.974       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -3.347 ; -22.927       ;
; EN                                                       ; -0.104 ; -0.140        ;
; CLK                                                      ; -0.074 ; -0.074        ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.297  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; EN                                                       ; -0.302 ; -1.681        ;
; CLK                                                      ; 0.104  ; 0.000         ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.398  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.465  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.672  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 2.565  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 2.575  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLK                                                      ; -3.000 ; -22.275       ;
; EN                                                       ; -3.000 ; -14.565       ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; -1.285 ; -1.285        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.396  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.406  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0.419  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0.419  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -4.032 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.309     ; 1.401      ;
; -3.911 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.304     ; 1.285      ;
; -3.699 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.320     ; 1.458      ;
; -3.546 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.384     ; 1.725      ;
; -3.530 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.304     ; 1.305      ;
; -3.500 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.516     ; 1.653      ;
; -3.487 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.407     ; 1.642      ;
; -3.445 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.302     ; 1.440      ;
; -3.421 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.542     ; 1.560      ;
; -3.350 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.321     ; 1.468      ;
; -3.345 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.321     ; 1.454      ;
; -3.319 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.407     ; 1.474      ;
; -3.315 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.280     ; 1.332      ;
; -3.314 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.303     ; 1.433      ;
; -3.246 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.298     ; 1.530      ;
; -3.215 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.403     ; 1.396      ;
; -3.211 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.320     ; 1.474      ;
; -3.206 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.398     ; 1.392      ;
; -3.189 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.305     ; 1.314      ;
; -3.176 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.281     ; 1.317      ;
; -3.161 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.547     ; 1.295      ;
; -3.130 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.384     ; 1.309      ;
; -3.115 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.283     ; 1.414      ;
; -3.010 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.300     ; 1.149      ;
; -3.009 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.298     ; 1.293      ;
; -2.956 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.516     ; 1.109      ;
; -2.942 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.278     ; 1.246      ;
; -2.865 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -1.299     ; 1.149      ;
; -1.891 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.087     ; 0.992      ;
; -1.348 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.289     ; 1.250      ;
; -1.301 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.085     ; 0.805      ;
; -1.275 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.102     ; 1.122      ;
; -1.269 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.162     ; 1.180      ;
; -1.204 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.145     ; 1.153      ;
; -1.131 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.101     ; 1.123      ;
; -1.098 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.076     ; 1.114      ;
; -1.091 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.086     ; 0.945      ;
; -0.995 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; 0.186      ; 0.988      ;
; -0.939 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.061     ; 0.970      ;
; -0.692 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; 0.185      ; 0.809      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.821 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.312     ; 1.920      ;
; -3.803 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.374     ; 1.973      ;
; -3.739 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.571     ; 1.844      ;
; -3.483 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.374     ; 1.653      ;
; -3.467 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.312     ; 1.566      ;
; -3.457 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.570     ; 1.567      ;
; -3.340 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.570     ; 1.450      ;
; -3.321 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.571     ; 1.426      ;
; -3.311 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.394     ; 1.473      ;
; -3.303 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.397     ; 1.467      ;
; -3.300 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.407     ; 1.449      ;
; -3.253 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.402     ; 1.407      ;
; -3.233 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.371     ; 1.421      ;
; -3.232 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.379     ; 1.408      ;
; -3.226 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.387     ; 1.398      ;
; -3.197 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.326     ; 1.428      ;
; -3.184 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.325     ; 1.437      ;
; -3.158 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.390     ; 1.325      ;
; -3.132 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.373     ; 1.315      ;
; -3.108 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.376     ; 1.293      ;
; -3.084 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.372     ; 1.269      ;
; -3.077 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.374     ; 1.258      ;
; -3.057 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.303     ; 1.332      ;
; -3.055 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.304     ; 1.308      ;
; -2.974 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.385     ; 1.146      ;
; -2.971 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.391     ; 1.142      ;
; -2.949 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.386     ; 1.125      ;
; -2.847 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -1.388     ; 1.016      ;
; -1.383 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.178     ; 1.271      ;
; -1.308 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.249     ; 1.245      ;
; -1.287 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.052     ; 1.289      ;
; -1.104 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.150     ; 1.019      ;
; -0.980 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.059     ; 0.988      ;
; -0.972 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.054     ; 0.985      ;
; -0.958 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.055     ; 0.970      ;
; -0.955 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.054     ; 0.989      ;
; -0.921 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.060     ; 0.933      ;
; -0.828 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.053     ; 0.844      ;
; -0.793 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.055     ; 0.804      ;
; -0.792 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.058     ; 0.805      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                              ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -3.348 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.470     ; 1.435      ;
; -3.343 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.453     ; 1.451      ;
; -3.314 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.438     ; 1.437      ;
; -3.305 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.439     ; 1.427      ;
; -3.273 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.401     ; 1.449      ;
; -3.224 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.392     ; 1.413      ;
; -3.167 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.441     ; 1.282      ;
; -3.134 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.470     ; 1.221      ;
; -3.104 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.397     ; 1.288      ;
; -3.098 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.460     ; 1.199      ;
; -3.098 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.460     ; 1.199      ;
; -3.019 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.437     ; 1.143      ;
; -2.971 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.401     ; 1.147      ;
; -2.847 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -1.436     ; 0.967      ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                            ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -3.347 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.443     ; 1.466      ;
; -3.316 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.445     ; 1.432      ;
; -3.304 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.347     ; 1.533      ;
; -3.286 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.432     ; 1.411      ;
; -3.284 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.414     ; 1.426      ;
; -3.234 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.361     ; 1.449      ;
; -3.167 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.423     ; 1.305      ;
; -3.165 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.437     ; 1.285      ;
; -3.156 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.429     ; 1.289      ;
; -3.053 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.347     ; 1.282      ;
; -3.013 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.422     ; 1.153      ;
; -2.981 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.414     ; 1.123      ;
; -2.912 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.345     ; 1.143      ;
; -2.834 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -1.424     ; 0.972      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EN'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.104 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.658      ; 3.251      ;
; -0.036 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.646      ; 3.171      ;
; 0.029  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.683      ; 3.143      ;
; 0.030  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.802      ; 3.261      ;
; 0.042  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.675      ; 3.122      ;
; 0.044  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.641      ; 3.086      ;
; 0.048  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.637      ; 3.078      ;
; 0.072  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.737      ; 3.154      ;
; 0.078  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.805      ; 3.216      ;
; 0.095  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.634      ; 3.028      ;
; 0.106  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.734      ; 3.117      ;
; 0.112  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.723      ; 3.100      ;
; 0.120  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.761      ; 3.130      ;
; 0.146  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.796      ; 3.139      ;
; 0.160  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.736      ; 3.065      ;
; 0.163  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.733      ; 3.059      ;
; 0.204  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.788      ; 3.073      ;
; 0.216  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.754      ; 3.027      ;
; 0.249  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.743      ; 2.983      ;
; 0.251  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.742      ; 2.980      ;
; 0.279  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 2.905      ; 3.115      ;
; 0.282  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.786      ; 2.993      ;
; 0.299  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.827      ; 3.017      ;
; 0.302  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.785      ; 2.972      ;
; 0.318  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.782      ; 2.953      ;
; 0.325  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 2.804      ; 2.968      ;
; 0.331  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.931      ; 3.089      ;
; 0.333  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 2.767      ; 2.923      ;
; 0.405  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 2.930      ; 3.014      ;
; 0.732  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; sign~reg0                                           ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 0.333      ; 0.090      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.074 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.500        ; 1.697      ; 2.483      ;
; 0.491  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 1.000        ; 1.697      ; 2.418      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.297 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EN'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.302 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.251      ; 2.650      ;
; -0.282 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.252      ; 2.671      ;
; -0.247 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.228      ; 2.682      ;
; -0.221 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.110      ; 2.590      ;
; -0.220 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.131      ; 2.612      ;
; -0.209 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.071      ; 2.563      ;
; -0.207 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.095      ; 2.589      ;
; -0.201 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; sign~reg0                                           ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 0.562      ; 0.062      ;
; -0.164 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.151      ; 2.688      ;
; -0.154 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.114      ; 2.661      ;
; -0.144 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.112      ; 2.669      ;
; -0.113 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.082      ; 2.670      ;
; -0.087 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.065      ; 2.679      ;
; -0.086 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.072      ; 2.687      ;
; -0.071 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.116      ; 2.746      ;
; -0.049 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.082      ; 2.734      ;
; -0.045 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 3.064      ; 2.720      ;
; -0.041 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.122      ; 2.782      ;
; -0.036 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.088      ; 2.753      ;
; -0.021 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.131      ; 2.811      ;
; -0.016 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 2.973      ; 2.658      ;
; -0.009 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 3.065      ; 2.757      ;
; -0.005 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.072      ; 2.768      ;
; 0.004  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 3.129      ; 2.834      ;
; 0.005  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 2.996      ; 2.702      ;
; 0.017  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 2.991      ; 2.709      ;
; 0.029  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.028      ; 2.758      ;
; 0.043  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 3.037      ; 2.781      ;
; 0.139  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 2.984      ; 2.824      ;
; 0.205  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 2.996      ; 2.902      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.104 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.000        ; 1.757      ; 2.265      ;
; 0.653 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; -0.500       ; 1.757      ; 2.314      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.398 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.465 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.300      ; 0.765      ;
; 0.538 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.300      ; 0.838      ;
; 0.674 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.057      ; 0.731      ;
; 0.759 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.084      ; 0.843      ;
; 0.785 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.056      ; 0.841      ;
; 0.861 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.042      ; 0.903      ;
; 0.886 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.082      ; 0.968      ;
; 0.912 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.057      ; 0.969      ;
; 0.912 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.058      ; 0.970      ;
; 1.056 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.027     ; 1.029      ;
; 1.082 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.029     ; 1.053      ;
; 1.332 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.177     ; 1.155      ;
; 2.507 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.018     ; 1.019      ;
; 2.508 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.019     ; 1.019      ;
; 2.604 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.017     ; 1.117      ;
; 2.614 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.015     ; 1.129      ;
; 2.615 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.038     ; 1.107      ;
; 2.618 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.015     ; 1.133      ;
; 2.626 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.996     ; 1.160      ;
; 2.628 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.040     ; 1.118      ;
; 2.631 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.039     ; 1.122      ;
; 2.714 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.129     ; 1.115      ;
; 2.757 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.265     ; 1.022      ;
; 2.799 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.002     ; 1.327      ;
; 2.827 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.044     ; 1.313      ;
; 2.857 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.037     ; 1.350      ;
; 2.860 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.037     ; 1.353      ;
; 2.878 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.147     ; 1.261      ;
; 2.894 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.040     ; 1.384      ;
; 2.895 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.041     ; 1.384      ;
; 2.895 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.057     ; 1.368      ;
; 2.896 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.056     ; 1.370      ;
; 2.913 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.154     ; 1.289      ;
; 2.935 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.297     ; 1.168      ;
; 2.948 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.018     ; 1.460      ;
; 2.953 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.141     ; 1.342      ;
; 3.133 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.153     ; 1.510      ;
; 3.155 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.291     ; 1.394      ;
; 3.167 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.128     ; 1.569      ;
; 3.320 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -1.266     ; 1.584      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.672 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.056      ; 0.728      ;
; 0.686 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.059      ; 0.745      ;
; 0.711 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.053      ; 0.764      ;
; 0.748 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.090      ; 0.838      ;
; 0.754 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.089      ; 0.843      ;
; 0.786 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.053      ; 0.839      ;
; 0.789 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.052      ; 0.841      ;
; 0.794 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.058      ; 0.852      ;
; 0.949 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.013     ; 0.936      ;
; 1.070 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.059      ; 1.129      ;
; 1.203 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.042     ; 1.161      ;
; 1.295 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.146     ; 1.149      ;
; 2.503 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.132     ; 0.901      ;
; 2.620 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.022     ; 1.128      ;
; 2.642 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.023     ; 1.149      ;
; 2.657 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.128     ; 1.059      ;
; 2.660 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.135     ; 1.055      ;
; 2.666 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.129     ; 1.067      ;
; 2.693 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.117     ; 1.106      ;
; 2.713 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.117     ; 1.126      ;
; 2.720 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.120     ; 1.130      ;
; 2.735 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.134     ; 1.131      ;
; 2.777 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.115     ; 1.192      ;
; 2.860 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.045     ; 1.345      ;
; 2.863 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.044     ; 1.349      ;
; 2.864 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.131     ; 1.263      ;
; 2.870 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.114     ; 1.286      ;
; 2.914 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.123     ; 1.321      ;
; 2.928 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.152     ; 1.306      ;
; 2.937 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.146     ; 1.321      ;
; 2.992 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.139     ; 1.383      ;
; 2.994 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.142     ; 1.382      ;
; 3.018 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.323     ; 1.225      ;
; 3.029 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.050     ; 1.509      ;
; 3.077 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.323     ; 1.284      ;
; 3.121 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.117     ; 1.534      ;
; 3.282 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.049     ; 1.763      ;
; 3.297 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.322     ; 1.505      ;
; 3.426 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.118     ; 1.838      ;
; 3.469 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -1.322     ; 1.677      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                            ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; 2.565 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.168     ; 0.927      ;
; 2.588 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.064     ; 1.054      ;
; 2.652 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.066     ; 1.116      ;
; 2.670 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.160     ; 1.040      ;
; 2.698 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.167     ; 1.061      ;
; 2.807 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.169     ; 1.168      ;
; 2.886 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.174     ; 1.242      ;
; 2.892 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.183     ; 1.239      ;
; 2.914 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.081     ; 1.363      ;
; 2.970 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.159     ; 1.341      ;
; 2.973 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.177     ; 1.326      ;
; 3.000 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.067     ; 1.463      ;
; 3.011 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.191     ; 1.350      ;
; 3.040 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -1.189     ; 1.381      ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                              ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 2.575 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.182     ; 0.923      ;
; 2.656 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.126     ; 1.060      ;
; 2.704 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.183     ; 1.051      ;
; 2.781 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.207     ; 1.104      ;
; 2.781 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.208     ; 1.103      ;
; 2.806 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.219     ; 1.117      ;
; 2.830 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.121     ; 1.239      ;
; 2.897 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.188     ; 1.239      ;
; 2.914 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.115     ; 1.329      ;
; 2.958 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.125     ; 1.363      ;
; 2.992 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.186     ; 1.336      ;
; 3.002 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.185     ; 1.347      ;
; 3.035 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.200     ; 1.365      ;
; 3.039 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -1.218     ; 1.351      ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.287  ; 0.473        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.288  ; 0.474        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.288  ; 0.474        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.288  ; 0.474        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.294  ; 0.480        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.294  ; 0.480        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.306  ; 0.524        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.306  ; 0.524        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.306  ; 0.524        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.307  ; 0.525        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.307  ; 0.525        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.307  ; 0.525        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.307  ; 0.525        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.390  ; 0.608        ; 0.218          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'EN'                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; EN    ; Rise       ; EN                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; EN    ; Rise       ; sign~reg0                                           ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; sign~reg0                                           ;
; 0.211  ; 0.429        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.211  ; 0.429        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.211  ; 0.429        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.212  ; 0.430        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.213  ; 0.431        ; 0.218          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.414  ; 0.600        ; 0.186          ; Low Pulse Width  ; EN    ; Rise       ; sign~reg0                                           ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|o                                          ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; sign~reg0|clk                                       ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 0.470  ; 0.470        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 0.470  ; 0.470        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 0.470  ; 0.470        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 0.471  ; 0.471        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|i                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|i                                          ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; sign~reg0|clk                                       ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|o                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.286  ; 0.472        ; 0.186          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.309  ; 0.527        ; 0.218          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datab                     ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|datab                      ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|datab                      ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|datad                      ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|datad                       ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|datac                     ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|datac                     ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datac                      ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|datac                     ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|datac                      ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|datac                     ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|datac                     ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datac                      ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|datac                     ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|datac                      ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|datad                      ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|datad                       ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datab                     ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|datab                      ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|datab                      ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datac                                ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datad                                ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datad                                ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datac                                 ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|dataa                                ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|dataa                                ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|dataa                               ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|dataa                               ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|dataa                                ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|dataa                               ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|dataa                               ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|dataa                                ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|dataa                               ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|dataa                                ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|dataa                               ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|dataa                               ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|dataa                               ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|dataa                               ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|dataa                                ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|dataa                                ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|dataa                               ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|dataa                                ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datac                                 ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datad                                ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datad                                ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datac                                ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|datac               ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datab               ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|dataa               ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|dataa               ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datab               ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|datac               ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|datac              ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datac              ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datab              ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datab              ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datab              ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|datac              ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datab              ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datac              ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; data[*]   ; CLK        ; 0.409  ; 0.617 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 0.254  ; 0.440 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; -0.030 ; 0.161 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 0.147  ; 0.375 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; -0.051 ; 0.152 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 0.262  ; 0.448 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; -0.043 ; 0.158 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.409  ; 0.617 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 1.553  ; 1.756 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 1.285  ; 1.463 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 1.553  ; 1.756 ; Rise       ; EN              ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; CLK        ; 0.639 ; 0.404 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 0.216 ; 0.051 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 0.477 ; 0.302 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 0.590 ; 0.362 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 0.621 ; 0.390 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 0.368 ; 0.142 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 0.639 ; 0.404 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.311 ; 0.094 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 0.871 ; 0.663 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 0.871 ; 0.663 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 0.846 ; 0.601 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; H1[*]     ; EN         ; 13.606 ; 13.445 ; Rise       ; EN              ;
;  H1[0]    ; EN         ; 12.398 ; 12.219 ; Rise       ; EN              ;
;  H1[1]    ; EN         ; 11.886 ; 11.803 ; Rise       ; EN              ;
;  H1[2]    ; EN         ; 12.726 ; 12.661 ; Rise       ; EN              ;
;  H1[3]    ; EN         ; 13.606 ; 13.445 ; Rise       ; EN              ;
;  H1[4]    ; EN         ; 12.668 ; 12.450 ; Rise       ; EN              ;
;  H1[5]    ; EN         ; 13.467 ; 13.413 ; Rise       ; EN              ;
;  H1[6]    ; EN         ; 12.878 ; 12.841 ; Rise       ; EN              ;
; H2[*]     ; EN         ; 13.576 ; 13.418 ; Rise       ; EN              ;
;  H2[0]    ; EN         ; 11.870 ; 11.809 ; Rise       ; EN              ;
;  H2[1]    ; EN         ; 13.045 ; 12.992 ; Rise       ; EN              ;
;  H2[2]    ; EN         ; 12.818 ; 12.631 ; Rise       ; EN              ;
;  H2[3]    ; EN         ; 12.352 ; 12.290 ; Rise       ; EN              ;
;  H2[4]    ; EN         ; 11.658 ; 11.544 ; Rise       ; EN              ;
;  H2[5]    ; EN         ; 12.418 ; 12.273 ; Rise       ; EN              ;
;  H2[6]    ; EN         ; 13.576 ; 13.418 ; Rise       ; EN              ;
; H3[*]     ; EN         ; 12.007 ; 11.818 ; Rise       ; EN              ;
;  H3[0]    ; EN         ; 11.479 ; 11.408 ; Rise       ; EN              ;
;  H3[1]    ; EN         ; 11.591 ; 11.560 ; Rise       ; EN              ;
;  H3[2]    ; EN         ; 12.007 ; 11.818 ; Rise       ; EN              ;
;  H3[3]    ; EN         ; 11.479 ; 11.408 ; Rise       ; EN              ;
;  H3[4]    ; EN         ; 11.378 ; 11.328 ; Rise       ; EN              ;
; sign      ; EN         ; 6.347  ; 6.326  ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; H1[*]     ; EN         ; 9.215  ; 9.124  ; Rise       ; EN              ;
;  H1[0]    ; EN         ; 10.284 ; 10.135 ; Rise       ; EN              ;
;  H1[1]    ; EN         ; 10.033 ; 9.949  ; Rise       ; EN              ;
;  H1[2]    ; EN         ; 9.796  ; 9.701  ; Rise       ; EN              ;
;  H1[3]    ; EN         ; 10.014 ; 9.926  ; Rise       ; EN              ;
;  H1[4]    ; EN         ; 9.947  ; 9.805  ; Rise       ; EN              ;
;  H1[5]    ; EN         ; 9.681  ; 9.572  ; Rise       ; EN              ;
;  H1[6]    ; EN         ; 9.215  ; 9.124  ; Rise       ; EN              ;
; H2[*]     ; EN         ; 9.521  ; 9.422  ; Rise       ; EN              ;
;  H2[0]    ; EN         ; 9.521  ; 9.422  ; Rise       ; EN              ;
;  H2[1]    ; EN         ; 10.053 ; 9.945  ; Rise       ; EN              ;
;  H2[2]    ; EN         ; 10.351 ; 10.223 ; Rise       ; EN              ;
;  H2[3]    ; EN         ; 10.249 ; 10.152 ; Rise       ; EN              ;
;  H2[4]    ; EN         ; 9.579  ; 9.530  ; Rise       ; EN              ;
;  H2[5]    ; EN         ; 9.546  ; 9.443  ; Rise       ; EN              ;
;  H2[6]    ; EN         ; 10.199 ; 10.063 ; Rise       ; EN              ;
; H3[*]     ; EN         ; 9.531  ; 9.376  ; Rise       ; EN              ;
;  H3[0]    ; EN         ; 10.402 ; 10.288 ; Rise       ; EN              ;
;  H3[1]    ; EN         ; 9.531  ; 9.388  ; Rise       ; EN              ;
;  H3[2]    ; EN         ; 9.535  ; 9.376  ; Rise       ; EN              ;
;  H3[3]    ; EN         ; 10.402 ; 10.288 ; Rise       ; EN              ;
;  H3[4]    ; EN         ; 10.300 ; 10.207 ; Rise       ; EN              ;
; sign      ; EN         ; 6.116  ; 6.094  ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -1.925 ; -21.852       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -1.785 ; -21.208       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -1.538 ; -10.394       ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -1.537 ; -10.413       ;
; EN                                                       ; -0.030 ; -0.030        ;
; CLK                                                      ; 0.231  ; 0.000         ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.626  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; CLK                                                      ; 0.019 ; 0.000         ;
; EN                                                       ; 0.157 ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.205 ; 0.000         ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.208 ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.337 ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 1.479 ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 1.483 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLK                                                      ; -3.000 ; -18.833       ;
; EN                                                       ; -3.000 ; -14.861       ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; -1.000 ; -1.000        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0.428  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0.432  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0.435  ; 0.000         ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0.438  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.925 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.628     ; 0.755      ;
; -1.853 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.630     ; 0.681      ;
; -1.692 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.640     ; 0.791      ;
; -1.647 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.688     ; 0.947      ;
; -1.604 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.741     ; 0.907      ;
; -1.601 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.703     ; 0.886      ;
; -1.589 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.631     ; 0.697      ;
; -1.573 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.630     ; 0.786      ;
; -1.554 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.764     ; 0.839      ;
; -1.527 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.644     ; 0.806      ;
; -1.513 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.642     ; 0.790      ;
; -1.501 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.631     ; 0.783      ;
; -1.500 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.695     ; 0.793      ;
; -1.473 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.617     ; 0.699      ;
; -1.451 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.621     ; 0.838      ;
; -1.450 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.693     ; 0.757      ;
; -1.442 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.643     ; 0.809      ;
; -1.421 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.693     ; 0.728      ;
; -1.404 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.633     ; 0.690      ;
; -1.397 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.618     ; 0.692      ;
; -1.393 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.764     ; 0.678      ;
; -1.376 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.680     ; 0.684      ;
; -1.372 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.616     ; 0.766      ;
; -1.298 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.629     ; 0.677      ;
; -1.291 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.631     ; 0.583      ;
; -1.267 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.749     ; 0.562      ;
; -1.248 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.618     ; 0.640      ;
; -1.229 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.500        ; -0.630     ; 0.609      ;
; -0.596 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.049     ; 0.515      ;
; -0.274 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.159     ; 0.674      ;
; -0.239 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.104     ; 0.633      ;
; -0.234 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.061     ; 0.606      ;
; -0.232 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.050     ; 0.431      ;
; -0.191 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.088     ; 0.613      ;
; -0.148 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.060     ; 0.608      ;
; -0.132 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.052     ; 0.509      ;
; -0.093 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.045     ; 0.566      ;
; -0.064 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; 0.103      ; 0.520      ;
; -0.044 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; -0.037     ; 0.527      ;
; 0.096  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 1.000        ; 0.102      ; 0.429      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.785 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.637     ; 1.054      ;
; -1.769 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.664     ; 1.086      ;
; -1.746 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.785     ; 1.009      ;
; -1.610 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.672     ; 0.919      ;
; -1.600 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.784     ; 0.865      ;
; -1.589 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.629     ; 0.866      ;
; -1.508 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.689     ; 0.807      ;
; -1.505 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.686     ; 0.807      ;
; -1.499 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.776     ; 0.772      ;
; -1.489 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.693     ; 0.784      ;
; -1.475 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.777     ; 0.746      ;
; -1.469 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.695     ; 0.762      ;
; -1.452 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.669     ; 0.768      ;
; -1.450 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.671     ; 0.763      ;
; -1.449 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.678     ; 0.756      ;
; -1.432 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.645     ; 0.779      ;
; -1.421 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.644     ; 0.782      ;
; -1.390 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.681     ; 0.697      ;
; -1.387 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.673     ; 0.702      ;
; -1.383 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.676     ; 0.695      ;
; -1.365 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.670     ; 0.682      ;
; -1.359 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.673     ; 0.670      ;
; -1.345 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.632     ; 0.705      ;
; -1.325 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.631     ; 0.699      ;
; -1.296 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.682     ; 0.602      ;
; -1.292 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.681     ; 0.599      ;
; -1.292 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.682     ; 0.598      ;
; -1.211 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.500        ; -0.679     ; 0.519      ;
; -0.297 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.116     ; 0.679      ;
; -0.258 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.141     ; 0.675      ;
; -0.217 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.028     ; 0.680      ;
; -0.134 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.094     ; 0.534      ;
; -0.062 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.031     ; 0.528      ;
; -0.061 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.036     ; 0.523      ;
; -0.055 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.032     ; 0.525      ;
; -0.051 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.037     ; 0.512      ;
; -0.037 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.031     ; 0.521      ;
; 0.031  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.036     ; 0.431      ;
; 0.035  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.030     ; 0.430      ;
; 0.038  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 1.000        ; -0.033     ; 0.427      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                            ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -1.538 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.720     ; 0.806      ;
; -1.516 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.721     ; 0.782      ;
; -1.496 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.706     ; 0.777      ;
; -1.494 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.715     ; 0.766      ;
; -1.487 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.651     ; 0.841      ;
; -1.448 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.667     ; 0.785      ;
; -1.422 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.708     ; 0.701      ;
; -1.420 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.713     ; 0.694      ;
; -1.415 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.706     ; 0.697      ;
; -1.342 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.659     ; 0.688      ;
; -1.332 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.707     ; 0.613      ;
; -1.301 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.698     ; 0.590      ;
; -1.260 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.658     ; 0.606      ;
; -1.236 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; 0.500        ; -0.706     ; 0.518      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                              ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -1.537 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.741     ; 0.784      ;
; -1.524 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.725     ; 0.786      ;
; -1.505 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.712     ; 0.780      ;
; -1.500 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.712     ; 0.775      ;
; -1.484 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.697     ; 0.792      ;
; -1.448 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.688     ; 0.770      ;
; -1.415 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.713     ; 0.690      ;
; -1.400 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.733     ; 0.655      ;
; -1.380 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.725     ; 0.642      ;
; -1.379 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.725     ; 0.641      ;
; -1.375 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.686     ; 0.699      ;
; -1.334 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.716     ; 0.605      ;
; -1.288 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.689     ; 0.604      ;
; -1.237 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; 0.500        ; -0.713     ; 0.512      ;
+--------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EN'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.030 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.261      ; 1.768      ;
; 0.035  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.249      ; 1.691      ;
; 0.050  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.273      ; 1.700      ;
; 0.082  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.263      ; 1.658      ;
; 0.093  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.248      ; 1.632      ;
; 0.100  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.245      ; 1.622      ;
; 0.103  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.298      ; 1.672      ;
; 0.106  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.247      ; 1.618      ;
; 0.116  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.303      ; 1.664      ;
; 0.118  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.311      ; 1.670      ;
; 0.132  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.348      ; 1.693      ;
; 0.132  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.352      ; 1.697      ;
; 0.139  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.343      ; 1.681      ;
; 0.144  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.344      ; 1.677      ;
; 0.161  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.304      ; 1.620      ;
; 0.167  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.312      ; 1.622      ;
; 0.192  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.319      ; 1.604      ;
; 0.195  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.307      ; 1.589      ;
; 0.202  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.327      ; 1.602      ;
; 0.211  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.339      ; 1.605      ;
; 0.215  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.366      ; 1.628      ;
; 0.216  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.342      ; 1.603      ;
; 0.237  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.330      ; 1.570      ;
; 0.244  ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; 0.500        ; 1.337      ; 1.570      ;
; 0.249  ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; 0.500        ; 1.347      ; 1.575      ;
; 0.266  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; 1.397      ; 1.608      ;
; 0.270  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.311      ; 1.518      ;
; 0.286  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.413      ; 1.604      ;
; 0.310  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; sign~reg0                                           ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; 0.500        ; -0.117     ; 0.050      ;
; 0.340  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; 0.500        ; 1.412      ; 1.549      ;
+--------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.231 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.500        ; 0.923      ; 1.284      ;
; 0.743 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 1.000        ; 0.923      ; 1.272      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.626 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.019 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; 0.000        ; 0.958      ; 1.186      ;
; 0.521 ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK         ; -0.500       ; 0.958      ; 1.188      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EN'                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                             ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.157 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S                  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.594      ; 1.365      ;
; 0.163 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.595      ; 1.372      ;
; 0.170 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.581      ; 1.365      ;
; 0.189 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.534      ; 1.337      ;
; 0.190 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.498      ; 1.302      ;
; 0.221 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.516      ; 1.351      ;
; 0.229 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.523      ; 1.366      ;
; 0.236 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.529      ; 1.379      ;
; 0.240 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.495      ; 1.349      ;
; 0.245 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.505      ; 1.364      ;
; 0.251 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.525      ; 1.390      ;
; 0.251 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.551      ; 1.416      ;
; 0.272 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.492      ; 1.378      ;
; 0.280 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.513      ; 1.407      ;
; 0.282 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.538      ; 1.434      ;
; 0.286 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.530      ; 1.430      ;
; 0.290 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co                ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.499      ; 1.403      ;
; 0.293 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.534      ; 1.441      ;
; 0.306 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.498      ; 1.418      ;
; 0.308 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.507      ; 1.429      ;
; 0.310 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S                 ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; EN          ; -0.500       ; 1.453      ; 1.377      ;
; 0.312 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.530      ; 1.456      ;
; 0.343 ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2]                         ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; EN          ; -0.500       ; 1.498      ; 1.455      ;
; 0.356 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.439      ; 1.409      ;
; 0.358 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.452      ; 1.424      ;
; 0.367 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.469      ; 1.450      ;
; 0.379 ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5]                           ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor  ; EN          ; -0.500       ; 1.480      ; 1.473      ;
; 0.381 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.440      ; 1.435      ;
; 0.404 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; sign~reg0                                           ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 0.013      ; 0.031      ;
; 0.460 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; EN          ; -0.500       ; 1.453      ; 1.527      ;
+-------+----------------------------------------------------------------------------------+-----------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.205 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.168      ; 0.373      ;
; 0.246 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.168      ; 0.414      ;
; 0.340 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.034      ; 0.374      ;
; 0.373 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.048      ; 0.421      ;
; 0.382 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.033      ; 0.415      ;
; 0.426 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.024      ; 0.450      ;
; 0.448 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.051      ; 0.499      ;
; 0.454 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.035      ; 0.489      ;
; 0.454 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; 0.036      ; 0.490      ;
; 0.552 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.019     ; 0.533      ;
; 0.571 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.024     ; 0.547      ;
; 0.676 ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; 0.000        ; -0.093     ; 0.583      ;
; 1.455 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.463     ; 0.522      ;
; 1.464 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.464     ; 0.530      ;
; 1.496 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.475     ; 0.551      ;
; 1.497 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.462     ; 0.565      ;
; 1.505 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.461     ; 0.574      ;
; 1.505 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.451     ; 0.584      ;
; 1.507 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.475     ; 0.562      ;
; 1.518 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.462     ; 0.586      ;
; 1.521 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.476     ; 0.575      ;
; 1.556 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.531     ; 0.555      ;
; 1.585 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.451     ; 0.664      ;
; 1.598 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.601     ; 0.527      ;
; 1.601 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.475     ; 0.656      ;
; 1.626 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.476     ; 0.680      ;
; 1.628 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.476     ; 0.682      ;
; 1.637 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.543     ; 0.624      ;
; 1.641 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.478     ; 0.693      ;
; 1.642 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.477     ; 0.695      ;
; 1.642 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.486     ; 0.686      ;
; 1.642 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.487     ; 0.685      ;
; 1.653 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.456     ; 0.727      ;
; 1.673 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.617     ; 0.586      ;
; 1.680 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.541     ; 0.669      ;
; 1.684 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.547     ; 0.667      ;
; 1.773 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.615     ; 0.688      ;
; 1.781 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.536     ; 0.775      ;
; 1.787 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.553     ; 0.764      ;
; 1.850 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                                     ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; -0.500       ; -0.595     ; 0.785      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.208 ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.337 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.033      ; 0.370      ;
; 0.343 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.030      ; 0.373      ;
; 0.346 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.036      ; 0.382      ;
; 0.354 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.059      ; 0.413      ;
; 0.363 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.058      ; 0.421      ;
; 0.384 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.030      ; 0.414      ;
; 0.386 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.029      ; 0.415      ;
; 0.387 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.035      ; 0.422      ;
; 0.475 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.008     ; 0.467      ;
; 0.552 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; 0.038      ; 0.590      ;
; 0.626 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.031     ; 0.595      ;
; 0.666 ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; 0.000        ; -0.080     ; 0.586      ;
; 1.458 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.529     ; 0.459      ;
; 1.496 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.460     ; 0.566      ;
; 1.506 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.461     ; 0.575      ;
; 1.523 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.530     ; 0.523      ;
; 1.524 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.532     ; 0.522      ;
; 1.526 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.529     ; 0.527      ;
; 1.543 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.522     ; 0.551      ;
; 1.557 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.522     ; 0.565      ;
; 1.564 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.525     ; 0.569      ;
; 1.569 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.531     ; 0.568      ;
; 1.579 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.518     ; 0.591      ;
; 1.621 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.475     ; 0.676      ;
; 1.623 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.474     ; 0.679      ;
; 1.626 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.517     ; 0.639      ;
; 1.628 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.528     ; 0.630      ;
; 1.655 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.522     ; 0.663      ;
; 1.659 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.545     ; 0.644      ;
; 1.677 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.545     ; 0.662      ;
; 1.693 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.476     ; 0.747      ;
; 1.700 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.536     ; 0.694      ;
; 1.703 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.539     ; 0.694      ;
; 1.717 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.633     ; 0.614      ;
; 1.751 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.632     ; 0.649      ;
; 1.753 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.520     ; 0.763      ;
; 1.854 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.638     ; 0.746      ;
; 1.859 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.482     ; 0.907      ;
; 1.920 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.515     ; 0.935      ;
; 1.940 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q                      ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ; CLK                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; -0.500       ; -0.638     ; 0.832      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                                                                            ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; 1.479 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.487     ; 0.522      ;
; 1.480 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.555     ; 0.455      ;
; 1.514 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.488     ; 0.556      ;
; 1.533 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.550     ; 0.513      ;
; 1.554 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.557     ; 0.527      ;
; 1.616 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.558     ; 0.588      ;
; 1.633 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.557     ; 0.606      ;
; 1.634 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.565     ; 0.599      ;
; 1.648 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.498     ; 0.680      ;
; 1.682 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.483     ; 0.729      ;
; 1.699 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.556     ; 0.673      ;
; 1.700 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.565     ; 0.665      ;
; 1.721 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.572     ; 0.679      ;
; 1.734 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; -0.500       ; -0.571     ; 0.693      ;
+-------+----------------------------------------------+--------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                                                                              ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 1.483 ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.562     ; 0.451      ;
; 1.520 ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.523     ; 0.527      ;
; 1.558 ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.566     ; 0.522      ;
; 1.593 ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.577     ; 0.546      ;
; 1.594 ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.576     ; 0.548      ;
; 1.597 ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.524     ; 0.603      ;
; 1.612 ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.586     ; 0.556      ;
; 1.636 ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.564     ; 0.602      ;
; 1.662 ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.524     ; 0.668      ;
; 1.686 ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.529     ; 0.687      ;
; 1.706 ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.563     ; 0.673      ;
; 1.709 ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.562     ; 0.677      ;
; 1.729 ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.577     ; 0.682      ;
; 1.737 ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ; CLK          ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; -0.500       ; -0.591     ; 0.676      ;
+-------+----------------------------------------------+----------------------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; -0.042 ; 0.142        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.137  ; 0.137        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 0.641  ; 0.857        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff2|Q             ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff4|Q             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff3|Q             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff4|Q             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff5|Q             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff6|Q             ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff6|Q             ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff1|Q             ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff2|Q             ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff0|Q             ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff1|Q             ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff3|Q             ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg1|FFD:ff5|Q             ;
; 0.657  ; 0.873        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; dataFlux:data_Flux|register7b:reg0|FFD:ff0|Q             ;
; 0.851  ; 0.851        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|combout                             ;
; 0.851  ; 0.851        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|combout                             ;
; 0.856  ; 0.856        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin|datad                               ;
; 0.856  ; 0.856        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin|datad                               ;
; 0.862  ; 0.862        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|clk          ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|inclk[0]                    ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|clkin~clkctrl|outclk                      ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|inclk[0]                    ;
; 0.865  ; 0.865        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|clkin~clkctrl|outclk                      ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff1|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff2|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff3|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff4|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff5|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff6|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff2|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff4|Q|clk                                 ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff6|Q|clk                                 ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg0|ff0|Q|clk                                 ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff0|Q|clk                                 ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff1|Q|clk                                 ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff3|Q|clk                                 ;
; 0.878  ; 0.878        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; data_Flux|reg1|ff5|Q|clk                                 ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'EN'                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; EN    ; Rise       ; EN                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; EN    ; Rise       ; sign~reg0                                           ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; -0.245 ; -0.061       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; -0.245 ; -0.061       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; -0.245 ; -0.061       ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; -0.176 ; 0.008        ; 0.184          ; Low Pulse Width  ; EN    ; Rise       ; sign~reg0                                           ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; -0.067 ; -0.067       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
; -0.065 ; -0.065       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; -0.065 ; -0.065       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; -0.065 ; -0.065       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; -0.042 ; -0.042       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; -0.039 ; -0.039       ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 0.004  ; 0.004        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; sign~reg0|clk                                       ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|o                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|i                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; EN    ; Rise       ; EN~input|i                                          ;
; 0.772  ; 0.988        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; sign~reg0                                           ;
; 0.836  ; 1.052        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff2|Q ;
; 0.836  ; 1.052        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff3|Q ;
; 0.837  ; 1.053        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff0|Q ;
; 0.837  ; 1.053        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff1|Q ;
; 0.837  ; 1.053        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff4|Q ;
; 0.837  ; 1.053        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff5|Q ;
; 0.837  ; 1.053        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff6|Q ;
; 0.837  ; 1.053        ; 0.216          ; High Pulse Width ; EN    ; Rise       ; ULA:unit_logic_arithmetic|register8b:reg1|FFD:ff7|Q ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; EN~input|o                                          ;
; 0.994  ; 0.994        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; sign~reg0|clk                                       ;
; 1.033  ; 1.033        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|datac              ;
; 1.036  ; 1.036        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin|combout            ;
; 1.048  ; 1.048        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|inclk[0]   ;
; 1.048  ; 1.048        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|clkin~clkctrl|outclk     ;
; 1.058  ; 1.058        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff2|Q|clk                ;
; 1.058  ; 1.058        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff3|Q|clk                ;
; 1.059  ; 1.059        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff0|Q|clk                ;
; 1.059  ; 1.059        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff1|Q|clk                ;
; 1.059  ; 1.059        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff4|Q|clk                ;
; 1.059  ; 1.059        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff5|Q|clk                ;
; 1.059  ; 1.059        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff6|Q|clk                ;
; 1.059  ; 1.059        ; 0.000          ; High Pulse Width ; EN    ; Rise       ; unit_logic_arithmetic|reg1|ff7|Q|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; ULA:unit_logic_arithmetic|FFT:FFT1|CLKout_synthesized_var ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; data_Flux|clockBroke|CLKout_synthesized_var|q             ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; Rise       ; unit_logic_arithmetic|FFT1|CLKout_synthesized_var|clk     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsub'                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|dataa                               ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|dataa                               ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|dataa                               ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|dataa                                ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|dataa                                ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|dataa                               ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|dataa                                ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|dataa                               ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|dataa                                ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datac                                ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datac                                 ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datad                                ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datad                                ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub|combout                                         ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|inclk[0]                                ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|ENsub~clkctrl|outclk                                  ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|Te  ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|S  ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|Te|datad                                ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|S|datad                                ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs5|Te|datac                               ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|hs|S|datac                                 ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|Te ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs5|Te ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|S  ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs0|Te ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|S  ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs4|S  ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|halfSubtractor:hs|S   ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|S|datac                                ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|S  ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|Te|dataa                               ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|S|dataa                                ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs0|Te|dataa                               ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|S|dataa                                ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs1|Te|dataa                               ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|S|dataa                                ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs2|Te|dataa                               ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs3|Te|dataa                               ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Rise       ; unit_logic_arithmetic|ufa1|subtractor|fs4|S|dataa                                ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs1|Te ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|S  ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs2|Te ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|subtractor7b:subtractor|fullSubtractor:fs3|Te ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENsum'                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datab                     ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|datab                      ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|datab                      ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|datac                     ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datac                      ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|datac                     ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|datac                     ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|datac                      ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|datad                      ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|datad                       ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum|combout                          ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|inclk[0]                 ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|ENsum~clkctrl|outclk                   ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|S  ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|S   ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|S|datad                      ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|S|datad                       ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|halfAdder:ha|Co  ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|S|datac                      ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|S  ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|Co ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa0|S  ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa1|Co|datac                     ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|Co|datac                     ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa2|S|datac                      ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa3|Co|datac                     ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|Co|datac                     ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa4|S|datac                      ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|Co|datac                     ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa5|S|datac                      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|Co|datab                     ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|fa0|S|datab                      ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Rise       ; unit_logic_arithmetic|ufa1|adder|ha|Co|datab                      ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa1|Co ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|Co ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa2|S  ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa3|Co ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|Co ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa4|S  ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|Co ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|adder7b:adder|fullAdder:fa5|S  ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENor'                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datab              ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datab              ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datac              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|datac              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor|combout                ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|inclk[0]       ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|ENor~clkctrl|outclk         ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[1]|datac              ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[2]|datac              ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[3]|datac              ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[0]|datac              ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[6]|datac              ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[1] ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[2] ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[3] ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[0] ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[6] ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[5] ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|orFunction:or1|S[4] ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[5]|datab              ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor ; Rise       ; unit_logic_arithmetic|ufa1|or1|S[4]|datab              ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ULA:unit_logic_arithmetic|UFA:ufa1|ENand'                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|dataa               ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datab               ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|datac               ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand|combout                 ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|inclk[0]        ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|ENand~clkctrl|outclk          ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[4]|datac               ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[4] ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[1]|datac               ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[5]|datac               ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[3]|datac               ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[0] ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[6]|datac               ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[1] ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[5] ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[3] ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[0]|datab               ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[6] ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Rise       ; unit_logic_arithmetic|ufa1|and1|S[2]|dataa               ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand ; Fall       ; ULA:unit_logic_arithmetic|UFA:ufa1|andFunction:and1|S[2] ;
+-------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; data[*]   ; CLK        ; 0.242  ; 0.837 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 0.156  ; 0.761 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; -0.002 ; 0.581 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 0.090  ; 0.674 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; -0.006 ; 0.579 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 0.153  ; 0.761 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; -0.006 ; 0.579 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.242  ; 0.837 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 0.831  ; 1.530 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 0.715  ; 1.361 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 0.831  ; 1.530 ; Rise       ; EN              ;
+-----------+------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; data[*]   ; CLK        ; 0.341 ; -0.211 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 0.105 ; -0.483 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 0.249 ; -0.319 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 0.305 ; -0.248 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 0.324 ; -0.221 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 0.187 ; -0.383 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 0.341 ; -0.211 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.160 ; -0.413 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 0.403 ; -0.225 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 0.387 ; -0.225 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 0.403 ; -0.229 ; Rise       ; EN              ;
+-----------+------------+-------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; H1[*]     ; EN         ; 7.573 ; 7.647 ; Rise       ; EN              ;
;  H1[0]    ; EN         ; 6.894 ; 6.975 ; Rise       ; EN              ;
;  H1[1]    ; EN         ; 6.615 ; 6.703 ; Rise       ; EN              ;
;  H1[2]    ; EN         ; 7.021 ; 7.210 ; Rise       ; EN              ;
;  H1[3]    ; EN         ; 7.545 ; 7.647 ; Rise       ; EN              ;
;  H1[4]    ; EN         ; 6.955 ; 7.130 ; Rise       ; EN              ;
;  H1[5]    ; EN         ; 7.573 ; 7.604 ; Rise       ; EN              ;
;  H1[6]    ; EN         ; 7.098 ; 7.232 ; Rise       ; EN              ;
; H2[*]     ; EN         ; 7.329 ; 7.686 ; Rise       ; EN              ;
;  H2[0]    ; EN         ; 6.592 ; 6.628 ; Rise       ; EN              ;
;  H2[1]    ; EN         ; 7.284 ; 7.360 ; Rise       ; EN              ;
;  H2[2]    ; EN         ; 7.096 ; 7.136 ; Rise       ; EN              ;
;  H2[3]    ; EN         ; 6.908 ; 6.987 ; Rise       ; EN              ;
;  H2[4]    ; EN         ; 6.479 ; 6.548 ; Rise       ; EN              ;
;  H2[5]    ; EN         ; 6.926 ; 6.953 ; Rise       ; EN              ;
;  H2[6]    ; EN         ; 7.329 ; 7.686 ; Rise       ; EN              ;
; H3[*]     ; EN         ; 6.546 ; 6.755 ; Rise       ; EN              ;
;  H3[0]    ; EN         ; 6.446 ; 6.432 ; Rise       ; EN              ;
;  H3[1]    ; EN         ; 6.532 ; 6.444 ; Rise       ; EN              ;
;  H3[2]    ; EN         ; 6.546 ; 6.755 ; Rise       ; EN              ;
;  H3[3]    ; EN         ; 6.446 ; 6.432 ; Rise       ; EN              ;
;  H3[4]    ; EN         ; 6.390 ; 6.355 ; Rise       ; EN              ;
; sign      ; EN         ; 3.497 ; 3.559 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; H1[*]     ; EN         ; 5.123 ; 5.222 ; Rise       ; EN              ;
;  H1[0]    ; EN         ; 5.675 ; 5.762 ; Rise       ; EN              ;
;  H1[1]    ; EN         ; 5.558 ; 5.645 ; Rise       ; EN              ;
;  H1[2]    ; EN         ; 5.429 ; 5.530 ; Rise       ; EN              ;
;  H1[3]    ; EN         ; 5.534 ; 5.597 ; Rise       ; EN              ;
;  H1[4]    ; EN         ; 5.489 ; 5.626 ; Rise       ; EN              ;
;  H1[5]    ; EN         ; 5.360 ; 5.437 ; Rise       ; EN              ;
;  H1[6]    ; EN         ; 5.123 ; 5.222 ; Rise       ; EN              ;
; H2[*]     ; EN         ; 5.284 ; 5.343 ; Rise       ; EN              ;
;  H2[0]    ; EN         ; 5.284 ; 5.346 ; Rise       ; EN              ;
;  H2[1]    ; EN         ; 5.563 ; 5.619 ; Rise       ; EN              ;
;  H2[2]    ; EN         ; 5.745 ; 5.913 ; Rise       ; EN              ;
;  H2[3]    ; EN         ; 5.689 ; 5.759 ; Rise       ; EN              ;
;  H2[4]    ; EN         ; 5.325 ; 5.395 ; Rise       ; EN              ;
;  H2[5]    ; EN         ; 5.305 ; 5.343 ; Rise       ; EN              ;
;  H2[6]    ; EN         ; 5.645 ; 5.726 ; Rise       ; EN              ;
; H3[*]     ; EN         ; 5.335 ; 5.344 ; Rise       ; EN              ;
;  H3[0]    ; EN         ; 5.847 ; 5.878 ; Rise       ; EN              ;
;  H3[1]    ; EN         ; 5.351 ; 5.364 ; Rise       ; EN              ;
;  H3[2]    ; EN         ; 5.335 ; 5.344 ; Rise       ; EN              ;
;  H3[3]    ; EN         ; 5.847 ; 5.878 ; Rise       ; EN              ;
;  H3[4]    ; EN         ; 5.790 ; 5.801 ; Rise       ; EN              ;
; sign      ; EN         ; 3.381 ; 3.442 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                          ; -4.388   ; -0.302 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                                      ; -0.154   ; 0.019  ; N/A      ; N/A     ; -3.000              ;
;  EN                                                       ; -0.222   ; -0.302 ; N/A      ; N/A     ; -3.000              ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -3.642   ; 1.483  ; N/A      ; N/A     ; 0.419               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -3.641   ; 1.479  ; N/A      ; N/A     ; 0.419               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -4.388   ; 0.205  ; N/A      ; N/A     ; 0.406               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -4.116   ; 0.337  ; N/A      ; N/A     ; 0.396               ;
;  dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.210    ; 0.208  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                           ; -154.019 ; -1.681 ; 0.0      ; 0.0     ; -38.125             ;
;  CLK                                                      ; -0.154   ; 0.000  ; N/A      ; N/A     ; -22.275             ;
;  EN                                                       ; -0.564   ; -1.681 ; N/A      ; N/A     ; -14.861             ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; -24.995  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; -24.946  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; -52.305  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; -51.055  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.285              ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; CLK        ; 0.515 ; 0.847 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 0.345 ; 0.761 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 0.039 ; 0.581 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 0.242 ; 0.674 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 0.020 ; 0.579 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 0.353 ; 0.761 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 0.023 ; 0.579 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.515 ; 0.847 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 1.786 ; 2.155 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 1.487 ; 1.800 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 1.786 ; 2.155 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; CLK        ; 0.639 ; 0.404 ; Rise       ; CLK             ;
;  data[0]  ; CLK        ; 0.216 ; 0.051 ; Rise       ; CLK             ;
;  data[1]  ; CLK        ; 0.477 ; 0.302 ; Rise       ; CLK             ;
;  data[2]  ; CLK        ; 0.590 ; 0.362 ; Rise       ; CLK             ;
;  data[3]  ; CLK        ; 0.621 ; 0.390 ; Rise       ; CLK             ;
;  data[4]  ; CLK        ; 0.368 ; 0.142 ; Rise       ; CLK             ;
;  data[5]  ; CLK        ; 0.639 ; 0.404 ; Rise       ; CLK             ;
;  data[6]  ; CLK        ; 0.311 ; 0.094 ; Rise       ; CLK             ;
; SEL[*]    ; EN         ; 0.871 ; 0.663 ; Rise       ; EN              ;
;  SEL[0]   ; EN         ; 0.871 ; 0.663 ; Rise       ; EN              ;
;  SEL[1]   ; EN         ; 0.846 ; 0.601 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; H1[*]     ; EN         ; 14.865 ; 14.792 ; Rise       ; EN              ;
;  H1[0]    ; EN         ; 13.547 ; 13.488 ; Rise       ; EN              ;
;  H1[1]    ; EN         ; 13.032 ; 12.990 ; Rise       ; EN              ;
;  H1[2]    ; EN         ; 13.952 ; 13.990 ; Rise       ; EN              ;
;  H1[3]    ; EN         ; 14.865 ; 14.792 ; Rise       ; EN              ;
;  H1[4]    ; EN         ; 13.858 ; 13.757 ; Rise       ; EN              ;
;  H1[5]    ; EN         ; 14.836 ; 14.788 ; Rise       ; EN              ;
;  H1[6]    ; EN         ; 14.110 ; 14.149 ; Rise       ; EN              ;
; H2[*]     ; EN         ; 14.787 ; 14.844 ; Rise       ; EN              ;
;  H2[0]    ; EN         ; 13.018 ; 12.969 ; Rise       ; EN              ;
;  H2[1]    ; EN         ; 14.274 ; 14.258 ; Rise       ; EN              ;
;  H2[2]    ; EN         ; 14.041 ; 13.884 ; Rise       ; EN              ;
;  H2[3]    ; EN         ; 13.558 ; 13.531 ; Rise       ; EN              ;
;  H2[4]    ; EN         ; 12.757 ; 12.683 ; Rise       ; EN              ;
;  H2[5]    ; EN         ; 13.587 ; 13.485 ; Rise       ; EN              ;
;  H2[6]    ; EN         ; 14.787 ; 14.844 ; Rise       ; EN              ;
; H3[*]     ; EN         ; 13.081 ; 13.023 ; Rise       ; EN              ;
;  H3[0]    ; EN         ; 12.591 ; 12.503 ; Rise       ; EN              ;
;  H3[1]    ; EN         ; 12.725 ; 12.642 ; Rise       ; EN              ;
;  H3[2]    ; EN         ; 13.081 ; 13.023 ; Rise       ; EN              ;
;  H3[3]    ; EN         ; 12.591 ; 12.503 ; Rise       ; EN              ;
;  H3[4]    ; EN         ; 12.504 ; 12.413 ; Rise       ; EN              ;
; sign      ; EN         ; 6.921  ; 6.928  ; Rise       ; EN              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; H1[*]     ; EN         ; 5.123 ; 5.222 ; Rise       ; EN              ;
;  H1[0]    ; EN         ; 5.675 ; 5.762 ; Rise       ; EN              ;
;  H1[1]    ; EN         ; 5.558 ; 5.645 ; Rise       ; EN              ;
;  H1[2]    ; EN         ; 5.429 ; 5.530 ; Rise       ; EN              ;
;  H1[3]    ; EN         ; 5.534 ; 5.597 ; Rise       ; EN              ;
;  H1[4]    ; EN         ; 5.489 ; 5.626 ; Rise       ; EN              ;
;  H1[5]    ; EN         ; 5.360 ; 5.437 ; Rise       ; EN              ;
;  H1[6]    ; EN         ; 5.123 ; 5.222 ; Rise       ; EN              ;
; H2[*]     ; EN         ; 5.284 ; 5.343 ; Rise       ; EN              ;
;  H2[0]    ; EN         ; 5.284 ; 5.346 ; Rise       ; EN              ;
;  H2[1]    ; EN         ; 5.563 ; 5.619 ; Rise       ; EN              ;
;  H2[2]    ; EN         ; 5.745 ; 5.913 ; Rise       ; EN              ;
;  H2[3]    ; EN         ; 5.689 ; 5.759 ; Rise       ; EN              ;
;  H2[4]    ; EN         ; 5.325 ; 5.395 ; Rise       ; EN              ;
;  H2[5]    ; EN         ; 5.305 ; 5.343 ; Rise       ; EN              ;
;  H2[6]    ; EN         ; 5.645 ; 5.726 ; Rise       ; EN              ;
; H3[*]     ; EN         ; 5.335 ; 5.344 ; Rise       ; EN              ;
;  H3[0]    ; EN         ; 5.847 ; 5.878 ; Rise       ; EN              ;
;  H3[1]    ; EN         ; 5.351 ; 5.364 ; Rise       ; EN              ;
;  H3[2]    ; EN         ; 5.335 ; 5.344 ; Rise       ; EN              ;
;  H3[3]    ; EN         ; 5.847 ; 5.878 ; Rise       ; EN              ;
;  H3[4]    ; EN         ; 5.790 ; 5.801 ; Rise       ; EN              ;
; sign      ; EN         ; 3.381 ; 3.442 ; Rise       ; EN              ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; H1[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H1[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H1[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H1[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H1[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H1[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H1[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H2[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H2[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H2[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H2[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H2[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H2[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H2[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H3[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H3[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H3[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H3[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H3[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H3[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H3[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sign          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SEL[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEL[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RES                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; M0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; M1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; H1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; H3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; H3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; H3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; H3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; sign          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; H1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; H3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; H3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; H3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; H3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; sign          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; H1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; H3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; H3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; H3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; H3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sign          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK                                                      ; 1        ; 1        ; 0        ; 0        ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1        ; 0        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; EN                                                       ; 0        ; 7        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; EN                                                       ; 0        ; 7        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; EN                                                       ; 0        ; 8        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; EN                                                       ; 0        ; 8        ; 0        ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0        ; 0        ; 14       ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0        ; 0        ; 14       ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0        ; 0        ; 28       ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0        ; 0        ; 0        ; 12       ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0        ; 0        ; 28       ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0        ; 0        ; 0        ; 12       ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; CLK                                                      ; 1        ; 1        ; 0        ; 0        ;
; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var ; 1        ; 0        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; EN                                                       ; 0        ; 7        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; EN                                                       ; 0        ; 7        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; EN                                                       ; 0        ; 8        ; 0        ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; EN                                                       ; 0        ; 8        ; 0        ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENand                 ; 0        ; 0        ; 14       ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENor                  ; 0        ; 0        ; 14       ; 0        ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0        ; 0        ; 28       ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsub                 ; 0        ; 0        ; 0        ; 12       ;
; CLK                                                      ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0        ; 0        ; 28       ; 0        ;
; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; ULA:unit_logic_arithmetic|UFA:ufa1|ENsum                 ; 0        ; 0        ; 0        ; 12       ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 133   ; 133  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Nov 08 19:27:20 2014
Info: Command: quartus_sta Calculator -c Calculator
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name EN EN
    Info (332105): create_clock -period 1.000 -name ULA:unit_logic_arithmetic|UFA:ufa1|ENsum ULA:unit_logic_arithmetic|UFA:ufa1|ENsum
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name ULA:unit_logic_arithmetic|UFA:ufa1|ENsub ULA:unit_logic_arithmetic|UFA:ufa1|ENsub
    Info (332105): create_clock -period 1.000 -name ULA:unit_logic_arithmetic|UFA:ufa1|ENor ULA:unit_logic_arithmetic|UFA:ufa1|ENor
    Info (332105): create_clock -period 1.000 -name ULA:unit_logic_arithmetic|UFA:ufa1|ENand ULA:unit_logic_arithmetic|UFA:ufa1|ENand
    Info (332105): create_clock -period 1.000 -name dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.388             -52.305 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):    -4.116             -51.055 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):    -3.642             -24.995 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):    -3.641             -24.946 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):    -0.222              -0.564 EN 
    Info (332119):    -0.154              -0.154 CLK 
    Info (332119):     0.210               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
Info (332146): Worst-case hold slack is -0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.174              -0.625 EN 
    Info (332119):     0.139               0.000 CLK 
    Info (332119):     0.445               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.490               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.740               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     2.688               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):     2.698               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.275 CLK 
    Info (332119):    -3.000             -14.565 EN 
    Info (332119):    -1.285              -1.285 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.431               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.435               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.457               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):     0.461               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.032             -47.926 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):    -3.821             -46.793 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):    -3.348             -22.974 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):    -3.347             -22.927 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):    -0.104              -0.140 EN 
    Info (332119):    -0.074              -0.074 CLK 
    Info (332119):     0.297               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
Info (332146): Worst-case hold slack is -0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.302              -1.681 EN 
    Info (332119):     0.104               0.000 CLK 
    Info (332119):     0.398               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.465               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.672               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     2.565               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):     2.575               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.275 CLK 
    Info (332119):    -3.000             -14.565 EN 
    Info (332119):    -1.285              -1.285 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.396               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.406               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.419               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):     0.419               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.925
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.925             -21.852 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):    -1.785             -21.208 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):    -1.538             -10.394 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):    -1.537             -10.413 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
    Info (332119):    -0.030              -0.030 EN 
    Info (332119):     0.231               0.000 CLK 
    Info (332119):     0.626               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 CLK 
    Info (332119):     0.157               0.000 EN 
    Info (332119):     0.205               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.208               0.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.337               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     1.479               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):     1.483               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.833 CLK 
    Info (332119):    -3.000             -14.861 EN 
    Info (332119):    -1.000              -1.000 dataFlux:data_Flux|FFT:clockBroke|CLKout_synthesized_var 
    Info (332119):     0.428               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsub 
    Info (332119):     0.432               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENsum 
    Info (332119):     0.435               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENor 
    Info (332119):     0.438               0.000 ULA:unit_logic_arithmetic|UFA:ufa1|ENand 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 580 megabytes
    Info: Processing ended: Sat Nov 08 19:27:24 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


