# Reading pref.tcl
# do trafficlight_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/julia/Documents/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/julia/Desktop/Universidad/Electronica\ Digital\ 2/Laboratorio/Lab_2 {C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:17 on Mar 02,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2" C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv 
# -- Compiling module trafficlight
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:25:17 on Mar 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/julia/Desktop/Universidad/Electronica\ Digital\ 2/Laboratorio/Lab_2 {C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/deco7seg_hexa.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:17 on Mar 02,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2" C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/deco7seg_hexa.sv 
# -- Compiling module deco7seg_hexa
# 
# Top level modules:
# 	deco7seg_hexa
# End time: 20:25:17 on Mar 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 20:25:30 on Mar 02,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.trafficlight
# Loading work.deco7seg_hexa
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/main_lights
add wave -position end  sim:/testbench/sec_lights
run -all
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
add wave -position end  sim:/testbench/Seg0
add wave -position end  sim:/testbench/Seg1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
add wave -position end  sim:/testbench/btn
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
add wave -position 3  sim:/testbench/btn_pressed
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
vsim work.testbench
# End time: 20:46:01 on Mar 02,2024, Elapsed time: 0:20:31
# Errors: 0, Warnings: 2
# vsim work.testbench 
# Start time: 20:46:01 on Mar 02,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.trafficlight
# Loading work.deco7seg_hexa
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/btn
add wave -position end  sim:/testbench/main_lights
add wave -position end  sim:/testbench/sec_lights
add wave -position end  sim:/testbench/btn_pressed
add wave -position end  sim:/testbench/Seg0
add wave -position end  sim:/testbench/Seg1
run -all
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
add wave -position end  sim:/testbench/tl/main_lights
add wave -position end  sim:/testbench/tl/sec_lights
add wave -position end  sim:/testbench/tl/btn_pressed
add wave -position end  sim:/testbench/tl/btn
add wave -position end  sim:/testbench/tl/decenas
add wave -position end  sim:/testbench/tl/unidades
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
add wave -position end  sim:/testbench/tl/main_lights
add wave -position end  sim:/testbench/tl/sec_lights
add wave -position end  sim:/testbench/tl/btn_pressed
add wave -position end  sim:/testbench/tl/btn
add wave -position end  sim:/testbench/tl/decenas
add wave -position end  sim:/testbench/tl/unidades
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
add wave -position 3  sim:/testbench/tl/nbtn
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
step
step
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
step
step
step
step -over
step -over
step -over
step -over
step -over
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
add wave -position insertpoint  \
sim:/testbench/tl/clk \
sim:/testbench/tl/nreset \
sim:/testbench/tl/nbtn \
sim:/testbench/tl/main_lights \
sim:/testbench/tl/sec_lights \
sim:/testbench/tl/btn_pressed \
sim:/testbench/tl/decenas \
sim:/testbench/tl/unidades
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
add wave -position end  sim:/testbench/btn_pressed
add wave -position end  sim:/testbench/btn
add wave -position end  sim:/testbench/btn_pressed
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
add wave -position end  sim:/testbench/tl/clk
add wave -position end  sim:/testbench/tl/nreset
add wave -position end  sim:/testbench/tl/nbtn
add wave -position end  sim:/testbench/tl/btn_pressed
add wave -position end  sim:/testbench/tl/btn
add wave -position end  sim:/testbench/tl/main_lights
add wave -position end  sim:/testbench/tl/sec_lights
add wave -position end  sim:/testbench/tl/clk
add wave -position end  sim:/testbench/tl/nbtn
add wave -position end  sim:/testbench/tl/main_lights
add wave -position end  sim:/testbench/tl/sec_lights
add wave -position end  sim:/testbench/tl/btn_pressed
add wave -position end  sim:/testbench/tl/reset
add wave -position end  sim:/testbench/tl/btn
add wave -position end  sim:/testbench/tl/decenas
add wave -position end  sim:/testbench/tl/unidades
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg0'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'Seg1'. The port definition is at: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl File: C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv Line: 198
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv(218)
#    Time: 3540 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/julia/Desktop/Universidad/Electronica Digital 2/Laboratorio/Lab_2/trafficlight.sv line 218
