// Seed: 1374807350
module module_0 #(
    parameter id_6 = 32'd27
) (
    input tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output tri1 id_3
);
  logic id_5;
  parameter id_6 = 1;
  wire [id_6 : -1] id_7;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4,
    input uwire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wor id_9
);
  parameter id_11 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_9,
      id_1
  );
endmodule
