I 000051 55 1530          1608117551234 Behavioral
(_unit VHDL (register32 0 4 (behavioral 0 13 ))
	(_version va7)
	(_time 1608117551235 2020.12.16 03:19:11)
	(_source (\./../src/register32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e080d5d0e090d4856504d050b585b595c5d5d5d5c)
	(_entity
		(_time 1608117551207)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal ld ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4))(_sensitivity(2)(3)(0)(1))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 2979          1608118862931 Behavioral
(_unit VHDL (register32 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1608118862932 2020.12.16 03:41:02)
	(_source (\./../src/register32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 36606133356165203d36256d633033313435353534)
	(_entity
		(_time 1608118601242)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal readReg1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal readReg2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal writeReg ~STD_LOGIC_VECTOR{5~downto~0}~124 0 9 (_entity (_in ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal Arr 0 19 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_downto (i 0)(i 31))))))
		(_signal (_internal cell Arr 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9)(7)(8))(_sensitivity(5)(6))(_read(9)(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 5397          1608118874564 Behavioral
(_unit VHDL (register32 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1608118874565 2020.12.16 03:41:14)
	(_source (\./../src/register32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9fcccf90ccc8cc89949f8cc4ca999a989d9c9c9c9d)
	(_entity
		(_time 1608118601242)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal readReg1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal readReg2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal writeReg ~STD_LOGIC_VECTOR{5~downto~0}~124 0 9 (_entity (_in ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal Arr 0 19 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_downto (i 0)(i 31))))))
		(_signal (_internal cell Arr 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9)(7)(8))(_sensitivity(5)(6))(_read(9)(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 5397          1608119207220 Behavioral
(_unit VHDL (register32 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1608119207221 2020.12.16 03:46:47)
	(_source (\./../src/register32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0f5d5b095c585c19040f1c545a090a080d0c0c0c0d)
	(_entity
		(_time 1608119207217)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~124 0 9 (_entity (_in ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal Arr 0 19 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_downto (i 0)(i 31))))))
		(_signal (_internal cell Arr 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9)(7)(8))(_sensitivity(5)(6))(_read(9)(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))(9(8))(9(9))(9(10))(9(11))(9(12))(9(13))(9(14))(9(15))(9(16))(9(17))(9(18))(9(19))(9(20))(9(21))(9(22))(9(23))(9(24))(9(25))(9(26))(9(27))(9(28))(9(29))(9(30))(9(31))
	)
	(_split (9)
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000056 55 4174          1608119226388 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119226389 2020.12.16 03:47:06)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f3f7f8a3f5a4a0e5fea0e0a8a6f5f6f4f1f0f0f0f1)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33751554 33686018 33751554 33686018 33686018 50463234 33751554 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 80 (register32_tb))
	(_version va7)
	(_time 1608119226393 2020.12.16 03:47:06)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f3f7fea3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000051 55 2733          1608119340188 Behavioral
(_unit VHDL (register32 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1608119340189 2020.12.16 03:49:00)
	(_source (\./../src/register32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 78297c79752f2b6e73786b232d7e7d7f7a7b7b7b7a)
	(_entity
		(_time 1608119207216)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~124 0 9 (_entity (_in ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal Arr 0 19 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal cell Arr 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9)(7)(8))(_sensitivity(5)(6))(_read(9)(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.SIGNED (ieee NUMERIC_STD SIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000056 55 4174          1608119394541 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119394542 2020.12.16 03:49:54)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code cf9b9c9a9c989cd9c29ddc949ac9cac8cdcccccccd)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33751554 33686018 33751554 33686018 33686018 50463234 33751554 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 81 (register32_tb))
	(_version va7)
	(_time 1608119394546 2020.12.16 03:49:54)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code cf9b9a9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4174          1608119415570 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119415571 2020.12.16 03:50:15)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f6f0a7a6f5a1a5e0fba4e5ada3f0f3f1f4f5f5f5f4)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33751554 33686018 33751554 33686018 33686018 50463234 33751554 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 81 (register32_tb))
	(_version va7)
	(_time 1608119415575 2020.12.16 03:50:15)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f6f0a1a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4174          1608119432287 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119432288 2020.12.16 03:50:32)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 35376230356266233866266e603330323736363637)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33751554 33686018 33751554 33686018 33686018 50463234 33751554 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 80 (register32_tb))
	(_version va7)
	(_time 1608119432295 2020.12.16 03:50:32)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 45471447451312524144571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4174          1608119451947 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119451948 2020.12.16 03:50:51)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0d5b5d0b5c5a5e1b005f1e56580b080a0f0e0e0e0f)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33751554 33686018 33751554 33686018 33686018 50463234 33751554 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 81 (register32_tb))
	(_version va7)
	(_time 1608119451951 2020.12.16 03:50:51)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0d5b5b0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4261          1608119523042 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119523043 2020.12.16 03:52:03)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c397c196c59490d5ce95d09896c5c6c4c1c0c0c0c1)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33751554 33686018 33751554 33686018 33686018 50463234 33751554 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 77 (register32_tb))
	(_version va7)
	(_time 1608119523047 2020.12.16 03:52:03)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c397c796c59594d4c7c2d19997c596c5c0c5cbc695)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4174          1608119551940 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119551941 2020.12.16 03:52:31)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9e9a9d91cec9cd8893cd8dc5cb989b999c9d9d9d9c)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33751554 33686018 33751554 33686018 33686018 50463234 33751554 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 80 (register32_tb))
	(_version va7)
	(_time 1608119551946 2020.12.16 03:52:31)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9e9a9b91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4174          1608119578012 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119578013 2020.12.16 03:52:58)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7c72797d2a2b2f6a712f6f27297a797b7e7f7f7f7e)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 80 (register32_tb))
	(_version va7)
	(_time 1608119578017 2020.12.16 03:52:58)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7c727f7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4174          1608119778311 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608119778312 2020.12.16 03:56:18)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e5b3e2b6e5b2b6f3e9e1f6beb0e3e0e2e7e6e6e6e7)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni ))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 86 (register32_tb))
	(_version va7)
	(_time 1608119778316 2020.12.16 03:56:18)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e5b3e4b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
V 000051 55 2737          1608120254397 Behavioral
(_unit VHDL (register32 0 5 (behavioral 0 18 ))
	(_version va7)
	(_time 1608120254398 2020.12.16 04:04:14)
	(_source (\./../src/register32.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 93c1989c95c4c085989380c8c69596949190909091)
	(_entity
		(_time 1608119207216)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~124 0 9 (_entity (_in ))))
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal Arr 0 19 (_array ~STD_LOGIC_VECTOR{31~downto~0}~13 ((_downto (i 31)(i 0))))))
		(_signal (_internal cell Arr 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9)(7)(8))(_sensitivity(5)(6))(_read(9)(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . Behavioral 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 86 (register32_tb))
	(_version va7)
	(_time 1608120654382 2020.12.16 04:10:54)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0304030505555414070211595705560500050b0655)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4193          1608120657874 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608120657875 2020.12.16 04:10:57)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code afa9acf8fcf8fcb9a3abbcf4faa9aaa8adacacacad)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni ))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 86 (register32_tb))
	(_version va7)
	(_time 1608120657878 2020.12.16 04:10:57)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code afa9aaf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4231          1608120676200 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608120676201 2020.12.16 04:11:16)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 47454c45451014514b43541c124142404544444445)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 86 (register32_tb))
	(_version va7)
	(_time 1608120676205 2020.12.16 04:11:16)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 47454a45451110504346551d1341124144414f4211)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4325          1608120749103 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608120749104 2020.12.16 04:12:29)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 11111516154642071c43024a441714161312121213)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 81 (register32_tb))
	(_version va7)
	(_time 1608120749108 2020.12.16 04:12:29)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 11111316154746061510034b451744171217191447)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4395          1608120846910 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608120846911 2020.12.16 04:14:06)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 16471011154145001b43054d431013111415151514)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(5)))))
			(line__58(_architecture 2 0 58 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 78 (register32_tb))
	(_version va7)
	(_time 1608120846914 2020.12.16 04:14:06)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 16471611154041011217044c4210431015101e1340)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4395          1608120930368 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608120930369 2020.12.16 04:15:30)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 23277027257470352e753078762526242120202021)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(5)))))
			(line__58(_architecture 2 0 58 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 77 (register32_tb))
	(_version va7)
	(_time 1608120930373 2020.12.16 04:15:30)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2327762725757434272231797725762520252b2675)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4395          1608121013199 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608121013200 2020.12.16 04:16:53)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code afaff9f8fcf8fcb9a2febcf4faa9aaa8adacacacad)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(5)))))
			(line__58(_architecture 2 0 58 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 82 (register32_tb))
	(_version va7)
	(_time 1608121013204 2020.12.16 04:16:53)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code afaffff8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4395          1608121058511 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608121058512 2020.12.16 04:17:38)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b0b5e7e4b5e7e3a6bcb7a3ebe5b6b5b7b2b3b3b3b2)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(5)))))
			(line__58(_architecture 2 0 58 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 83 (register32_tb))
	(_version va7)
	(_time 1608121058516 2020.12.16 04:17:38)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b0b5e1e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4395          1608121462994 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608121462995 2020.12.16 04:24:22)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b4b6e7e0b5e3e7a2b8b3a7efe1b2b1b3b6b7b7b7b6)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(5)))))
			(line__58(_architecture 2 0 58 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 83 (register32_tb))
	(_version va7)
	(_time 1608121462999 2020.12.16 04:24:22)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b4b6e1e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
I 000056 55 4395          1608121513184 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608121513185 2020.12.16 04:25:13)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c0c69795c59793d6ccc7d39b95c6c5c7c2c3c3c3c2)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(5)))))
			(line__58(_architecture 2 0 58 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 83 (register32_tb))
	(_version va7)
	(_time 1608121513190 2020.12.16 04:25:13)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c0c69195c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
V 000056 55 4395          1608121553688 TB_ARCHITECTURE
(_unit VHDL (register32_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1608121553689 2020.12.16 04:25:53)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f4a1a5a4f5a3a7e2f8f3e7afa1f2f1f3f6f7f7f7f6)
	(_entity
		(_time 1608119148502)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(register32
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_entity (_in ))))
				(_port (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_entity (_in ))))
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_entity (_out ))))
				(_port (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 42 (_component register32 )
		(_port
			((data)(data))
			((readReg1)(readReg1))
			((readReg2)(readReg2))
			((writeReg)(writeReg))
			((RegWrite)(RegWrite))
			((clr)(clr))
			((clk)(clk))
			((read1)(read1))
			((read2)(read2))
		)
		(_use (_entity . register32)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal readReg1 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 27 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal readReg2 ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 28 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal writeReg ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 29 (_architecture (_uni (_string \"00000"\)))))
		(_signal (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal read1 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34 (_architecture (_uni ))))
		(_signal (_internal read2 ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(5)))))
			(line__58(_architecture 2 0 58 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33751554 )
		(33686018 3 )
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50529026 )
		(50463234 2 )
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
V 000043 55 414 0 testbench_for_register32
(_configuration VHDL (testbench_for_register32 0 83 (register32_tb))
	(_version va7)
	(_time 1608121553693 2020.12.16 04:25:53)
	(_source (\./../src/TestBench/register32_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f4a1a3a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . register32 behavioral
			)
		)
	)
)
