-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MultiSineStream is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    samples_TREADY : IN STD_LOGIC;
    samples_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    samples_TVALID : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of MultiSineStream is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MultiSineStream_MultiSineStream,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.657000,HLS_SYN_LAT=390,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=564,HLS_SYN_LUT=607,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_30 : STD_LOGIC_VECTOR (8 downto 0) := "000110000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_60 : STD_LOGIC_VECTOR (8 downto 0) := "001100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_17F : STD_LOGIC_VECTOR (8 downto 0) := "101111111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal regslice_both_samples_U_apdone_blk : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln46_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal phaseInc_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal phaseInc_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulators_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal accumulators_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sine_lut_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sine_lut_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal samples_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal or_ln48_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln48_reg_545 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal or_ln48_reg_545_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal accumulators_addr_reg_549 : STD_LOGIC_VECTOR (2 downto 0);
    signal accumulators_addr_reg_549_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_fu_331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_reg_560 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_reg_560_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_565 : STD_LOGIC_VECTOR (0 downto 0);
    signal address_reg_574 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_icmp_ln4916_phi_fu_184_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_phi_mux_first_iter_013_phi_fu_194_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_accumulators_load3_phi_fu_205_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_accumulators_load3_reg_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_accumulators_load3_reg_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_accumulators_load3_reg_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_fu_302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln54_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten7_fu_86 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln46_3_fu_308_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten7_load : STD_LOGIC_VECTOR (8 downto 0);
    signal i8_fu_90 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i_fu_278_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i8_load : STD_LOGIC_VECTOR (3 downto 0);
    signal sineIdx9_fu_94 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal sineIdx_fu_286_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_sineIdx9_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvars_iv710_fu_98 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln46_2_fu_294_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvars_iv710_load : STD_LOGIC_VECTOR (8 downto 0);
    signal sineIdx_115_fu_102 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal sineIdx_1_fu_325_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_sineIdx_115_load : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln4617_fu_106 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln46_fu_337_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_add_ln4617_load : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln46_118_fu_110 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln46_1_fu_343_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_add_ln46_118_load : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln46_219_fu_114 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln46_2_fu_349_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_add_ln46_219_load : STD_LOGIC_VECTOR (8 downto 0);
    signal phaseInc_load411_fu_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal accumulators_load112_fu_122 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal conv_i_i114_fu_126 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln51_fu_439_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal phaseInc_ce0_local : STD_LOGIC;
    signal accumulators_ce1_local : STD_LOGIC;
    signal accumulators_we0_local : STD_LOGIC;
    signal add_ln49_fu_455_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumulators_ce0_local : STD_LOGIC;
    signal sine_lut_ce0_local : STD_LOGIC;
    signal select_ln48_fu_317_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln49_fu_421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln49_1_fu_427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln49_fu_433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal samples_TVALID_int_regslice : STD_LOGIC;
    signal samples_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_samples_U_vld_out : STD_LOGIC;
    signal ap_condition_152 : BOOLEAN;
    signal ap_condition_452 : BOOLEAN;
    signal ap_condition_165 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component MultiSineStream_accumulators_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MultiSineStream_sine_lut_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component MultiSineStream_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        phaseInc_address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        phaseInc_ce0 : IN STD_LOGIC;
        phaseInc_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component MultiSineStream_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component MultiSineStream_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    accumulators_U : component MultiSineStream_accumulators_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => accumulators_addr_reg_549_pp0_iter1_reg,
        ce0 => accumulators_ce0_local,
        we0 => accumulators_we0_local,
        d0 => add_ln49_fu_455_p2,
        address1 => accumulators_address1,
        ce1 => accumulators_ce1_local,
        q1 => accumulators_q1);

    sine_lut_U : component MultiSineStream_sine_lut_ROM_AUTO_1R
    generic map (
        DataWidth => 24,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sine_lut_address0,
        ce0 => sine_lut_ce0_local,
        q0 => sine_lut_q0);

    control_s_axi_U : component MultiSineStream_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        phaseInc_address0 => phaseInc_address0,
        phaseInc_ce0 => phaseInc_ce0_local,
        phaseInc_q0 => phaseInc_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    flow_control_loop_pipe_U : component MultiSineStream_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_const_logic_1);

    regslice_both_samples_U : component MultiSineStream_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => sine_lut_q0,
        vld_in => samples_TVALID_int_regslice,
        ack_in => samples_TREADY_int_regslice,
        data_out => samples_TDATA,
        vld_out => regslice_both_samples_U_vld_out,
        ack_out => samples_TREADY,
        apdone_blk => regslice_both_samples_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    add_ln4617_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                add_ln4617_fu_106 <= add_ln46_fu_337_p2;
            end if;
        end if;
    end process;

    add_ln46_118_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                add_ln46_118_fu_110 <= add_ln46_1_fu_343_p2;
            end if;
        end if;
    end process;

    add_ln46_219_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                add_ln46_219_fu_114 <= add_ln46_2_fu_349_p2;
            end if;
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_accumulators_load3_reg_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_165)) then
                if ((or_ln48_reg_545 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_accumulators_load3_reg_202 <= accumulators_q1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_accumulators_load3_reg_202 <= ap_phi_reg_pp0_iter1_accumulators_load3_reg_202;
                end if;
            end if; 
        end if;
    end process;

    i8_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                i8_fu_90 <= i_fu_278_p3;
            end if;
        end if;
    end process;

    indvar_flatten7_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                indvar_flatten7_fu_86 <= add_ln46_3_fu_308_p2;
            end if;
        end if;
    end process;

    indvars_iv710_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                indvars_iv710_fu_98 <= select_ln46_2_fu_294_p3;
            end if;
        end if;
    end process;

    sineIdx9_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                sineIdx9_fu_94 <= sineIdx_fu_286_p3;
            end if;
        end if;
    end process;

    sineIdx_115_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                sineIdx_115_fu_102 <= sineIdx_1_fu_325_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                accumulators_addr_reg_549 <= zext_ln46_fu_302_p1(3 - 1 downto 0);
                accumulators_addr_reg_549_pp0_iter1_reg <= accumulators_addr_reg_549;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln46_reg_565 <= icmp_ln46_fu_355_p2;
                icmp_ln49_reg_560_pp0_iter1_reg <= icmp_ln49_reg_560;
                or_ln48_reg_545 <= or_ln48_fu_272_p2;
                or_ln48_reg_545_pp0_iter1_reg <= or_ln48_reg_545;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln48_reg_545 = ap_const_lv1_1))) then
                accumulators_load112_fu_122 <= accumulators_q1;
                phaseInc_load411_fu_118 <= phaseInc_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                address_reg_574 <= add_ln51_fu_439_p2(31 downto 20);
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_accumulators_load3_reg_202 <= ap_phi_reg_pp0_iter0_accumulators_load3_reg_202;
                icmp_ln49_reg_560 <= icmp_ln49_fu_331_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                conv_i_i114_fu_126 <= add_ln51_fu_439_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    accumulators_address1 <= zext_ln46_fu_302_p1(3 - 1 downto 0);

    accumulators_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            accumulators_ce0_local <= ap_const_logic_1;
        else 
            accumulators_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    accumulators_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            accumulators_ce1_local <= ap_const_logic_1;
        else 
            accumulators_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    accumulators_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln49_reg_560_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln49_reg_560_pp0_iter1_reg = ap_const_lv1_1))) then 
            accumulators_we0_local <= ap_const_logic_1;
        else 
            accumulators_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln46_1_fu_343_p2 <= std_logic_vector(unsigned(select_ln46_2_fu_294_p3) + unsigned(ap_const_lv9_30));
    add_ln46_2_fu_349_p2 <= std_logic_vector(unsigned(sineIdx_fu_286_p3) + unsigned(ap_const_lv9_30));
    add_ln46_3_fu_308_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten7_load) + unsigned(ap_const_lv9_1));
    add_ln46_fu_337_p2 <= std_logic_vector(unsigned(i_fu_278_p3) + unsigned(ap_const_lv4_1));
    add_ln49_fu_455_p2 <= std_logic_vector(unsigned(accumulators_load112_fu_122) + unsigned(sub_ln49_fu_433_p2));
    add_ln51_fu_439_p2 <= std_logic_vector(unsigned(phaseInc_load411_fu_118) + unsigned(ap_phi_mux_accumulators_load3_phi_fu_205_p4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_state5_pp0_stage0_iter4, regslice_both_samples_U_apdone_blk, ap_block_state6_pp0_stage0_iter5, ap_loop_exit_ready_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (regslice_both_samples_U_apdone_blk = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_state5_pp0_stage0_iter4, regslice_both_samples_U_apdone_blk, ap_block_state6_pp0_stage0_iter5, ap_loop_exit_ready_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (regslice_both_samples_U_apdone_blk = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_pp0_stage0_11001_grp0_assign_proc : process(regslice_both_samples_U_apdone_blk, ap_loop_exit_ready_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_11001_grp0 <= ((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (regslice_both_samples_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_state5_pp0_stage0_iter4, regslice_both_samples_U_apdone_blk, ap_block_state6_pp0_stage0_iter5, ap_loop_exit_ready_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (regslice_both_samples_U_apdone_blk = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_pp0_stage0_subdone_grp0_assign_proc : process(regslice_both_samples_U_apdone_blk, ap_loop_exit_ready_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_subdone_grp0 <= ((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (regslice_both_samples_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(samples_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage0_iter4 <= (samples_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state6_pp0_stage0_iter5_assign_proc : process(regslice_both_samples_U_apdone_blk, samples_TREADY_int_regslice)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((regslice_both_samples_U_apdone_blk = ap_const_logic_1) or (samples_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_condition_152_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_152 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_165_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_165 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_452_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln46_reg_565)
    begin
                ap_condition_452 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_565 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln46_fu_355_p2)
    begin
        if (((icmp_ln46_fu_355_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_loop_exit_ready_pp0_iter5_reg, ap_block_pp0_stage0_subdone, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_accumulators_load3_phi_fu_205_p4_assign_proc : process(or_ln48_reg_545_pp0_iter1_reg, ap_phi_reg_pp0_iter2_accumulators_load3_reg_202, conv_i_i114_fu_126)
    begin
        if ((or_ln48_reg_545_pp0_iter1_reg = ap_const_lv1_0)) then 
            ap_phi_mux_accumulators_load3_phi_fu_205_p4 <= conv_i_i114_fu_126;
        else 
            ap_phi_mux_accumulators_load3_phi_fu_205_p4 <= ap_phi_reg_pp0_iter2_accumulators_load3_reg_202;
        end if; 
    end process;


    ap_phi_mux_first_iter_013_phi_fu_194_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_condition_452)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_452)) then 
                ap_phi_mux_first_iter_013_phi_fu_194_p4 <= ap_const_lv1_0;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_first_iter_013_phi_fu_194_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_first_iter_013_phi_fu_194_p4 <= ap_const_lv1_0;
            end if;
        else 
            ap_phi_mux_first_iter_013_phi_fu_194_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_phi_mux_icmp_ln4916_phi_fu_184_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln49_reg_560, ap_loop_init, ap_condition_452)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_452)) then 
                ap_phi_mux_icmp_ln4916_phi_fu_184_p4 <= icmp_ln49_reg_560;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln4916_phi_fu_184_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_icmp_ln4916_phi_fu_184_p4 <= icmp_ln49_reg_560;
            end if;
        else 
            ap_phi_mux_icmp_ln4916_phi_fu_184_p4 <= icmp_ln49_reg_560;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_accumulators_load3_reg_202 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_allocacmp_add_ln4617_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, add_ln4617_fu_106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add_ln4617_load <= ap_const_lv4_1;
        else 
            ap_sig_allocacmp_add_ln4617_load <= add_ln4617_fu_106;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln46_118_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, add_ln46_118_fu_110)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add_ln46_118_load <= ap_const_lv9_60;
        else 
            ap_sig_allocacmp_add_ln46_118_load <= add_ln46_118_fu_110;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln46_219_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, add_ln46_219_fu_114)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add_ln46_219_load <= ap_const_lv9_30;
        else 
            ap_sig_allocacmp_add_ln46_219_load <= add_ln46_219_fu_114;
        end if; 
    end process;


    ap_sig_allocacmp_i8_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, i8_fu_90)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i8_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i8_load <= i8_fu_90;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten7_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten7_fu_86)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten7_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten7_load <= indvar_flatten7_fu_86;
        end if; 
    end process;


    ap_sig_allocacmp_indvars_iv710_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, indvars_iv710_fu_98)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvars_iv710_load <= ap_const_lv9_30;
        else 
            ap_sig_allocacmp_indvars_iv710_load <= indvars_iv710_fu_98;
        end if; 
    end process;


    ap_sig_allocacmp_sineIdx9_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, sineIdx9_fu_94)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_sineIdx9_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_sineIdx9_load <= sineIdx9_fu_94;
        end if; 
    end process;


    ap_sig_allocacmp_sineIdx_115_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, sineIdx_115_fu_102)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_sineIdx_115_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_sineIdx_115_load <= sineIdx_115_fu_102;
        end if; 
    end process;

    i_fu_278_p3 <= 
        ap_sig_allocacmp_add_ln4617_load when (ap_phi_mux_icmp_ln4916_phi_fu_184_p4(0) = '1') else 
        ap_sig_allocacmp_i8_load;
    icmp_ln46_fu_355_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten7_load = ap_const_lv9_17F) else "0";
    icmp_ln49_fu_331_p2 <= "1" when (sineIdx_1_fu_325_p2 = select_ln46_2_fu_294_p3) else "0";
    or_ln48_fu_272_p2 <= (ap_phi_mux_icmp_ln4916_phi_fu_184_p4 or ap_phi_mux_first_iter_013_phi_fu_194_p4);
    phaseInc_address0 <= zext_ln46_fu_302_p1(3 - 1 downto 0);

    phaseInc_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            phaseInc_ce0_local <= ap_const_logic_1;
        else 
            phaseInc_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    samples_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, samples_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            samples_TDATA_blk_n <= samples_TREADY_int_regslice;
        else 
            samples_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    samples_TVALID <= regslice_both_samples_U_vld_out;

    samples_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            samples_TVALID_int_regslice <= ap_const_logic_1;
        else 
            samples_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    select_ln46_2_fu_294_p3 <= 
        ap_sig_allocacmp_add_ln46_118_load when (ap_phi_mux_icmp_ln4916_phi_fu_184_p4(0) = '1') else 
        ap_sig_allocacmp_indvars_iv710_load;
    select_ln48_fu_317_p3 <= 
        ap_sig_allocacmp_add_ln46_219_load when (ap_phi_mux_icmp_ln4916_phi_fu_184_p4(0) = '1') else 
        ap_sig_allocacmp_sineIdx_115_load;
    shl_ln49_1_fu_427_p2 <= std_logic_vector(shift_left(unsigned(phaseInc_load411_fu_118),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln49_fu_421_p2 <= std_logic_vector(shift_left(unsigned(phaseInc_load411_fu_118),to_integer(unsigned('0' & ap_const_lv32_6(31-1 downto 0)))));
    sineIdx_1_fu_325_p2 <= std_logic_vector(unsigned(select_ln48_fu_317_p3) + unsigned(ap_const_lv9_1));
    sineIdx_fu_286_p3 <= 
        ap_sig_allocacmp_add_ln46_219_load when (ap_phi_mux_icmp_ln4916_phi_fu_184_p4(0) = '1') else 
        ap_sig_allocacmp_sineIdx9_load;
    sine_lut_address0 <= zext_ln54_fu_467_p1(12 - 1 downto 0);

    sine_lut_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            sine_lut_ce0_local <= ap_const_logic_1;
        else 
            sine_lut_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln49_fu_433_p2 <= std_logic_vector(unsigned(shl_ln49_fu_421_p2) - unsigned(shl_ln49_1_fu_427_p2));
    zext_ln46_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_278_p3),64));
    zext_ln54_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(address_reg_574),64));
end behav;
