$date
	Wed Oct 04 20:24:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Testbench $end
$var wire 16 ! Sum [15:0] $end
$var wire 1 " Cout $end
$var reg 16 # A [15:0] $end
$var reg 16 $ B [15:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 16 & A [15:0] $end
$var wire 16 ' B [15:0] $end
$var wire 1 % Cin $end
$var wire 16 ( Sum [15:0] $end
$var wire 4 ) RCA4_output [3:0] $end
$var wire 1 * RCA4_carry_out $end
$var wire 4 + RCA3_output [3:0] $end
$var wire 1 , RCA3_carry_out $end
$var wire 4 - RCA2_output [3:0] $end
$var wire 1 . RCA2_carry_out $end
$var wire 1 / HA3_carry $end
$var wire 1 0 HA2_carry $end
$var wire 1 1 HA1_carry $end
$var wire 1 " Cout $end
$var wire 1 2 C7 $end
$var wire 1 3 C3 $end
$var wire 1 4 C11 $end
$var wire 4 5 BU3_output [3:0] $end
$var wire 1 6 BU3_carry_out $end
$var wire 4 7 BU2_output [3:0] $end
$var wire 1 8 BU2_carry_out $end
$var wire 4 9 BU1_output [3:0] $end
$var wire 1 : BU1_carry_out $end
$var parameter 32 ; LEN $end
$scope module BU1 $end
$var wire 4 < A [3:0] $end
$var wire 1 : C0 $end
$var wire 1 = C1 $end
$var wire 1 > C2 $end
$var wire 1 ? C3 $end
$var wire 4 @ B [3:0] $end
$upscope $end
$scope module BU2 $end
$var wire 4 A A [3:0] $end
$var wire 1 8 C0 $end
$var wire 1 B C1 $end
$var wire 1 C C2 $end
$var wire 1 D C3 $end
$var wire 4 E B [3:0] $end
$upscope $end
$scope module BU3 $end
$var wire 4 F A [3:0] $end
$var wire 1 6 C0 $end
$var wire 1 G C1 $end
$var wire 1 H C2 $end
$var wire 1 I C3 $end
$var wire 4 J B [3:0] $end
$upscope $end
$scope module HA1 $end
$var wire 1 K A $end
$var wire 1 L B $end
$var wire 1 1 Carry $end
$var wire 1 M Sum $end
$upscope $end
$scope module HA2 $end
$var wire 1 N A $end
$var wire 1 O B $end
$var wire 1 0 Carry $end
$var wire 1 P Sum $end
$upscope $end
$scope module HA3 $end
$var wire 1 Q A $end
$var wire 1 R B $end
$var wire 1 / Carry $end
$var wire 1 S Sum $end
$upscope $end
$scope module MUX1 $end
$var wire 1 : carry_in_2 $end
$var wire 4 T data_in_1 [3:0] $end
$var wire 4 U data_in_2 [3:0] $end
$var wire 1 3 select $end
$var wire 1 . carry_in_1 $end
$var reg 1 2 carry_out $end
$var reg 4 V data_out [3:0] $end
$upscope $end
$scope module MUX2 $end
$var wire 1 8 carry_in_2 $end
$var wire 4 W data_in_1 [3:0] $end
$var wire 4 X data_in_2 [3:0] $end
$var wire 1 2 select $end
$var wire 1 , carry_in_1 $end
$var reg 1 4 carry_out $end
$var reg 4 Y data_out [3:0] $end
$upscope $end
$scope module MUX3 $end
$var wire 1 6 carry_in_2 $end
$var wire 4 Z data_in_1 [3:0] $end
$var wire 4 [ data_in_2 [3:0] $end
$var wire 1 4 select $end
$var wire 1 * carry_in_1 $end
$var reg 1 " carry_out $end
$var reg 4 \ data_out [3:0] $end
$upscope $end
$scope module RCA1 $end
$var wire 4 ] A [3:0] $end
$var wire 4 ^ B [3:0] $end
$var wire 1 % Carry_in $end
$var wire 4 _ Sum [3:0] $end
$var wire 1 3 Carry_out $end
$var wire 5 ` Carry [4:0] $end
$var parameter 32 a LEN $end
$scope begin genblk1[0] $end
$var parameter 2 b i $end
$scope module uut $end
$var wire 1 c A $end
$var wire 1 d B $end
$var wire 1 e Carry_in $end
$var wire 1 f Carry_out $end
$var wire 1 g Sum $end
$var wire 1 h Wire1 $end
$var wire 1 i Wire2 $end
$var wire 1 j Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 k i $end
$scope module uut $end
$var wire 1 l A $end
$var wire 1 m B $end
$var wire 1 n Carry_in $end
$var wire 1 o Carry_out $end
$var wire 1 p Sum $end
$var wire 1 q Wire1 $end
$var wire 1 r Wire2 $end
$var wire 1 s Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 t i $end
$scope module uut $end
$var wire 1 u A $end
$var wire 1 v B $end
$var wire 1 w Carry_in $end
$var wire 1 x Carry_out $end
$var wire 1 y Sum $end
$var wire 1 z Wire1 $end
$var wire 1 { Wire2 $end
$var wire 1 | Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 } i $end
$scope module uut $end
$var wire 1 ~ A $end
$var wire 1 !" B $end
$var wire 1 "" Carry_in $end
$var wire 1 #" Carry_out $end
$var wire 1 $" Sum $end
$var wire 1 %" Wire1 $end
$var wire 1 &" Wire2 $end
$var wire 1 '" Wire3 $end
$upscope $end
$upscope $end
$upscope $end
$scope module RCA2 $end
$var wire 3 (" A [2:0] $end
$var wire 3 )" B [2:0] $end
$var wire 1 1 Carry_in $end
$var wire 3 *" Sum [2:0] $end
$var wire 1 . Carry_out $end
$var wire 4 +" Carry [3:0] $end
$var parameter 32 ," LEN $end
$scope begin genblk1[0] $end
$var parameter 2 -" i $end
$scope module uut $end
$var wire 1 ." A $end
$var wire 1 /" B $end
$var wire 1 0" Carry_in $end
$var wire 1 1" Carry_out $end
$var wire 1 2" Sum $end
$var wire 1 3" Wire1 $end
$var wire 1 4" Wire2 $end
$var wire 1 5" Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 6" i $end
$scope module uut $end
$var wire 1 7" A $end
$var wire 1 8" B $end
$var wire 1 9" Carry_in $end
$var wire 1 :" Carry_out $end
$var wire 1 ;" Sum $end
$var wire 1 <" Wire1 $end
$var wire 1 =" Wire2 $end
$var wire 1 >" Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 ?" i $end
$scope module uut $end
$var wire 1 @" A $end
$var wire 1 A" B $end
$var wire 1 B" Carry_in $end
$var wire 1 C" Carry_out $end
$var wire 1 D" Sum $end
$var wire 1 E" Wire1 $end
$var wire 1 F" Wire2 $end
$var wire 1 G" Wire3 $end
$upscope $end
$upscope $end
$upscope $end
$scope module RCA3 $end
$var wire 3 H" A [2:0] $end
$var wire 3 I" B [2:0] $end
$var wire 1 0 Carry_in $end
$var wire 3 J" Sum [2:0] $end
$var wire 1 , Carry_out $end
$var wire 4 K" Carry [3:0] $end
$var parameter 32 L" LEN $end
$scope begin genblk1[0] $end
$var parameter 2 M" i $end
$scope module uut $end
$var wire 1 N" A $end
$var wire 1 O" B $end
$var wire 1 P" Carry_in $end
$var wire 1 Q" Carry_out $end
$var wire 1 R" Sum $end
$var wire 1 S" Wire1 $end
$var wire 1 T" Wire2 $end
$var wire 1 U" Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 V" i $end
$scope module uut $end
$var wire 1 W" A $end
$var wire 1 X" B $end
$var wire 1 Y" Carry_in $end
$var wire 1 Z" Carry_out $end
$var wire 1 [" Sum $end
$var wire 1 \" Wire1 $end
$var wire 1 ]" Wire2 $end
$var wire 1 ^" Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 _" i $end
$scope module uut $end
$var wire 1 `" A $end
$var wire 1 a" B $end
$var wire 1 b" Carry_in $end
$var wire 1 c" Carry_out $end
$var wire 1 d" Sum $end
$var wire 1 e" Wire1 $end
$var wire 1 f" Wire2 $end
$var wire 1 g" Wire3 $end
$upscope $end
$upscope $end
$upscope $end
$scope module RCA4 $end
$var wire 3 h" A [2:0] $end
$var wire 3 i" B [2:0] $end
$var wire 1 / Carry_in $end
$var wire 3 j" Sum [2:0] $end
$var wire 1 * Carry_out $end
$var wire 4 k" Carry [3:0] $end
$var parameter 32 l" LEN $end
$scope begin genblk1[0] $end
$var parameter 2 m" i $end
$scope module uut $end
$var wire 1 n" A $end
$var wire 1 o" B $end
$var wire 1 p" Carry_in $end
$var wire 1 q" Carry_out $end
$var wire 1 r" Sum $end
$var wire 1 s" Wire1 $end
$var wire 1 t" Wire2 $end
$var wire 1 u" Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 v" i $end
$scope module uut $end
$var wire 1 w" A $end
$var wire 1 x" B $end
$var wire 1 y" Carry_in $end
$var wire 1 z" Carry_out $end
$var wire 1 {" Sum $end
$var wire 1 |" Wire1 $end
$var wire 1 }" Wire2 $end
$var wire 1 ~" Wire3 $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 !# i $end
$scope module uut $end
$var wire 1 "# A $end
$var wire 1 ## B $end
$var wire 1 $# Carry_in $end
$var wire 1 %# Carry_out $end
$var wire 1 &# Sum $end
$var wire 1 '# Wire1 $end
$var wire 1 (# Wire2 $end
$var wire 1 )# Wire3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 !#
b1 v"
b0 m"
b11 l"
b10 _"
b1 V"
b0 M"
b11 L"
b10 ?"
b1 6"
b0 -"
b11 ,"
b11 }
b10 t
b1 k
b0 b
b100 a
b10000 ;
$end
#0
$dumpvars
0)#
0(#
1'#
1&#
0%#
0$#
0##
1"#
0~"
0}"
1|"
1{"
0z"
0y"
1x"
0w"
0u"
0t"
1s"
1r"
0q"
0p"
0o"
1n"
b0 k"
b111 j"
b10 i"
b101 h"
0g"
0f"
1e"
1d"
0c"
0b"
0a"
1`"
0^"
0]"
1\"
1["
0Z"
0Y"
1X"
0W"
0U"
0T"
1S"
1R"
0Q"
0P"
0O"
1N"
b0 K"
b111 J"
b10 I"
b101 H"
0G"
0F"
1E"
1D"
0C"
0B"
0A"
1@"
0>"
0="
1<"
1;"
0:"
09"
18"
07"
05"
04"
13"
12"
01"
00"
0/"
1."
b0 +"
b111 *"
b10 )"
b101 ("
0'"
0&"
1%"
1$"
0#"
0""
0!"
1~
0|
0{
1z
1y
0x
0w
1v
0u
0s
0r
1q
1p
0o
0n
0m
1l
0j
0i
1h
1g
0f
0e
1d
0c
b0 `
b1111 _
b101 ^
b1010 ]
b1111 \
b0 [
b1111 Z
b1111 Y
b0 X
b1111 W
b1111 V
b0 U
b1111 T
1S
1R
0Q
1P
1O
0N
1M
1L
0K
b0 J
1I
1H
1G
b1111 F
b0 E
1D
1C
1B
b1111 A
b0 @
1?
1>
1=
b1111 <
1:
b0 9
18
b0 7
16
b0 5
04
03
02
01
00
0/
0.
b1111 -
0,
b1111 +
0*
b1111 )
b1111111111111111 (
b101010101010101 '
b1010101010101010 &
0%
b101010101010101 $
b1010101010101010 #
0"
b1111111111111111 !
$end
#200
1"
b0 \
14
b0 Y
12
b0 V
13
1#"
0$"
1&"
1""
1x
0y
1{
1w
1o
0p
1r
1n
1f
b0 !
b0 (
b0 _
0g
1i
1e
b11111 `
1%
#400
0"
02
1>
04
0C
0H
19"
1.
1Y"
0I
06
0?
0:
b1111 V
1B"
0D
08
b110 Y
b0 \
1p
0r
1$"
0&"
11"
1D"
1C"
1Q"
1["
0G
b1 5
b1 J
b1 [
0{"
1y
0{
0=
b1111 9
b1111 @
b1111 U
b111 *"
1;"
1:"
0B
b111 7
b111 E
b111 X
b11 J"
0d"
0r"
b0 j"
0&#
0q
1s
0%"
1'"
03"
15"
0E"
1G"
0S"
1U"
0\"
0|"
0h
1j
0z
1|
10"
0<"
1>"
1P"
0e"
0s"
0'#
b11011111110 !
b11011111110 (
b1110 _
0g
0i
1m
1!"
1/"
1A"
1O"
0X"
b0 )
b0 F
b0 Z
0S
0x"
1c
1u
b1110 -
b1110 <
b1110 T
0M
b1111 +"
11
17"
b110 +
b110 A
b110 W
0P
b11 K"
10
0`"
0n"
0"#
0e
b1111 ^
b111 )"
b1 I"
0R
b0 i"
b1111 ]
1K
b111 ("
1N
b1 H"
b0 h"
b11110 `
0%
b1111111111 $
b1111111111 '
b1111111111 #
b1111111111 &
#600
b11011111111 !
b11011111111 (
b1111 _
1g
1e
b11111 `
1%
#800
b0 \
04
08
1?
0C
1D
0d"
02
1>
0b"
0n
0w
0""
03
1:
09"
0B"
b1111 V
0.
0Y"
0Z"
0f
1p
0r
0o
1y
0{
0x
1$"
0&"
0#"
1=
b0 9
b0 @
b0 U
01"
1;"
0="
0:"
b111 *"
1D"
0F"
0C"
1B
b1000 7
b1000 E
b1000 X
0Q"
b11 J"
1["
0]"
1h
0j
1q
0s
1z
0|
1%"
0'"
00"
13"
05"
1<"
0>"
1E"
0G"
b111 Y
0P"
1S"
0U"
1\"
b11111111111 !
b11111111111 (
b1111 _
1g
0c
0l
0u
0~
b1111 -
b1111 <
b1111 T
1M
b0 +"
01
0."
07"
0@"
b111 +
b111 A
b111 W
1P
b0 K"
00
0N"
1W"
0e
b0 ]
0K
b0 ("
0N
b10 H"
b0 `
0%
b10000000000 #
b10000000000 &
#1000
