version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/test/write_pc
/test/iord
/test/write_mem
/test/write_dr
/test/write_ir
/test/memtoreg
/test/regdst
/test/pcsource
/test/write_c
/test/alu_ctrl
/test/alu_srcA
/test/alu_srcB
/test/write_a
/test/write_b
/test/write_reg
/test/state
/test/insn_type
/test/insn_code
/test/insn_stage
/test/PERIOD
/test/DUTY_CYCLE
/test/OFFSET
/test/clk
/test/rst
/test/ir_data
/test/zero
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/test/write_pc
2
0
/test/iord
2
0
/test/write_mem
2
0
/test/write_dr
2
0
/test/write_ir
2
0
/test/memtoreg
2
0
/test/regdst
2
0
/test/pcsource
2
0
/test/write_c
2
0
/test/alu_ctrl
2
0
/test/alu_srcA
2
0
/test/alu_srcB
2
0
/test/write_a
2
0
/test/write_b
2
0
/test/write_reg
2
0
/test/state
1
0
/test/insn_type
2
0
/test/insn_code
2
0
/test/insn_stage
2
0
/test/PERIOD
2
0
/test/DUTY_CYCLE
2
0
/test/OFFSET
2
0
/test/clk
2
0
/test/rst
2
0
/test/ir_data
2
0
/test/zero
2
0
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
