Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed May  1 18:22:49 2019
| Host         : fatality running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_percentages -file ./Impl/TopDown/top-post-route-util.txt
| Design       : mkPcieTop
| Device       : xcvu095ffva2104-2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------+---------------+---------------+-----------+--------------+------------+-----------+----------+--------------+
|                                                                 Instance                                                                 |                                 Module                                |   Total LUTs  |   Logic LUTs  |    LUTRAMs    |    SRLs   |      FFs     |   RAMB36   |   RAMB18  |   URAM   | DSP48 Blocks |
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------+---------------+---------------+-----------+--------------+------------+-----------+----------+--------------+
| mkPcieTop                                                                                                                                |                                                                 (top) | 95726(17.81%) | 82100(15.27%) | 13572(17.67%) | 54(0.07%) | 99877(9.29%) | 162(9.38%) | 28(0.81%) | 0(0.00%) |     0(0.00%) |
|   (mkPcieTop)                                                                                                                            |                                                                 (top) |   2867(0.53%) |   1163(0.22%) |   1704(2.22%) |  0(0.00%) | 11928(1.11%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer                                                                              |                                                              SyncFIFO |     27(0.01%) |     19(0.01%) |      8(0.01%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   host_pcieHostTop_ep7                                                                                                                   |                                                      mkPcieEndpointX7 |   3744(0.70%) |   3740(0.70%) |      0(0.00%) |  4(0.01%) |  6084(0.57%) |   3(0.17%) | 12(0.35%) | 0(0.00%) |     0(0.00%) |
|     (host_pcieHostTop_ep7)                                                                                                               |                                                      mkPcieEndpointX7 |    564(0.10%) |    564(0.10%) |      0(0.00%) |  0(0.00%) |  1322(0.12%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     changeFifo                                                                                                                           |                                                                 FIFO2 |     56(0.01%) |     56(0.01%) |      0(0.00%) |  0(0.00%) |   101(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     cs_changeFifo                                                                                                                        |                                                             FIFO1_417 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |    49(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     derivedReset                                                                                                                         |                                                             SyncReset |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     fAxiCc                                                                                                                               |                                                 FIFO2__parameterized0 |    211(0.04%) |    211(0.04%) |      0(0.00%) |  0(0.00%) |   269(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     fAxiCq                                                                                                                               |                                                 FIFO2__parameterized1 |    133(0.02%) |    133(0.02%) |      0(0.00%) |  0(0.00%) |   238(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     fcc                                                                                                                                  |                                                 FIFO2__parameterized2 |    136(0.03%) |    136(0.03%) |      0(0.00%) |  0(0.00%) |   262(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     fcc_tlps                                                                                                                             |                                             FIFO2__parameterized2_418 |    245(0.05%) |    245(0.05%) |      0(0.00%) |  0(0.00%) |   262(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     fcq                                                                                                                                  |                                             FIFO2__parameterized2_419 |    142(0.03%) |    142(0.03%) |      0(0.00%) |  0(0.00%) |   241(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     frc                                                                                                                                  |                                             FIFO2__parameterized2_420 |    303(0.06%) |    303(0.06%) |      0(0.00%) |  0(0.00%) |   282(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     frq                                                                                                                                  |                                             FIFO2__parameterized2_421 |    135(0.03%) |    135(0.03%) |      0(0.00%) |  0(0.00%) |   260(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     frq_tlps                                                                                                                             |                                             FIFO2__parameterized2_422 |    643(0.12%) |    643(0.12%) |      0(0.00%) |  0(0.00%) |   260(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     intrFifo                                                                                                                             |                                                 FIFO2__parameterized3 |    480(0.09%) |    480(0.09%) |      0(0.00%) |  0(0.00%) |   192(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     intrMutex                                                                                                                            |                                             FIFO1__parameterized0_423 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     mainReset                                                                                                                            |                                                         SyncReset_424 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     pcieReset250                                                                                                                         |                                                         SyncReset_425 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     pcie_ep                                                                                                                              |                                                    pcie3_ultrascale_0 |    682(0.13%) |    678(0.13%) |      0(0.00%) |  4(0.01%) |  2322(0.22%) |   3(0.17%) | 12(0.35%) | 0(0.00%) |     0(0.00%) |
|       (pcie_ep)                                                                                                                          |                                                    pcie3_ultrascale_0 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       inst                                                                                                                               |            pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_core_top |    682(0.13%) |    678(0.13%) |      0(0.00%) |  4(0.01%) |  2322(0.22%) |   3(0.17%) | 12(0.35%) | 0(0.00%) |     0(0.00%) |
|         (inst)                                                                                                                           |            pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_core_top |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         gt_top_i                                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_wrapper |    646(0.12%) |    642(0.12%) |      0(0.00%) |  4(0.01%) |  1289(0.12%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (gt_top_i)                                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_wrapper |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           gt_wizard.gtwizard_top_i                                                                                                       |                     pcie3_ultrascale_0pcie3_ultrascale_0_gtwizard_top |     26(0.01%) |     26(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (gt_wizard.gtwizard_top_i)                                                                                                   |                     pcie3_ultrascale_0pcie3_ultrascale_0_gtwizard_top |     26(0.01%) |     26(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pcie3_ultrascale_0_gt_i                                                                                                      |                               pcie3_ultrascale_0pcie3_ultrascale_0_gt |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (pcie3_ultrascale_0_gt_i)                                                                                                  |                               pcie3_ultrascale_0pcie3_ultrascale_0_gt |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               inst                                                                                                                       |                  pcie3_ultrascale_0pcie3_ultrascale_0_gt_gtwizard_top |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst                                                         |                pcie3_ultrascale_0pcie3_ultrascale_0_gt_gtwizard_gthe3 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst                             |         pcie3_ultrascale_0pcie3_ultrascale_0_gt_gthe3_channel_wrapper |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     channel_inst                                                                                                         |        pcie3_ultrascale_0gtwizard_ultrascale_v1_7_3_gthe3_channel_416 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst                             |     pcie3_ultrascale_0pcie3_ultrascale_0_gt_gthe3_channel_wrapper_413 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     channel_inst                                                                                                         |            pcie3_ultrascale_0gtwizard_ultrascale_v1_7_3_gthe3_channel |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst                     |          pcie3_ultrascale_0pcie3_ultrascale_0_gt_gthe3_common_wrapper |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     common_inst                                                                                                          |         pcie3_ultrascale_0gtwizard_ultrascale_v1_7_3_gthe3_common_415 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst                     |      pcie3_ultrascale_0pcie3_ultrascale_0_gt_gthe3_common_wrapper_414 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     common_inst                                                                                                          |             pcie3_ultrascale_0gtwizard_ultrascale_v1_7_3_gthe3_common |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_clk_i                                                                                                                      |                          pcie3_ultrascale_0pcie3_ultrascale_0_phy_clk |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[0].phy_rxeq_i                                                                                                         |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq |     17(0.01%) |     17(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[0].phy_rxeq_i)                                                                                                     |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_387 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_411 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_412 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[0].phy_txeq_i                                                                                                         |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq |     54(0.01%) |     54(0.01%) |      0(0.00%) |  0(0.00%) |    94(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[0].phy_txeq_i)                                                                                                     |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_coeff                                                                                                                   |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_372 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_381 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_382 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_383 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_384 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_385 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_386 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_373 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_379 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_380 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_preset                                                                                                                  |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_374 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_375 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_376 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_377 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_378 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[1].phy_rxeq_i                                                                                                         |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_7 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[1].phy_rxeq_i)                                                                                                     |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_7 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_346 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_370 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_371 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[1].phy_txeq_i                                                                                                         |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_8 |     54(0.01%) |     54(0.01%) |      0(0.00%) |  0(0.00%) |    94(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[1].phy_txeq_i)                                                                                                     |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_8 |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_coeff                                                                                                                   |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_331 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_340 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_341 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_342 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_343 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_344 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_345 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_332 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_338 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_339 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_preset                                                                                                                  |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_333 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_334 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_335 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_336 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_337 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[2].phy_rxeq_i                                                                                                         |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_9 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[2].phy_rxeq_i)                                                                                                     |                       pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_9 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_305 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_329 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_330 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[2].phy_txeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_10 |     54(0.01%) |     54(0.01%) |      0(0.00%) |  0(0.00%) |    94(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[2].phy_txeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_10 |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_coeff                                                                                                                   |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_290 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_299 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_300 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_301 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_302 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_303 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_304 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_291 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_297 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_298 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_preset                                                                                                                  |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_292 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_293 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_294 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_295 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_296 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[3].phy_rxeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_11 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[3].phy_rxeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_11 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_264 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_288 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_289 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[3].phy_txeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_12 |     54(0.01%) |     54(0.01%) |      0(0.00%) |  0(0.00%) |    94(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[3].phy_txeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_12 |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_coeff                                                                                                                   |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_249 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_258 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_259 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_260 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_261 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_262 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_263 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_250 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_256 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_257 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_preset                                                                                                                  |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_251 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_252 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_253 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_254 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_255 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[4].phy_rxeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_13 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[4].phy_rxeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_13 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_223 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_247 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_248 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[4].phy_txeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_14 |     54(0.01%) |     54(0.01%) |      0(0.00%) |  0(0.00%) |    94(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[4].phy_txeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_14 |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_coeff                                                                                                                   |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_208 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_217 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_218 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_219 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_220 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_221 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_222 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_209 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_215 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_216 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_preset                                                                                                                  |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_210 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_211 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_212 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_213 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_214 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[5].phy_rxeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_15 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[5].phy_rxeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_15 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_182 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_206 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_207 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[5].phy_txeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_16 |     54(0.01%) |     54(0.01%) |      0(0.00%) |  0(0.00%) |    94(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[5].phy_txeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_16 |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_coeff                                                                                                                   |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_167 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_176 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_177 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_178 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_179 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_180 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_181 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_168 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_174 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_175 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_preset                                                                                                                  |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_169 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_170 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_171 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_172 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_173 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[6].phy_rxeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_17 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[6].phy_rxeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_17 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_141 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_165 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_166 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[6].phy_txeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_18 |     54(0.01%) |     54(0.01%) |      0(0.00%) |  0(0.00%) |    94(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[6].phy_txeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_18 |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_coeff                                                                                                                   |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1_126 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_135 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_136 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_137 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_138 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_139 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_140 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_127 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_133 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_134 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_preset                                                                                                                  |     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0_128 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_129 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_130 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_131 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_132 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[7].phy_rxeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_19 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[7].phy_rxeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_rxeq_19 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                     pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_101 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_124 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_125 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_lane[7].phy_txeq_i                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_20 |     54(0.01%) |     54(0.01%) |      0(0.00%) |  0(0.00%) |    94(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_lane[7].phy_txeq_i)                                                                                                     |                      pcie3_ultrascale_0pcie3_ultrascale_0_phy_txeq_20 |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_coeff                                                                                                                   |         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized1 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_95 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_96 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_97 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_98 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_99 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    |                pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_100 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_ctrl                                                                                                                    |                         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_93 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_94 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_preset                                                                                                                  |         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized0 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    |                    pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_90 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_91 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    |                 pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell_92 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           phy_rst_i                                                                                                                      |                          pcie3_ultrascale_0pcie3_ultrascale_0_phy_rst |     45(0.01%) |     41(0.01%) |      0(0.00%) |  4(0.01%) |   225(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (phy_rst_i)                                                                                                                  |                          pcie3_ultrascale_0pcie3_ultrascale_0_phy_rst |     24(0.01%) |     20(0.01%) |      0(0.00%) |  4(0.01%) |    45(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_cplllock                                                                                                                |         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_82 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_gtpowergood                                                                                                             |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_21 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_74 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_75 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_76 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_77 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_78 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_79 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[6].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_80 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[7].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_81 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_phystatus                                                                                                               |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_22 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_66 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_67 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_68 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_69 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_70 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_71 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[6].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_72 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[7].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_73 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_prst_n                                                                                                                  |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized5_23 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_65 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_qpll1lock                                                                                                               |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized4_24 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     8(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_61 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_62 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_rxresetdone                                                                                                             |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_25 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_53 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_54 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_55 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_56 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_57 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_58 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[6].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_59 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[7].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_60 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_txprogdivresetdone                                                                                                      |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_26 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_45 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_txresetdone                                                                                                             |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_27 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_37 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_38 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_39 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_40 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_41 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_42 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[6].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_43 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[7].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_44 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_txsync_done                                                                                                             |      pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized3_28 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[0].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_29 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[1].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_30 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[2].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_31 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[3].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_32 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[4].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_33 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[5].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_34 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[6].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_35 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               sync_vec[7].sync_cell_i                                                                                                    | pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0_36 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         pcie3_uscale_top_inst                                                                                                            |                 pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_top |     25(0.01%) |     25(0.01%) |      0(0.00%) |  0(0.00%) |   994(0.09%) |   3(0.17%) | 12(0.35%) | 0(0.00%) |     0(0.00%) |
|           init_ctrl_inst                                                                                                                 |                        pcie3_ultrascale_0pcie3_ultrascale_0_init_ctrl |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     8(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           pcie3_uscale_wrapper_inst                                                                                                      |             pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_wrapper |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   2(0.12%) | 12(0.35%) | 0(0.00%) |     0(0.00%) |
|             (pcie3_uscale_wrapper_inst)                                                                                                  |             pcie3_ultrascale_0pcie3_ultrascale_0_pcie3_uscale_wrapper |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             bram_inst                                                                                                                    |                             pcie3_ultrascale_0pcie3_ultrascale_0_bram |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   2(0.12%) | 12(0.35%) | 0(0.00%) |     0(0.00%) |
|               bram_cpl_inst                                                                                                              |                         pcie3_ultrascale_0pcie3_ultrascale_0_bram_cpl |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  8(0.23%) | 0(0.00%) |     0(0.00%) |
|                 CPL_FIFO_16KB.bram_16k_inst                                                                                              |                         pcie3_ultrascale_0pcie3_ultrascale_0_bram_16k |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  8(0.23%) | 0(0.00%) |     0(0.00%) |
|               bram_rep_inst                                                                                                              |                         pcie3_ultrascale_0pcie3_ultrascale_0_bram_rep |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   2(0.12%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 bram_rep_8k_inst                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_bram_rep_8k |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   2(0.12%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               bram_req_inst                                                                                                              |                         pcie3_ultrascale_0pcie3_ultrascale_0_bram_req |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  4(0.12%) | 0(0.00%) |     0(0.00%) |
|                 bram_req_8k_inst                                                                                                         |                      pcie3_ultrascale_0pcie3_ultrascale_0_bram_req_8k |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  4(0.12%) | 0(0.00%) |     0(0.00%) |
|           pipe_pipeline_inst                                                                                                             |                    pcie3_ultrascale_0pcie3_ultrascale_0_pipe_pipeline |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   974(0.09%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_2_lane.pipe_lane_1_inst                                                                                                 |                        pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   120(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_4_lane.pipe_lane_2_inst                                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_0 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   120(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_4_lane.pipe_lane_3_inst                                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_1 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   120(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_8_lane.pipe_lane_4_inst                                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_2 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   120(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_8_lane.pipe_lane_5_inst                                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_3 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   120(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_8_lane.pipe_lane_6_inst                                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_4 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   120(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_8_lane.pipe_lane_7_inst                                                                                                 |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_5 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   120(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_lane_0_inst                                                                                                             |                      pcie3_ultrascale_0pcie3_ultrascale_0_pipe_lane_6 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |   122(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             pipe_misc_inst                                                                                                               |                        pcie3_ultrascale_0pcie3_ultrascale_0_pipe_misc |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           tph_tbl_inst                                                                                                                   |                          pcie3_ultrascale_0pcie3_ultrascale_0_tph_tbl |     16(0.01%) |     16(0.01%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   1(0.06%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         rxcdrhold_i                                                                                                                      |                        pcie3_ultrascale_0pcie3_ultrascale_0_rxcdrhold |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     8(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (rxcdrhold_i)                                                                                                                  |                        pcie3_ultrascale_0pcie3_ultrascale_0_rxcdrhold |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           sync_rxcdrhold_req                                                                                                             |         pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync__parameterized5 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             sync_vec[0].sync_cell_i                                                                                                      |    pcie3_ultrascale_0pcie3_ultrascale_0_phy_sync_cell__parameterized0 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         user_reset_cdc                                                                                                                   |                   pcie3_ultrascale_0xpm_cdc_async_rst__parameterized0 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   host_pcieHostTop_pciehost                                                                                                              |                                                            mkPcieHost |   9074(1.69%) |   8298(1.54%) |    776(1.01%) |  0(0.00%) | 10067(0.94%) |  23(1.33%) |  4(0.12%) | 0(0.00%) |     0(0.00%) |
|     (host_pcieHostTop_pciehost)                                                                                                          |                                                            mkPcieHost |    568(0.11%) |      0(0.00%) |    568(0.74%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     arbiter                                                                                                                              |                                                          mkTLPArbiter |    694(0.13%) |    694(0.13%) |      0(0.00%) |  0(0.00%) |  1051(0.10%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (arbiter)                                                                                                                          |                                                          mkTLPArbiter |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_in_fifo_0                                                                                                                      |                                             FIFO2__parameterized2_482 |    279(0.05%) |    279(0.05%) |      0(0.00%) |  0(0.00%) |   262(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_in_fifo_1                                                                                                                      |                                             FIFO2__parameterized2_483 |    139(0.03%) |    139(0.03%) |      0(0.00%) |  0(0.00%) |   262(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_in_fifo_2                                                                                                                      |                                             FIFO2__parameterized2_484 |    142(0.03%) |    142(0.03%) |      0(0.00%) |  0(0.00%) |   262(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_out_fifo                                                                                                                       |                                             FIFO2__parameterized2_485 |    134(0.02%) |    134(0.02%) |      0(0.00%) |  0(0.00%) |   262(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     csr                                                                                                                                  |                                            mkPcieControlAndStatusRegs |   1540(0.29%) |   1540(0.29%) |      0(0.00%) |  0(0.00%) |  2775(0.26%) |   1(0.06%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (csr)                                                                                                                              |                                            mkPcieControlAndStatusRegs |     35(0.01%) |     35(0.01%) |      0(0.00%) |  0(0.00%) |  1876(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       bramRequestFifo                                                                                                                    |                                                 FIFO2__parameterized4 |     72(0.01%) |     72(0.01%) |      0(0.00%) |  0(0.00%) |   132(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       bramResponseFifo                                                                                                                   |                                             FIFO2__parameterized5_467 |    199(0.04%) |    199(0.04%) |      0(0.00%) |  0(0.00%) |   386(0.04%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       changeFifo_memory                                                                                                                  |                                                                 BRAM2 |     79(0.01%) |     79(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   1(0.06%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrIsMsixAddrFifo                                                                                                                  |                                             FIFO2__parameterized6_468 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrOneHotFifo000                                                                                                                   |                                             FIFO2__parameterized7_469 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrOneHotFifo774                                                                                                                   |                                                 FIFO2__parameterized8 |    310(0.06%) |    310(0.06%) |      0(0.00%) |  0(0.00%) |    38(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrOneHotFifo992                                                                                                                   |                                             FIFO2__parameterized7_470 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrRagBeatFifo                                                                                                                     |                                                 FIFO2__parameterized9 |    434(0.08%) |    434(0.08%) |      0(0.00%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrRag_addrBeatFifo                                                                                                                |                                             FIFO2__parameterized9_471 |     51(0.01%) |     51(0.01%) |      0(0.00%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrRag_requestFifo                                                                                                                 |                                             FIFO1__parameterized1_472 |     42(0.01%) |     42(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrWagBeatFifo                                                                                                                     |                                             FIFO2__parameterized9_473 |     63(0.01%) |     63(0.01%) |      0(0.00%) |  0(0.00%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrWagIsMsixAddrFifo                                                                                                               |                                             FIFO2__parameterized6_474 |      5(0.01%) |      5(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrWagOneHotFifo768                                                                                                                |                                            FIFO2__parameterized10_475 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrWagOneHotFifo792                                                                                                                |                                            FIFO2__parameterized11_476 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrWag_addrBeatFifo                                                                                                                |                                             FIFO2__parameterized9_477 |     26(0.01%) |     26(0.01%) |      0(0.00%) |  0(0.00%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       csrWag_requestFifo                                                                                                                 |                                             FIFO1__parameterized1_478 |     42(0.01%) |     42(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       readResponseFifo                                                                                                                   |                                            FIFO2__parameterized12_479 |     75(0.01%) |     75(0.01%) |      0(0.00%) |  0(0.00%) |    66(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       writeDataFifo                                                                                                                      |                                            FIFO2__parameterized12_480 |     52(0.01%) |     52(0.01%) |      0(0.00%) |  0(0.00%) |    79(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       writeDoneFifo                                                                                                                      |                                            FIFO2__parameterized13_481 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     dispatcher                                                                                                                           |                                                       mkTLPDispatcher |    427(0.08%) |    427(0.08%) |      0(0.00%) |  0(0.00%) |   764(0.07%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (dispatcher)                                                                                                                       |                                                       mkTLPDispatcher |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_in_fifo                                                                                                                        |                                             FIFO2__parameterized2_462 |    153(0.03%) |    153(0.03%) |      0(0.00%) |  0(0.00%) |   249(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_out_fifo_0                                                                                                                     |                                             FIFO2__parameterized2_463 |    136(0.03%) |    136(0.03%) |      0(0.00%) |  0(0.00%) |   254(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_out_fifo_1                                                                                                                     |                                             FIFO2__parameterized2_464 |    135(0.03%) |    135(0.03%) |      0(0.00%) |  0(0.00%) |   254(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_out_fifo_2                                                                                                                     |                                             FIFO2__parameterized2_465 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlp_out_fifo_3                                                                                                                     |                                             FIFO2__parameterized2_466 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     intr                                                                                                                                 |                                                        mkMemInterrupt |    384(0.07%) |    296(0.06%) |     88(0.11%) |  0(0.00%) |   246(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (intr)                                                                                                                             |                                                        mkMemInterrupt |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       interruptRequestFifo                                                                                                               |                                                FIFO2__parameterized14 |    206(0.04%) |    206(0.04%) |      0(0.00%) |  0(0.00%) |    74(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlpOutFifo                                                                                                                         |                                         SizedFIFO__parameterized0_461 |    176(0.03%) |     88(0.02%) |     88(0.11%) |  0(0.00%) |   139(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     mvec_0                                                                                                                               |                                                           mkPcieToMem |   1013(0.19%) |   1013(0.19%) |      0(0.00%) |  0(0.00%) |   692(0.06%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (mvec_0)                                                                                                                           |                                                           mkPcieToMem |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |   284(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       readDataFifo                                                                                                                       |                                         SizedFIFO__parameterized1_456 |    689(0.13%) |    689(0.13%) |      0(0.00%) |  0(0.00%) |    57(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       readHeaderFifo                                                                                                                     |                                         SizedFIFO__parameterized1_457 |     91(0.02%) |     91(0.02%) |      0(0.00%) |  0(0.00%) |    89(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlpOutFifo                                                                                                                         |                                         SizedFIFO__parameterized0_458 |     95(0.02%) |     95(0.02%) |      0(0.00%) |  0(0.00%) |   139(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       writeDataFifo                                                                                                                      |                                         SizedFIFO__parameterized1_459 |     50(0.01%) |     50(0.01%) |      0(0.00%) |  0(0.00%) |    47(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       writeHeaderFifo                                                                                                                    |                                         SizedFIFO__parameterized1_460 |     78(0.01%) |     78(0.01%) |      0(0.00%) |  0(0.00%) |    76(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     mvec_1                                                                                                                               |                                                       mkPcieToMem_427 |   1069(0.20%) |   1069(0.20%) |      0(0.00%) |  0(0.00%) |   712(0.07%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (mvec_1)                                                                                                                           |                                                       mkPcieToMem_427 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |   284(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       readDataFifo                                                                                                                       |                                             SizedFIFO__parameterized1 |    725(0.13%) |    725(0.13%) |      0(0.00%) |  0(0.00%) |    57(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       readHeaderFifo                                                                                                                     |                                         SizedFIFO__parameterized1_453 |    100(0.02%) |    100(0.02%) |      0(0.00%) |  0(0.00%) |    98(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlpOutFifo                                                                                                                         |                                             SizedFIFO__parameterized0 |     95(0.02%) |     95(0.02%) |      0(0.00%) |  0(0.00%) |   139(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       writeDataFifo                                                                                                                      |                                         SizedFIFO__parameterized1_454 |     51(0.01%) |     51(0.01%) |      0(0.00%) |  0(0.00%) |    47(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       writeHeaderFifo                                                                                                                    |                                         SizedFIFO__parameterized1_455 |     89(0.02%) |     89(0.02%) |      0(0.00%) |  0(0.00%) |    87(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     sEngine                                                                                                                              |                                                      mkMemToPcieSynth |   1877(0.35%) |   1757(0.33%) |    120(0.16%) |  0(0.00%) |  1897(0.18%) |   0(0.00%) |  4(0.12%) | 0(0.00%) |     0(0.00%) |
|       (sEngine)                                                                                                                          |                                                      mkMemToPcieSynth |     64(0.01%) |     64(0.01%) |      0(0.00%) |  0(0.00%) |   272(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionMimo_fifos_0                                                                                              |                                         SizedFIFO__parameterized2_433 |     70(0.01%) |     46(0.01%) |     24(0.03%) |  0(0.00%) |    43(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionMimo_fifos_1                                                                                              |                                         SizedFIFO__parameterized2_434 |     70(0.01%) |     46(0.01%) |     24(0.03%) |  0(0.00%) |    43(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionMimo_fifos_2                                                                                              |                                         SizedFIFO__parameterized2_435 |     72(0.01%) |     48(0.01%) |     24(0.03%) |  0(0.00%) |    43(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionMimo_fifos_3                                                                                              |                                         SizedFIFO__parameterized2_436 |     70(0.01%) |     46(0.01%) |     24(0.03%) |  0(0.00%) |    43(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionMimo_inCountFifo                                                                                          |                                                FIFO2__parameterized11 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionMimo_inFifo                                                                                               |                                            FIFO2__parameterized15_437 |    131(0.02%) |    131(0.02%) |      0(0.00%) |  0(0.00%) |   258(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionMimo_posFifo                                                                                              |                                             FIFO2__parameterized7_438 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionMimo_weFifo                                                                                               |                                            FIFO2__parameterized16_439 |     16(0.01%) |     16(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionTagMimo_fifos_0                                                                                           |                                             SizedFIFO__parameterized3 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionTagMimo_fifos_1                                                                                           |                                         SizedFIFO__parameterized3_440 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionTagMimo_fifos_2                                                                                           |                                         SizedFIFO__parameterized3_441 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionTagMimo_fifos_3                                                                                           |                                         SizedFIFO__parameterized3_442 |     29(0.01%) |     21(0.01%) |      8(0.01%) |  0(0.00%) |    18(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionTagMimo_inCountFifo                                                                                       |                                            FIFO2__parameterized11_443 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionTagMimo_inFifo                                                                                            |                                                FIFO2__parameterized17 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    20(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionTagMimo_posFifo                                                                                           |                                             FIFO2__parameterized7_444 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_completionTagMimo_weFifo                                                                                            |                                            FIFO2__parameterized16_445 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_doneTag                                                                                                             |                                             SizedFIFO__parameterized4 |    101(0.02%) |     93(0.02%) |      8(0.01%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_readReqFifo                                                                                                         |                                                FIFO2__parameterized18 |    168(0.03%) |    168(0.03%) |      0(0.00%) |  0(0.00%) |   102(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_tlpDecodeFifo                                                                                                       |                                             FIFO2__parameterized2_446 |    323(0.06%) |    323(0.06%) |      0(0.00%) |  0(0.00%) |   262(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_tlpInFifo                                                                                                           |                                             FIFO2__parameterized2_447 |    136(0.03%) |    136(0.03%) |      0(0.00%) |  0(0.00%) |   262(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_tlpOutFifo                                                                                                          |                                             FIFO2__parameterized2_448 |    167(0.03%) |    167(0.03%) |      0(0.00%) |  0(0.00%) |   285(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_tlpWriteHeaderFifo                                                                                                  |                                                FIFO2__parameterized19 |    108(0.02%) |    108(0.02%) |      0(0.00%) |  0(0.00%) |   135(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_writeBurstCountFifo                                                                                                 |                                                FIFO2__parameterized20 |     24(0.01%) |     24(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory                                                                                |                                                 BRAM2__parameterized0 |     55(0.01%) |     55(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory                                                                                |                                             BRAM2__parameterized0_449 |     49(0.01%) |     49(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory                                                                                |                                             BRAM2__parameterized0_450 |     73(0.01%) |     73(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory                                                                                |                                             BRAM2__parameterized0_451 |     61(0.01%) |     61(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|       memSlaveEngine_writeTag                                                                                                            |                                         SizedFIFO__parameterized4_452 |     28(0.01%) |     20(0.01%) |      8(0.01%) |  0(0.00%) |    19(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     traceif                                                                                                                              |                                                          mkPcieTracer |   1502(0.28%) |   1502(0.28%) |      0(0.00%) |  0(0.00%) |  1918(0.18%) |  22(1.27%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (traceif)                                                                                                                          |                                                          mkPcieTracer |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |   248(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fromPcieTraceBram_cbram_bram                                                                                                       |                                                 BRAM2__parameterized1 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |  11(0.64%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fromPcieTraceBram_cbram_responseFifo_0                                                                                             |                                                 FIFO2__parameterized5 |    201(0.04%) |    201(0.04%) |      0(0.00%) |  0(0.00%) |   386(0.04%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       isRootBroadcastMessage                                                                                                             |                                                 FIFO2__parameterized6 |    301(0.06%) |    301(0.06%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlpBusResponseFifo                                                                                                                 |                                             FIFO2__parameterized2_428 |    235(0.04%) |    235(0.04%) |      0(0.00%) |  0(0.00%) |   308(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlpFromBusFifo                                                                                                                     |                                             FIFO2__parameterized2_429 |    159(0.03%) |    159(0.03%) |      0(0.00%) |  0(0.00%) |   302(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlpToBusFifo                                                                                                                       |                                             FIFO2__parameterized2_430 |    139(0.03%) |    139(0.03%) |      0(0.00%) |  0(0.00%) |   260(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       tlpTraceBramWrAddrFifo                                                                                                             |                                                FIFO2__parameterized21 |     61(0.01%) |     61(0.01%) |      0(0.00%) |  0(0.00%) |    24(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       toPcieTraceBram_cbram_bram                                                                                                         |                                             BRAM2__parameterized1_431 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |  11(0.64%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       toPcieTraceBram_cbram_responseFifo_0                                                                                               |                                             FIFO2__parameterized5_432 |    397(0.07%) |    397(0.07%) |      0(0.00%) |  0(0.00%) |   386(0.04%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   intrFifo                                                                                                                               |                                             FIFO2__parameterized16__5 |      8(0.01%) |      8(0.01%) |      0(0.00%) |  0(0.00%) |     7(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   memCnx_0_1_GetPutWithClocks_inst_mkConnectionWithClocks_1_synchronizer                                                                 |                                              SyncFIFO__parameterized0 |     99(0.02%) |     19(0.01%) |     80(0.10%) |  0(0.00%) |   186(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   memCnx_0_1_GetPutWithClocks_inst_mkConnectionWithClocks_2_synchronizer                                                                 |                                           SyncFIFO__parameterized1__1 |     51(0.01%) |     19(0.01%) |     32(0.04%) |  0(0.00%) |   104(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   memCnx_0_1_GetPutWithClocks_inst_mkConnectionWithClocks_3_synchronizer                                                                 |                                              SyncFIFO__parameterized1 |     51(0.01%) |     19(0.01%) |     32(0.04%) |  0(0.00%) |   103(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   memCnx_0_1_GetPutWithClocks_inst_mkConnectionWithClocks_4_synchronizer                                                                 |                                              SyncFIFO__parameterized2 |     27(0.01%) |     19(0.01%) |      8(0.01%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   memCnx_0_1_GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer                                                                   |                                              SyncFIFO__parameterized3 |    171(0.03%) |     19(0.01%) |    152(0.20%) |  0(0.00%) |   310(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   memCnx_0_1_rdDataQ                                                                                                                     |                                                FIFO2__parameterized22 |    137(0.03%) |    137(0.03%) |      0(0.00%) |  0(0.00%) |   266(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   memCnx_0_1_wrDataQ                                                                                                                     |                                                FIFO2__parameterized23 |    328(0.06%) |    328(0.06%) |      0(0.00%) |  0(0.00%) |   514(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalCnx_readCnx_dataCnx_synchronizer                                                                                                 |                                              SyncFIFO__parameterized4 |     43(0.01%) |     19(0.01%) |     24(0.03%) |  0(0.00%) |    86(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalCnx_readCnx_reqCnx_synchronizer                                                                                                  |                                              SyncFIFO__parameterized5 |     43(0.01%) |     19(0.01%) |     24(0.03%) |  0(0.00%) |    85(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalCnx_writeCnx_dataCnx_synchronizer                                                                                                |                                           SyncFIFO__parameterized4__1 |     43(0.01%) |     19(0.01%) |     24(0.03%) |  0(0.00%) |    87(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalCnx_writeCnx_doneCnx_synchronizer                                                                                                |                                           SyncFIFO__parameterized2__1 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    51(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalCnx_writeCnx_reqCnx_synchronizer                                                                                                 |                                           SyncFIFO__parameterized5__1 |     43(0.01%) |     19(0.01%) |     24(0.03%) |  0(0.00%) |    79(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_doneFifo                                                                                                            |                                                 FIFO1__parameterized2 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_readDataPipes_0_fifo                                                                                                |                                                FIFO2__parameterized12 |     46(0.01%) |     46(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_readDataPipes_1_fifo                                                                                                |                                              FIFO2__parameterized12_0 |     84(0.02%) |     84(0.02%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_read_data_funnel_buffs_0_0                                                                                          |                                            FIFO2__parameterized12__24 |     45(0.01%) |     45(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_req_ars                                                                                                             |                                                 FIFO1__parameterized3 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    31(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_req_aws                                                                                                             |                                               FIFO1__parameterized3_1 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    25(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_rs                                                                                                                  |                                                 FIFO1__parameterized0 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_writeDataPipes_0_fifo                                                                                               |                                              FIFO2__parameterized12_2 |     38(0.01%) |     38(0.01%) |      0(0.00%) |  0(0.00%) |    68(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_writeDataPipes_1_fifo                                                                                               |                                              FIFO2__parameterized12_3 |     38(0.01%) |     38(0.01%) |      0(0.00%) |  0(0.00%) |    68(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_write_data                                                                                                          |                                                FIFO2__parameterized24 |     43(0.01%) |     43(0.01%) |      0(0.00%) |  0(0.00%) |    70(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0                                                                                   |                                              FIFO2__parameterized24_4 |     37(0.01%) |     37(0.01%) |      0(0.00%) |  0(0.00%) |    68(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1                                                                                   |                                              FIFO2__parameterized24_5 |     37(0.01%) |     37(0.01%) |      0(0.00%) |  0(0.00%) |    68(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_ctrl_mux_ws                                                                                                                  |                                               FIFO1__parameterized0_6 |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_doneFifo                                                                                               |                                              FIFO1__parameterized2__9 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo                                                                                   |                                              FIFO2__parameterized12_7 |     44(0.01%) |     44(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo                                                                                   |                                              FIFO2__parameterized12_8 |     45(0.01%) |     45(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo                                                                                   |                                              FIFO2__parameterized12_9 |     84(0.02%) |     84(0.02%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo                                                                                   |                                             FIFO2__parameterized12_10 |     83(0.02%) |     83(0.02%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0                                                                             |                                             FIFO2__parameterized12_11 |     46(0.01%) |     46(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_req_ars                                                                                                |                                                 FIFO1__parameterized4 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_req_aws                                                                                                |                                              FIFO1__parameterized4_12 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |    23(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_rs                                                                                                     |                                                 FIFO1__parameterized5 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo                                                                                  |                                             FIFO2__parameterized12_13 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo                                                                                  |                                             FIFO2__parameterized12_14 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo                                                                                  |                                             FIFO2__parameterized12_15 |     32(0.01%) |     32(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo                                                                                  |                                             FIFO2__parameterized12_16 |     37(0.01%) |     37(0.01%) |      0(0.00%) |  0(0.00%) |    66(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_write_data                                                                                             |                                                FIFO2__parameterized25 |    110(0.02%) |    110(0.02%) |      0(0.00%) |  0(0.00%) |    70(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0                                                                      |                                             FIFO2__parameterized25_17 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1                                                                      |                                             FIFO2__parameterized25_18 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2                                                                      |                                             FIFO2__parameterized25_19 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3                                                                      |                                             FIFO2__parameterized25_20 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    66(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_framework_ctrl_mux_rv_ws                                                                                                     |                                              FIFO1__parameterized5_21 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMMUIndicationProxy_rv                                                                                                       |                                             mkMMUIndicationProxySynth |    320(0.06%) |    320(0.06%) |      0(0.00%) |  0(0.00%) |   482(0.04%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (portalTop_lMMUIndicationProxy_rv)                                                                                                   |                                             mkMMUIndicationProxySynth |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |   131(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     dut                                                                                                                                  |                                                 mkMMUIndicationOutput |     95(0.02%) |     95(0.02%) |      0(0.00%) |  0(0.00%) |   144(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       indicationPipes                                                                                                                    |                                            mkMMUIndicationOutputPipes |     95(0.02%) |     95(0.02%) |      0(0.00%) |  0(0.00%) |   144(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_doneFifo                                                                                                                    |                                             FIFO1__parameterized2_404 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                                                                          |                                            FIFO2__parameterized26_405 |     91(0.02%) |     91(0.02%) |      0(0.00%) |  0(0.00%) |    26(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoReadAddrGenerator_requestFifo                                                                                           |                                             FIFO1__parameterized6_406 |     26(0.01%) |     26(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                                                                         |                                            FIFO2__parameterized26_407 |     14(0.01%) |     14(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteAddrGenerator_requestFifo                                                                                          |                                             FIFO1__parameterized6_408 |     25(0.01%) |     25(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteDoneFifo                                                                                                           |                                            FIFO2__parameterized13_409 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_req_ars                                                                                                                     |                                             FIFO1__parameterized6_410 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_req_aws                                                                                                                     |                                             FIFO1__parameterized6_411 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rs                                                                                                                          |                                             FIFO1__parameterized5_412 |     17(0.01%) |     17(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rsCtrl                                                                                                                      |                                             FIFO1__parameterized0_413 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rvFifo                                                                                                                      |                                            FIFO2__parameterized12_414 |     43(0.01%) |     43(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_ws                                                                                                                          |                                             FIFO1__parameterized5_415 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_wsCtrl                                                                                                                      |                                             FIFO1__parameterized0_416 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMMURequestWrapper_dut                                                                                                       |                                     mkMMURequestWrapperMemPortalPipes |    255(0.05%) |    255(0.05%) |      0(0.00%) |  0(0.00%) |   946(0.09%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (portalTop_lMMURequestWrapper_dut)                                                                                                   |                                     mkMMURequestWrapperMemPortalPipes |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |   132(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     dut                                                                                                                                  |                                                     mkMMURequestInput |     28(0.01%) |     28(0.01%) |      0(0.00%) |  0(0.00%) |   547(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (dut)                                                                                                                              |                                                     mkMMURequestInput |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |   347(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       idRequest_requestAdapter_fifo                                                                                                      |                                             FIFO1__parameterized1_400 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       idReturn_requestAdapter_fifo                                                                                                       |                                             FIFO1__parameterized1_401 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       region_requestAdapter_fifo                                                                                                         |                                                 FIFO1__parameterized7 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |   150(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       setInterface_requestAdapter_fifo                                                                                                   |                                                             FIFO1_402 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       sglist_requestAdapter_fifo                                                                                                         |                                             FIFO1__parameterized8_403 |     21(0.01%) |     21(0.01%) |      0(0.00%) |  0(0.00%) |    42(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_doneFifo                                                                                                                    |                                             FIFO1__parameterized2_386 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                                                                          |                                            FIFO2__parameterized26_387 |     59(0.01%) |     59(0.01%) |      0(0.00%) |  0(0.00%) |    26(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoReadAddrGenerator_requestFifo                                                                                           |                                             FIFO1__parameterized6_388 |     28(0.01%) |     28(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                                                                         |                                            FIFO2__parameterized26_389 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteAddrGenerator_requestFifo                                                                                          |                                             FIFO1__parameterized6_390 |     29(0.01%) |     29(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteDoneFifo                                                                                                           |                                            FIFO2__parameterized13_391 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_req_ars                                                                                                                     |                                             FIFO1__parameterized6_392 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_req_aws                                                                                                                     |                                             FIFO1__parameterized6_393 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rs                                                                                                                          |                                             FIFO1__parameterized9_394 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rsCtrl                                                                                                                      |                                             FIFO1__parameterized0_395 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rvFifo                                                                                                                      |                                            FIFO2__parameterized12_396 |     48(0.01%) |     48(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_writeDataFifo                                                                                                               |                                            FIFO2__parameterized12_397 |     32(0.01%) |     32(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_ws                                                                                                                          |                                             FIFO1__parameterized9_398 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_wsCtrl                                                                                                                      |                                             FIFO1__parameterized0_399 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMMU_mmu                                                                                                                     |                                                            mkMMUSynth |   1968(0.37%) |   1872(0.35%) |     96(0.13%) |  0(0.00%) |  1888(0.18%) |  10(0.58%) |  2(0.06%) | 0(0.00%) |     0(0.00%) |
|     (portalTop_lMMU_mmu)                                                                                                                 |                                                            mkMMUSynth |     85(0.02%) |     85(0.02%) |      0(0.00%) |  0(0.00%) |   104(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     configResponseFifo                                                                                                                   |                                                FIFO1__parameterized10 |     84(0.02%) |     84(0.02%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     dmaErrorFifo                                                                                                                         |                                                FIFO1__parameterized11 |     16(0.01%) |     16(0.01%) |      0(0.00%) |  0(0.00%) |    48(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     dmaErrorFifos_0                                                                                                                      |                                            FIFO1__parameterized11_371 |     24(0.01%) |     24(0.01%) |      0(0.00%) |  0(0.00%) |    46(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     dmaErrorFifos_1                                                                                                                      |                                            FIFO1__parameterized11_372 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     idResponseFifo                                                                                                                       |                                            FIFO1__parameterized10_373 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     6(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     idReturnFifo                                                                                                                         |                                            FIFO2__parameterized27_374 |      8(0.01%) |      8(0.01%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     incomingReqs_0                                                                                                                       |                                                FIFO2__parameterized28 |     53(0.01%) |     53(0.01%) |      0(0.00%) |  0(0.00%) |    92(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     incomingReqs_1                                                                                                                       |                                            FIFO2__parameterized28_375 |     50(0.01%) |     50(0.01%) |      0(0.00%) |  0(0.00%) |    92(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     offs1_0                                                                                                                              |                                             SizedFIFO__parameterized5 |     50(0.01%) |     34(0.01%) |     16(0.02%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     offs1_1                                                                                                                              |                                         SizedFIFO__parameterized5_376 |     50(0.01%) |     34(0.01%) |     16(0.02%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     pageResponseFifos_0                                                                                                                  |                                                FIFO2__parameterized29 |     46(0.01%) |     46(0.01%) |      0(0.00%) |  0(0.00%) |    82(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     pageResponseFifos_1                                                                                                                  |                                            FIFO2__parameterized29_377 |     73(0.01%) |     73(0.01%) |      0(0.00%) |  0(0.00%) |    82(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     regall_cbram_bram                                                                                                                    |                                                 BRAM2__parameterized2 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|     regall_cbram_responseFifo_0                                                                                                          |                                                FIFO2__parameterized30 |    342(0.06%) |    342(0.06%) |      0(0.00%) |  0(0.00%) |   244(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     regall_cbram_responseFifo_1                                                                                                          |                                            FIFO2__parameterized30_378 |    293(0.05%) |    293(0.05%) |      0(0.00%) |  0(0.00%) |   244(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     reqs0_0                                                                                                                              |                                             SizedFIFO__parameterized6 |     84(0.02%) |     52(0.01%) |     32(0.04%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     reqs0_1                                                                                                                              |                                         SizedFIFO__parameterized6_379 |     84(0.02%) |     52(0.01%) |     32(0.04%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     sglId_gen_comp_fifo                                                                                                                  |                                                FIFO2__parameterized31 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     sglId_gen_retFifo                                                                                                                    |                                            FIFO2__parameterized31_380 |    148(0.03%) |    148(0.03%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     sglId_gen_tagFifo                                                                                                                    |                                            FIFO2__parameterized31_381 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     stage3Params_0                                                                                                                       |                                                FIFO2__parameterized32 |    102(0.02%) |    102(0.02%) |      0(0.00%) |  0(0.00%) |   148(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     stage3Params_1                                                                                                                       |                                            FIFO2__parameterized32_382 |    102(0.02%) |    102(0.02%) |      0(0.00%) |  0(0.00%) |   148(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     stage4Params_0                                                                                                                       |                                            FIFO2__parameterized33_383 |    111(0.02%) |    111(0.02%) |      0(0.00%) |  0(0.00%) |    99(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     stage4Params_1                                                                                                                       |                                            FIFO2__parameterized33_384 |     75(0.01%) |     75(0.01%) |      0(0.00%) |  0(0.00%) |    99(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     translationTable_cbram_bram                                                                                                          |                                                 BRAM2__parameterized3 |      5(0.01%) |      5(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   6(0.35%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|     translationTable_cbram_responseFifo_0                                                                                                |                                                FIFO2__parameterized34 |     33(0.01%) |     33(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     translationTable_cbram_responseFifo_1                                                                                                |                                            FIFO2__parameterized34_385 |     33(0.01%) |     33(0.01%) |      0(0.00%) |  0(0.00%) |    58(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServerIndicationProxy_rv                                                                                                 |                                       mkMemServerIndicationProxySynth |    489(0.09%) |    489(0.09%) |      0(0.00%) |  0(0.00%) |   546(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (portalTop_lMemServerIndicationProxy_rv)                                                                                             |                                       mkMemServerIndicationProxySynth |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |   131(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     dut                                                                                                                                  |                                           mkMemServerIndicationOutput |    225(0.04%) |    225(0.04%) |      0(0.00%) |  0(0.00%) |   208(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       indicationPipes                                                                                                                    |                                      mkMemServerIndicationOutputPipes |    225(0.04%) |    225(0.04%) |      0(0.00%) |  0(0.00%) |   208(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_doneFifo                                                                                                                    |                                             FIFO1__parameterized2_358 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                                                                          |                                            FIFO2__parameterized26_359 |    119(0.02%) |    119(0.02%) |      0(0.00%) |  0(0.00%) |    26(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoReadAddrGenerator_requestFifo                                                                                           |                                             FIFO1__parameterized6_360 |     30(0.01%) |     30(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                                                                         |                                            FIFO2__parameterized26_361 |     14(0.01%) |     14(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteAddrGenerator_requestFifo                                                                                          |                                             FIFO1__parameterized6_362 |     28(0.01%) |     28(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteDoneFifo                                                                                                           |                                            FIFO2__parameterized13_363 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_req_ars                                                                                                                     |                                             FIFO1__parameterized6_364 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_req_aws                                                                                                                     |                                             FIFO1__parameterized6_365 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rs                                                                                                                          |                                             FIFO1__parameterized5_366 |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rsCtrl                                                                                                                      |                                             FIFO1__parameterized0_367 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rvFifo                                                                                                                      |                                            FIFO2__parameterized12_368 |     53(0.01%) |     53(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_ws                                                                                                                          |                                             FIFO1__parameterized5_369 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_wsCtrl                                                                                                                      |                                             FIFO1__parameterized0_370 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServerRequestWrapper_dut                                                                                                 |                               mkMemServerRequestWrapperMemPortalPipes |    274(0.05%) |    274(0.05%) |      0(0.00%) |  0(0.00%) |   492(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (portalTop_lMemServerRequestWrapper_dut)                                                                                             |                               mkMemServerRequestWrapperMemPortalPipes |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |   132(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     dut                                                                                                                                  |                                               mkMemServerRequestInput |     53(0.01%) |     53(0.01%) |      0(0.00%) |  0(0.00%) |    85(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (dut)                                                                                                                              |                                               mkMemServerRequestInput |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       addrTrans_requestAdapter_fifo                                                                                                      |                                                             FIFO1_355 |     33(0.01%) |     33(0.01%) |      0(0.00%) |  0(0.00%) |    54(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       memoryTraffic_requestAdapter_fifo                                                                                                  |                                             FIFO1__parameterized0_356 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       setTileState_requestAdapter_fifo                                                                                                   |                                                FIFO1__parameterized12 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       stateDbg_requestAdapter_fifo                                                                                                       |                                             FIFO1__parameterized0_357 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_doneFifo                                                                                                                    |                                             FIFO1__parameterized2_341 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoReadAddrGenerator_addrBeatFifo                                                                                          |                                            FIFO2__parameterized26_342 |     57(0.01%) |     57(0.01%) |      0(0.00%) |  0(0.00%) |    26(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoReadAddrGenerator_requestFifo                                                                                           |                                             FIFO1__parameterized6_343 |     26(0.01%) |     26(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteAddrGenerator_addrBeatFifo                                                                                         |                                            FIFO2__parameterized26_344 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteAddrGenerator_requestFifo                                                                                          |                                             FIFO1__parameterized6_345 |     27(0.01%) |     27(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_fifoWriteDoneFifo                                                                                                           |                                            FIFO2__parameterized13_346 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_req_ars                                                                                                                     |                                             FIFO1__parameterized6_347 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_req_aws                                                                                                                     |                                             FIFO1__parameterized6_348 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rs                                                                                                                          |                                             FIFO1__parameterized5_349 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rsCtrl                                                                                                                      |                                             FIFO1__parameterized0_350 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_rvFifo                                                                                                                      |                                            FIFO2__parameterized12_351 |     43(0.01%) |     43(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_writeDataFifo                                                                                                               |                                            FIFO2__parameterized12_352 |     39(0.01%) |     39(0.01%) |      0(0.00%) |  0(0.00%) |    66(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_ws                                                                                                                          |                                             FIFO1__parameterized5_353 |      5(0.01%) |      5(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     memslave_wsCtrl                                                                                                                      |                                             FIFO1__parameterized0_354 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_mmu_servers_0_tokFifo                                                                                      |                                             SizedFIFO__parameterized7 |     16(0.01%) |     14(0.01%) |      2(0.01%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_clientBurstLen                                                                                   |                                                               RegFile |     20(0.01%) |     12(0.01%) |      8(0.01%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_clientData_memory                                                                                |                                                 BRAM2__parameterized4 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore                                                            |                                             SizedFIFO__parameterized8 |    684(0.13%) |    532(0.10%) |    152(0.20%) |  0(0.00%) |   268(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_clientRequest                                                                                    |                                             SizedFIFO__parameterized9 |     83(0.02%) |     51(0.01%) |     32(0.04%) |  0(0.00%) |    42(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_clientSelect                                                                                     |                                                 FIFO2__parameterized7 |     14(0.01%) |     14(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_dmaErrorFifo                                                                                     |                                                FIFO2__parameterized35 |     39(0.01%) |     39(0.01%) |      0(0.00%) |  0(0.00%) |    69(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_serverData                                                                                       |                                             FIFO2__parameterized23_22 |    272(0.05%) |    272(0.05%) |      0(0.00%) |  0(0.00%) |   522(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_memory                                                                          |                                                 BRAM2__parameterized5 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   1(0.06%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore                                                      |                                            SizedFIFO__parameterized10 |     30(0.01%) |     22(0.01%) |      8(0.01%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore                                                      |                                         SizedFIFO__parameterized10_23 |     68(0.01%) |     52(0.01%) |     16(0.02%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_serverRequest                                                                                    |                                             FIFO2__parameterized22_24 |    121(0.02%) |    121(0.02%) |      0(0.00%) |  0(0.00%) |   126(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_serverTag                                                                                        |                                                FIFO2__parameterized16 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo                                                                                |                                             FIFO2__parameterized16_25 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_tag_gen_retFifo                                                                                  |                                             FIFO2__parameterized16_26 |     48(0.01%) |     48(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo                                                                                  |                                             FIFO2__parameterized16_27 |     27(0.01%) |     27(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_addrReqFifo                                                                                                |                                                FIFO2__parameterized27 |     31(0.01%) |     31(0.01%) |      0(0.00%) |  0(0.00%) |    34(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_mmu_servers_0_tokFifo                                                                                      |                                          SizedFIFO__parameterized7_28 |     17(0.01%) |     15(0.01%) |      2(0.01%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_clientRequest                                                                                    |                                          SizedFIFO__parameterized9_29 |     92(0.02%) |     60(0.01%) |     32(0.04%) |  0(0.00%) |    42(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_clientResponse                                                                                   |                                                FIFO2__parameterized36 |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_clientWriteData_0                                                                                |                                             FIFO2__parameterized23_30 |    263(0.05%) |    263(0.05%) |      0(0.00%) |  0(0.00%) |   517(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_dmaErrorFifo                                                                                     |                                             FIFO2__parameterized35_31 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |    70(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_memDataFifo                                                                                      |                                            FIFO2__parameterized23__20 |    270(0.05%) |    270(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_respFifos_memory                                                                                 |                                                 BRAM2__parameterized6 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterB_outDataCore                                                             |                                            SizedFIFO__parameterized11 |     30(0.01%) |     22(0.01%) |      8(0.01%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_serverProcessing                                                                                 |                                            SizedFIFO__parameterized12 |    196(0.04%) |    180(0.03%) |     16(0.02%) |  0(0.00%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_serverRequest                                                                                    |                                             FIFO2__parameterized22_32 |    131(0.02%) |    131(0.02%) |      0(0.00%) |  0(0.00%) |   126(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_tag_gen_comp_fifo                                                                                |                                             FIFO2__parameterized16_33 |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_tag_gen_retFifo                                                                                  |                                             FIFO2__parameterized16_34 |     42(0.01%) |     42(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   portalTop_lMemServer_writer_writers_0_tag_gen_tagFifo                                                                                  |                                             FIFO2__parameterized16_35 |     30(0.01%) |     30(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_doneFifo                                                                                                            |                                              FIFO1__parameterized2_36 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_readDataPipes_0_fifo                                                                                                |                                             FIFO2__parameterized12_37 |     44(0.01%) |     44(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_readDataPipes_1_fifo                                                                                                |                                             FIFO2__parameterized12_38 |     84(0.02%) |     84(0.02%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_read_data_funnel_buffs_0_0                                                                                          |                                             FIFO2__parameterized12_39 |     44(0.01%) |     44(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_req_ars                                                                                                             |                                              FIFO1__parameterized4_40 |      8(0.01%) |      8(0.01%) |      0(0.00%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_req_aws                                                                                                             |                                              FIFO1__parameterized4_41 |      8(0.01%) |      8(0.01%) |      0(0.00%) |  0(0.00%) |    23(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_rs                                                                                                                  |                                              FIFO1__parameterized0_42 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_writeDataPipes_0_fifo                                                                                               |                                             FIFO2__parameterized12_43 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_writeDataPipes_1_fifo                                                                                               |                                             FIFO2__parameterized12_44 |     37(0.01%) |     37(0.01%) |      0(0.00%) |  0(0.00%) |    66(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_write_data                                                                                                          |                                             FIFO2__parameterized24_45 |     44(0.01%) |     44(0.01%) |      0(0.00%) |  0(0.00%) |    68(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0                                                                                   |                                             FIFO2__parameterized24_46 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1                                                                                   |                                             FIFO2__parameterized24_47 |     36(0.01%) |     36(0.01%) |      0(0.00%) |  0(0.00%) |    66(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_ctrl_mux_rv_ws                                                                                                                  |                                              FIFO1__parameterized0_48 |      7(0.01%) |      7(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashIndicationOutput                                                                                                          |                                               mkFlashIndicationOutput |    131(0.02%) |    131(0.02%) |      0(0.00%) |  0(0.00%) |   230(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     indicationPipes                                                                                                                      |                                          mkFlashIndicationOutputPipes |    131(0.02%) |    131(0.02%) |      0(0.00%) |  0(0.00%) |   230(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashRequestInput                                                                                                              |                                                   mkFlashRequestInput |     63(0.01%) |     63(0.01%) |      0(0.00%) |  0(0.00%) |   289(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashRequestInput)                                                                                                          |                                                   mkFlashRequestInput |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |   111(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     debugDumpReq_requestAdapter_fifo                                                                                                     |                                                 FIFO1__parameterized1 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     eraseBlock_requestAdapter_fifo                                                                                                       |                                                 FIFO1__parameterized8 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |    31(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     readPage_requestAdapter_fifo                                                                                                         |                                                FIFO1__parameterized13 |     23(0.01%) |     23(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     setDebugVals_requestAdapter_fifo                                                                                                     |                                                                 FIFO1 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     setDmaReadRef_requestAdapter_fifo                                                                                                    |                                             FIFO1__parameterized1_337 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     setDmaWriteRef_requestAdapter_fifo                                                                                                   |                                             FIFO1__parameterized1_338 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    33(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     start_requestAdapter_fifo                                                                                                            |                                             FIFO1__parameterized1_339 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     writePage_requestAdapter_fifo                                                                                                        |                                            FIFO1__parameterized13_340 |     25(0.01%) |     25(0.01%) |      0(0.00%) |  0(0.00%) |    39(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_ackTempQ_0                                                                                                            |                                                FIFO2__parameterized37 |     14(0.01%) |     14(0.01%) |      0(0.00%) |  0(0.00%) |    20(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_ackTempQ_1                                                                                                            |                                             FIFO2__parameterized37_49 |     19(0.01%) |     19(0.01%) |      0(0.00%) |  0(0.00%) |    20(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_bramFifoVec_0                                                                                                         |                                                 mkBRAMFIFOVectorSynth |   3693(0.69%) |   2691(0.50%) |   1002(1.30%) |  0(0.00%) |  3249(0.30%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_bramFifoVec_0)                                                                                                     |                                                 mkBRAMFIFOVectorSynth |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |  1785(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_deqQ                                                                                                                     |                                        SizedFIFO__parameterized13_329 |    437(0.08%) |    301(0.06%) |    136(0.18%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqIdxQ                                                                                                                  |                                            FIFO2__parameterized16_330 |    492(0.09%) |    492(0.09%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInIdxQ                                                                                                                |                                            FIFO2__parameterized16_331 |    234(0.04%) |    234(0.04%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInQ                                                                                                                   |                                            FIFO2__parameterized23_332 |    400(0.07%) |    400(0.07%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqQ                                                                                                                     |                                            FIFO2__parameterized23_333 |    289(0.05%) |    289(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_memory                                                                                                        |                                             BRAM2__parameterized7_334 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_serverAdapterA_outDataCore                                                                                    |                                         SizedFIFO__parameterized8_335 |    810(0.15%) |    658(0.12%) |    152(0.20%) |  0(0.00%) |   271(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_readyIdxQ                                                                                                                |                                        SizedFIFO__parameterized14_336 |   1016(0.19%) |    302(0.06%) |    714(0.93%) |  0(0.00%) |    81(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_bramFifoVec_1                                                                                                         |                                              mkBRAMFIFOVectorSynth_50 |   3697(0.69%) |   2695(0.50%) |   1002(1.30%) |  0(0.00%) |  3260(0.30%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_bramFifoVec_1)                                                                                                     |                                              mkBRAMFIFOVectorSynth_50 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |  1785(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_deqQ                                                                                                                     |                                        SizedFIFO__parameterized13_321 |    437(0.08%) |    301(0.06%) |    136(0.18%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqIdxQ                                                                                                                  |                                            FIFO2__parameterized16_322 |    492(0.09%) |    492(0.09%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInIdxQ                                                                                                                |                                            FIFO2__parameterized16_323 |    234(0.04%) |    234(0.04%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInQ                                                                                                                   |                                            FIFO2__parameterized23_324 |    400(0.07%) |    400(0.07%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqQ                                                                                                                     |                                            FIFO2__parameterized23_325 |    289(0.05%) |    289(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_memory                                                                                                        |                                             BRAM2__parameterized7_326 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_serverAdapterA_outDataCore                                                                                    |                                         SizedFIFO__parameterized8_327 |    812(0.15%) |    660(0.12%) |    152(0.20%) |  0(0.00%) |   272(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_readyIdxQ                                                                                                                |                                        SizedFIFO__parameterized14_328 |   1018(0.19%) |    304(0.06%) |    714(0.93%) |  0(0.00%) |    91(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_bramFifoVec_2                                                                                                         |                                              mkBRAMFIFOVectorSynth_51 |   3691(0.69%) |   2689(0.50%) |   1002(1.30%) |  0(0.00%) |  3257(0.30%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_bramFifoVec_2)                                                                                                     |                                              mkBRAMFIFOVectorSynth_51 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |  1785(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_deqQ                                                                                                                     |                                        SizedFIFO__parameterized13_313 |    437(0.08%) |    301(0.06%) |    136(0.18%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqIdxQ                                                                                                                  |                                            FIFO2__parameterized16_314 |    492(0.09%) |    492(0.09%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInIdxQ                                                                                                                |                                            FIFO2__parameterized16_315 |    234(0.04%) |    234(0.04%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInQ                                                                                                                   |                                            FIFO2__parameterized23_316 |    400(0.07%) |    400(0.07%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqQ                                                                                                                     |                                            FIFO2__parameterized23_317 |    289(0.05%) |    289(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_memory                                                                                                        |                                             BRAM2__parameterized7_318 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_serverAdapterA_outDataCore                                                                                    |                                         SizedFIFO__parameterized8_319 |    808(0.15%) |    656(0.12%) |    152(0.20%) |  0(0.00%) |   269(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_readyIdxQ                                                                                                                |                                        SizedFIFO__parameterized14_320 |   1016(0.19%) |    302(0.06%) |    714(0.93%) |  0(0.00%) |    91(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_bramFifoVec_3                                                                                                         |                                              mkBRAMFIFOVectorSynth_52 |   3695(0.69%) |   2693(0.50%) |   1002(1.30%) |  0(0.00%) |  3259(0.30%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_bramFifoVec_3)                                                                                                     |                                              mkBRAMFIFOVectorSynth_52 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |  1785(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_deqQ                                                                                                                     |                                        SizedFIFO__parameterized13_305 |    437(0.08%) |    301(0.06%) |    136(0.18%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqIdxQ                                                                                                                  |                                            FIFO2__parameterized16_306 |    492(0.09%) |    492(0.09%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInIdxQ                                                                                                                |                                            FIFO2__parameterized16_307 |    234(0.04%) |    234(0.04%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInQ                                                                                                                   |                                            FIFO2__parameterized23_308 |    400(0.07%) |    400(0.07%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqQ                                                                                                                     |                                            FIFO2__parameterized23_309 |    289(0.05%) |    289(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_memory                                                                                                        |                                             BRAM2__parameterized7_310 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_serverAdapterA_outDataCore                                                                                    |                                         SizedFIFO__parameterized8_311 |    810(0.15%) |    658(0.12%) |    152(0.20%) |  0(0.00%) |   271(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_readyIdxQ                                                                                                                |                                        SizedFIFO__parameterized14_312 |   1018(0.19%) |    304(0.06%) |    714(0.93%) |  0(0.00%) |    91(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_bramFifoVec_4                                                                                                         |                                              mkBRAMFIFOVectorSynth_53 |   3693(0.69%) |   2691(0.50%) |   1002(1.30%) |  0(0.00%) |  3254(0.30%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_bramFifoVec_4)                                                                                                     |                                              mkBRAMFIFOVectorSynth_53 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |  1785(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_deqQ                                                                                                                     |                                        SizedFIFO__parameterized13_297 |    437(0.08%) |    301(0.06%) |    136(0.18%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqIdxQ                                                                                                                  |                                            FIFO2__parameterized16_298 |    492(0.09%) |    492(0.09%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInIdxQ                                                                                                                |                                            FIFO2__parameterized16_299 |    234(0.04%) |    234(0.04%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInQ                                                                                                                   |                                            FIFO2__parameterized23_300 |    400(0.07%) |    400(0.07%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqQ                                                                                                                     |                                            FIFO2__parameterized23_301 |    289(0.05%) |    289(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_memory                                                                                                        |                                             BRAM2__parameterized7_302 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_serverAdapterA_outDataCore                                                                                    |                                         SizedFIFO__parameterized8_303 |    810(0.15%) |    658(0.12%) |    152(0.20%) |  0(0.00%) |   271(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_readyIdxQ                                                                                                                |                                        SizedFIFO__parameterized14_304 |   1016(0.19%) |    302(0.06%) |    714(0.93%) |  0(0.00%) |    86(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_bramFifoVec_5                                                                                                         |                                              mkBRAMFIFOVectorSynth_54 |   3694(0.69%) |   2692(0.50%) |   1002(1.30%) |  0(0.00%) |  3259(0.30%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_bramFifoVec_5)                                                                                                     |                                              mkBRAMFIFOVectorSynth_54 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |  1785(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_deqQ                                                                                                                     |                                        SizedFIFO__parameterized13_289 |    437(0.08%) |    301(0.06%) |    136(0.18%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqIdxQ                                                                                                                  |                                            FIFO2__parameterized16_290 |    492(0.09%) |    492(0.09%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInIdxQ                                                                                                                |                                            FIFO2__parameterized16_291 |    234(0.04%) |    234(0.04%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInQ                                                                                                                   |                                            FIFO2__parameterized23_292 |    400(0.07%) |    400(0.07%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqQ                                                                                                                     |                                            FIFO2__parameterized23_293 |    289(0.05%) |    289(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_memory                                                                                                        |                                             BRAM2__parameterized7_294 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_serverAdapterA_outDataCore                                                                                    |                                         SizedFIFO__parameterized8_295 |    810(0.15%) |    658(0.12%) |    152(0.20%) |  0(0.00%) |   271(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_readyIdxQ                                                                                                                |                                        SizedFIFO__parameterized14_296 |   1017(0.19%) |    303(0.06%) |    714(0.93%) |  0(0.00%) |    91(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_bramFifoVec_6                                                                                                         |                                              mkBRAMFIFOVectorSynth_55 |   3695(0.69%) |   2693(0.50%) |   1002(1.30%) |  0(0.00%) |  3259(0.30%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_bramFifoVec_6)                                                                                                     |                                              mkBRAMFIFOVectorSynth_55 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |  1785(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_deqQ                                                                                                                     |                                        SizedFIFO__parameterized13_281 |    437(0.08%) |    301(0.06%) |    136(0.18%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqIdxQ                                                                                                                  |                                            FIFO2__parameterized16_282 |    492(0.09%) |    492(0.09%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInIdxQ                                                                                                                |                                            FIFO2__parameterized16_283 |    234(0.04%) |    234(0.04%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInQ                                                                                                                   |                                            FIFO2__parameterized23_284 |    400(0.07%) |    400(0.07%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqQ                                                                                                                     |                                            FIFO2__parameterized23_285 |    289(0.05%) |    289(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_memory                                                                                                        |                                             BRAM2__parameterized7_286 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_serverAdapterA_outDataCore                                                                                    |                                         SizedFIFO__parameterized8_287 |    810(0.15%) |    658(0.12%) |    152(0.20%) |  0(0.00%) |   271(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_readyIdxQ                                                                                                                |                                        SizedFIFO__parameterized14_288 |   1018(0.19%) |    304(0.06%) |    714(0.93%) |  0(0.00%) |    91(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_bramFifoVec_7                                                                                                         |                                              mkBRAMFIFOVectorSynth_56 |   3696(0.69%) |   2694(0.50%) |   1002(1.30%) |  0(0.00%) |  3258(0.30%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_bramFifoVec_7)                                                                                                     |                                              mkBRAMFIFOVectorSynth_56 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |  1785(0.17%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_deqQ                                                                                                                     |                                            SizedFIFO__parameterized13 |    437(0.08%) |    301(0.06%) |    136(0.18%) |  0(0.00%) |    29(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqIdxQ                                                                                                                  |                                            FIFO2__parameterized16_276 |    492(0.09%) |    492(0.09%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInIdxQ                                                                                                                |                                            FIFO2__parameterized16_277 |    234(0.04%) |    234(0.04%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqInQ                                                                                                                   |                                            FIFO2__parameterized23_278 |    400(0.07%) |    400(0.07%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_enqQ                                                                                                                     |                                            FIFO2__parameterized23_279 |    289(0.05%) |    289(0.05%) |      0(0.00%) |  0(0.00%) |   528(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_memory                                                                                                        |                                                 BRAM2__parameterized7 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_fifoBuffer_serverAdapterA_outDataCore                                                                                    |                                         SizedFIFO__parameterized8_280 |    809(0.15%) |    657(0.12%) |    152(0.20%) |  0(0.00%) |   270(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     bramFifoVec_readyIdxQ                                                                                                                |                                            SizedFIFO__parameterized14 |   1020(0.19%) |    306(0.06%) |    714(0.93%) |  0(0.00%) |    91(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_cycleStore_memory                                                                                                     |                                                 BRAM2__parameterized8 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   1(0.06%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_cycleStore_serverAdapterB_outDataCore                                                                                 |                                            SizedFIFO__parameterized15 |    175(0.03%) |    135(0.03%) |     40(0.05%) |  0(0.00%) |    69(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaRdReq2RespQ_0                                                                                                      |                                            SizedFIFO__parameterized16 |     26(0.01%) |     18(0.01%) |      8(0.01%) |  0(0.00%) |    15(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaRdReq2RespQ_1                                                                                                      |                                         SizedFIFO__parameterized16_57 |     38(0.01%) |     30(0.01%) |      8(0.01%) |  0(0.00%) |    15(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaRdReq2RespQ_2                                                                                                      |                                         SizedFIFO__parameterized16_58 |     46(0.01%) |     38(0.01%) |      8(0.01%) |  0(0.00%) |    15(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaRdReq2RespQ_3                                                                                                      |                                         SizedFIFO__parameterized16_59 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    15(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaRdReq2RespQ_4                                                                                                      |                                         SizedFIFO__parameterized16_60 |     26(0.01%) |     18(0.01%) |      8(0.01%) |  0(0.00%) |    15(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaRdReq2RespQ_5                                                                                                      |                                         SizedFIFO__parameterized16_61 |     47(0.01%) |     39(0.01%) |      8(0.01%) |  0(0.00%) |    15(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaRdReq2RespQ_6                                                                                                      |                                         SizedFIFO__parameterized16_62 |     24(0.01%) |     16(0.01%) |      8(0.01%) |  0(0.00%) |    15(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaRdReq2RespQ_7                                                                                                      |                                         SizedFIFO__parameterized16_63 |     49(0.01%) |     41(0.01%) |      8(0.01%) |  0(0.00%) |    15(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReadReqQ_0                                                                                                         |                                            SizedFIFO__parameterized17 |     41(0.01%) |     33(0.01%) |      8(0.01%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReadReqQ_1                                                                                                         |                                         SizedFIFO__parameterized17_64 |     43(0.01%) |     35(0.01%) |      8(0.01%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReadReqQ_2                                                                                                         |                                         SizedFIFO__parameterized17_65 |     41(0.01%) |     33(0.01%) |      8(0.01%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReadReqQ_3                                                                                                         |                                         SizedFIFO__parameterized17_66 |     42(0.01%) |     34(0.01%) |      8(0.01%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReadReqQ_4                                                                                                         |                                         SizedFIFO__parameterized17_67 |     40(0.01%) |     32(0.01%) |      8(0.01%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReadReqQ_5                                                                                                         |                                         SizedFIFO__parameterized17_68 |     40(0.01%) |     32(0.01%) |      8(0.01%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReadReqQ_6                                                                                                         |                                         SizedFIFO__parameterized17_69 |     40(0.01%) |     32(0.01%) |      8(0.01%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReadReqQ_7                                                                                                         |                                         SizedFIFO__parameterized17_70 |     41(0.01%) |     33(0.01%) |      8(0.01%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReq2RespQ_0                                                                                                        |                                            SizedFIFO__parameterized18 |     88(0.02%) |     64(0.01%) |     24(0.03%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReq2RespQ_1                                                                                                        |                                         SizedFIFO__parameterized18_71 |     86(0.02%) |     62(0.01%) |     24(0.03%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReq2RespQ_2                                                                                                        |                                         SizedFIFO__parameterized18_72 |     90(0.02%) |     66(0.01%) |     24(0.03%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReq2RespQ_3                                                                                                        |                                         SizedFIFO__parameterized18_73 |     88(0.02%) |     64(0.01%) |     24(0.03%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReq2RespQ_4                                                                                                        |                                         SizedFIFO__parameterized18_74 |     85(0.02%) |     61(0.01%) |     24(0.03%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReq2RespQ_5                                                                                                        |                                         SizedFIFO__parameterized18_75 |     94(0.02%) |     70(0.01%) |     24(0.03%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReq2RespQ_6                                                                                                        |                                         SizedFIFO__parameterized18_76 |     90(0.02%) |     66(0.01%) |     24(0.03%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaReq2RespQ_7                                                                                                        |                                         SizedFIFO__parameterized18_77 |     97(0.02%) |     73(0.01%) |     24(0.03%) |  0(0.00%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneFunnel_buffs_0_0                                                                                          |                                             FIFO2__parameterized36_78 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneFunnel_buffs_1_0                                                                                          |                                             FIFO2__parameterized36_79 |     13(0.01%) |     13(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneFunnel_buffs_1_1                                                                                          |                                             FIFO2__parameterized36_80 |     21(0.01%) |     21(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneQs_0                                                                                                      |                                             FIFO2__parameterized36_81 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneQs_1                                                                                                      |                                             FIFO2__parameterized36_82 |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneQs_2                                                                                                      |                                             FIFO2__parameterized36_83 |     17(0.01%) |     17(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneQs_3                                                                                                      |                                             FIFO2__parameterized36_84 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneQs_4                                                                                                      |                                             FIFO2__parameterized36_85 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneQs_5                                                                                                      |                                             FIFO2__parameterized36_86 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneQs_6                                                                                                      |                                             FIFO2__parameterized36_87 |     17(0.01%) |     17(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_dmaWriteDoneQs_7                                                                                                      |                                             FIFO2__parameterized36_88 |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_donePipe                                                                                                              |                                             FIFO2__parameterized36_89 |      4(0.01%) |      4(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCmdQ                                                                                                             |                                                FIFO2__parameterized33 |     55(0.01%) |     55(0.01%) |      0(0.00%) |  0(0.00%) |    84(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_ackQ                                                                                                     |                                            SizedFIFO__parameterized20 |     73(0.01%) |     49(0.01%) |     24(0.03%) |  0(0.00%) |    26(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_auroraIntra1                                                                                             |                                                        mkAuroraIntra1 |   1831(0.34%) |   1806(0.34%) |      0(0.00%) | 25(0.03%) |  3714(0.35%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_flashCtrls_0_auroraIntra1)                                                                                         |                                                        mkAuroraIntra1 |      5(0.01%) |      5(0.01%) |      0(0.00%) |  0(0.00%) |   316(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_auroraInQ                                                                                                              |                                            FIFO2__parameterized15_264 |    152(0.03%) |    152(0.03%) |      0(0.00%) |  0(0.00%) |   258(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_auroraOutQ                                                                                                             |                                            FIFO2__parameterized15_265 |    132(0.02%) |    132(0.02%) |      0(0.00%) |  0(0.00%) |   258(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_flowControlQ                                                                                                           |                                            FIFO2__parameterized10_266 |     43(0.01%) |     43(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_recvBufferQ                                                                                                            |                                        SizedFIFO__parameterized21_267 |    344(0.06%) |    344(0.06%) |      0(0.00%) |  0(0.00%) |   281(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_recvQ                                                                                                                  |                                          SyncFIFO__parameterized6_268 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |   272(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_sendQ                                                                                                                  |                                          SyncFIFO__parameterized6_269 |    240(0.04%) |    240(0.04%) |      0(0.00%) |  0(0.00%) |   276(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraIntraImport                                                                                                                    |                                               aurora_8b10b_fmc1_exdes |    905(0.17%) |    880(0.16%) |      0(0.00%) | 25(0.03%) |  2038(0.19%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (auroraIntraImport)                                                                                                                |                                               aurora_8b10b_fmc1_exdes |     28(0.01%) |     28(0.01%) |      0(0.00%) |  0(0.00%) |   131(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       aurora_module_i                                                                                                                    |                                             aurora_8b10b_fmc1_support |    877(0.16%) |    852(0.16%) |      0(0.00%) | 25(0.03%) |  1907(0.18%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         aurora_8b10b_fmc1_i                                                                                                              |                                                     aurora_8b10b_fmc1 |    875(0.16%) |    850(0.16%) |      0(0.00%) | 25(0.03%) |  1892(0.18%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst                                                                                                                           |                               aurora_8b10b_fmc1aurora_8b10b_fmc1_core |    875(0.16%) |    850(0.16%) |      0(0.00%) | 25(0.03%) |  1892(0.18%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (inst)                                                                                                                       |                               aurora_8b10b_fmc1aurora_8b10b_fmc1_core |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc1_aurora_lane_4byte_0_i                                                                                      |                  aurora_8b10b_fmc1aurora_8b10b_fmc1_AURORA_LANE_4BYTE |    148(0.03%) |    144(0.03%) |      0(0.00%) |  4(0.01%) |   359(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_err_detect_4byte_i                                                                                       |                aurora_8b10b_fmc1aurora_8b10b_fmc1_ERR_DETECT_4BYTE_45 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_hotplug_i                                                                                                |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_hotplug_46 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    41(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc1_hotplug_i)                                                                                            |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_hotplug_46 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    37(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rx_cc_cdc_sync                                                                                                           |        aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync__parameterized0_50 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_lane_init_sm_4byte_i                                                                                     |              aurora_8b10b_fmc1aurora_8b10b_fmc1_LANE_INIT_SM_4BYTE_47 |     22(0.01%) |     18(0.01%) |      0(0.00%) |  4(0.01%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_sym_dec_4byte_i                                                                                          |                   aurora_8b10b_fmc1aurora_8b10b_fmc1_SYM_DEC_4BYTE_48 |     69(0.01%) |     69(0.01%) |      0(0.00%) |  0(0.00%) |   190(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_sym_gen_4byte_i                                                                                          |                   aurora_8b10b_fmc1aurora_8b10b_fmc1_SYM_GEN_4BYTE_49 |     37(0.01%) |     37(0.01%) |      0(0.00%) |  0(0.00%) |    82(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc1_aurora_lane_4byte_1_i                                                                                      |                aurora_8b10b_fmc1aurora_8b10b_fmc1_AURORA_LANE_4BYTE_0 |    144(0.03%) |    140(0.03%) |      0(0.00%) |  4(0.01%) |   357(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_err_detect_4byte_i                                                                                       |                aurora_8b10b_fmc1aurora_8b10b_fmc1_ERR_DETECT_4BYTE_39 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_hotplug_i                                                                                                |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_hotplug_40 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    41(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc1_hotplug_i)                                                                                            |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_hotplug_40 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    37(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rx_cc_cdc_sync                                                                                                           |        aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync__parameterized0_44 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_lane_init_sm_4byte_i                                                                                     |              aurora_8b10b_fmc1aurora_8b10b_fmc1_LANE_INIT_SM_4BYTE_41 |     24(0.01%) |     20(0.01%) |      0(0.00%) |  4(0.01%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_sym_dec_4byte_i                                                                                          |                   aurora_8b10b_fmc1aurora_8b10b_fmc1_SYM_DEC_4BYTE_42 |     68(0.01%) |     68(0.01%) |      0(0.00%) |  0(0.00%) |   189(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_sym_gen_4byte_i                                                                                          |                   aurora_8b10b_fmc1aurora_8b10b_fmc1_SYM_GEN_4BYTE_43 |     33(0.01%) |     33(0.01%) |      0(0.00%) |  0(0.00%) |    81(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc1_aurora_lane_4byte_2_i                                                                                      |                aurora_8b10b_fmc1aurora_8b10b_fmc1_AURORA_LANE_4BYTE_1 |    151(0.03%) |    147(0.03%) |      0(0.00%) |  4(0.01%) |   357(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_err_detect_4byte_i                                                                                       |                aurora_8b10b_fmc1aurora_8b10b_fmc1_ERR_DETECT_4BYTE_33 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_hotplug_i                                                                                                |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_hotplug_34 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    41(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc1_hotplug_i)                                                                                            |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_hotplug_34 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    37(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rx_cc_cdc_sync                                                                                                           |        aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync__parameterized0_38 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_lane_init_sm_4byte_i                                                                                     |              aurora_8b10b_fmc1aurora_8b10b_fmc1_LANE_INIT_SM_4BYTE_35 |     24(0.01%) |     20(0.01%) |      0(0.00%) |  4(0.01%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_sym_dec_4byte_i                                                                                          |                   aurora_8b10b_fmc1aurora_8b10b_fmc1_SYM_DEC_4BYTE_36 |     73(0.01%) |     73(0.01%) |      0(0.00%) |  0(0.00%) |   189(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_sym_gen_4byte_i                                                                                          |                   aurora_8b10b_fmc1aurora_8b10b_fmc1_SYM_GEN_4BYTE_37 |     33(0.01%) |     33(0.01%) |      0(0.00%) |  0(0.00%) |    81(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc1_aurora_lane_4byte_3_i                                                                                      |                aurora_8b10b_fmc1aurora_8b10b_fmc1_AURORA_LANE_4BYTE_2 |    168(0.03%) |    164(0.03%) |      0(0.00%) |  4(0.01%) |   360(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_err_detect_4byte_i                                                                                       |                   aurora_8b10b_fmc1aurora_8b10b_fmc1_ERR_DETECT_4BYTE |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_hotplug_i                                                                                                |                            aurora_8b10b_fmc1aurora_8b10b_fmc1_hotplug |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    41(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc1_hotplug_i)                                                                                            |                            aurora_8b10b_fmc1aurora_8b10b_fmc1_hotplug |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    37(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rx_cc_cdc_sync                                                                                                           |        aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync__parameterized0_32 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_lane_init_sm_4byte_i                                                                                     |                 aurora_8b10b_fmc1aurora_8b10b_fmc1_LANE_INIT_SM_4BYTE |     24(0.01%) |     20(0.01%) |      0(0.00%) |  4(0.01%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_sym_dec_4byte_i                                                                                          |                      aurora_8b10b_fmc1aurora_8b10b_fmc1_SYM_DEC_4BYTE |     73(0.01%) |     73(0.01%) |      0(0.00%) |  0(0.00%) |   189(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_sym_gen_4byte_i                                                                                          |                      aurora_8b10b_fmc1aurora_8b10b_fmc1_SYM_GEN_4BYTE |     49(0.01%) |     49(0.01%) |      0(0.00%) |  0(0.00%) |    84(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc1_global_logic_i                                                                                             |                       aurora_8b10b_fmc1aurora_8b10b_fmc1_GLOBAL_LOGIC |     53(0.01%) |     47(0.01%) |      0(0.00%) |  6(0.01%) |   126(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               channel_err_detect_i                                                                                                       |                 aurora_8b10b_fmc1aurora_8b10b_fmc1_CHANNEL_ERR_DETECT |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               channel_init_sm_i                                                                                                          |                    aurora_8b10b_fmc1aurora_8b10b_fmc1_CHANNEL_INIT_SM |     41(0.01%) |     36(0.01%) |      0(0.00%) |  5(0.01%) |    61(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               idle_and_ver_gen_i                                                                                                         |                   aurora_8b10b_fmc1aurora_8b10b_fmc1_IDLE_AND_VER_GEN |     11(0.01%) |     10(0.01%) |      0(0.00%) |  1(0.01%) |    60(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc1_rx_stream_i                                                                                                |                          aurora_8b10b_fmc1aurora_8b10b_fmc1_RX_STREAM |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc1_tx_stream_i                                                                                                |                          aurora_8b10b_fmc1aurora_8b10b_fmc1_TX_STREAM |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             core_reset_logic_i                                                                                                           |                        aurora_8b10b_fmc1aurora_8b10b_fmc1_RESET_LOGIC |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (core_reset_logic_i)                                                                                                       |                        aurora_8b10b_fmc1aurora_8b10b_fmc1_RESET_LOGIC |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     9(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               link_reset_cdc_sync                                                                                                        |        aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync__parameterized0_30 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               tx_lock_cdc_sync                                                                                                           |        aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync__parameterized0_31 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             gt_reset_cdc_sync                                                                                                            |                           aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             gt_wrapper_i                                                                                                                 |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_GT_WRAPPER |    195(0.04%) |    193(0.04%) |      0(0.00%) |  2(0.01%) |   242(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (gt_wrapper_i)                                                                                                             |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_GT_WRAPPER |    103(0.02%) |    101(0.02%) |      0(0.00%) |  2(0.01%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc1_gt_i                                                                                                     |                                 aurora_8b10b_fmc1aurora_8b10b_fmc1_gt |     92(0.02%) |     92(0.02%) |      0(0.00%) |  0(0.00%) |   228(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc1_gt_i)                                                                                                 |                                 aurora_8b10b_fmc1aurora_8b10b_fmc1_gt |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst                                                                                                                     |                    aurora_8b10b_fmc1aurora_8b10b_fmc1_gt_gtwizard_top |     92(0.02%) |     92(0.02%) |      0(0.00%) |  0(0.00%) |   228(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_gtwizard_gthe3_top.aurora_8b10b_fmc1_gt_gtwizard_gthe3_inst                                                        |                  aurora_8b10b_fmc1aurora_8b10b_fmc1_gt_gtwizard_gthe3 |     92(0.02%) |     92(0.02%) |      0(0.00%) |  0(0.00%) |   228(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_gtwizard_gthe3_top.aurora_8b10b_fmc1_gt_gtwizard_gthe3_inst)                                                    |                  aurora_8b10b_fmc1aurora_8b10b_fmc1_gt_gtwizard_gthe3 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_channel_container[5].gen_enabled_channel.gthe3_channel_wrapper_inst                           |           aurora_8b10b_fmc1aurora_8b10b_fmc1_gt_gthe3_channel_wrapper |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       channel_inst                                                                                                       |             aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_gthe3_channel |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_5 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst |        aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_6 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst |        aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_7 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst |        aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_8 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst |        aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_9 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_10 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_11 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_gtwiz_reset |     88(0.02%) |     88(0.02%) |      0(0.00%) |  0(0.00%) |   188(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_gtwiz_reset |     57(0.01%) |     57(0.01%) |      0(0.00%) |  0(0.00%) |    88(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtpowergood_inst                                                                                  |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_12 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_13 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_14 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_15 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_16 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_17 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_18 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_plllock_rx_inst                                                                                   |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_19 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_plllock_tx_inst                                                                                   |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_20 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_rxcdrlock_inst                                                                                    |       aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_bit_synchronizer_21 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_all_inst                                                                            |        aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_synchronizer |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_synchronizer_22 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_synchronizer_23 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_synchronizer_24 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_synchronizer_25 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_synchronizer_26 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_synchronizer_27 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_rx_done_inst                                                                                    |    aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_tx_done_inst                                                                                    | aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer_28 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_txprogdivreset_inst                                                                             |     aurora_8b10b_fmc1gtwizard_ultrascale_v1_7_3_reset_synchronizer_29 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gtrxreset_cdc_sync                                                                                                         |           aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync__parameterized0 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             reset_sync_user_clk_cdc_sync                                                                                                 |                         aurora_8b10b_fmc1aurora_8b10b_fmc1_cdc_sync_4 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             standard_cc_module_i                                                                                                         |                 aurora_8b10b_fmc1aurora_8b10b_fmc1_STANDARD_CC_MODULE |      7(0.01%) |      6(0.01%) |      0(0.00%) |  1(0.01%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         clock_module_i                                                                                                                   |                                    aurora_8b10b_fmc1_CLOCK_MODULE_273 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         support_reset_logic_i                                                                                                            |                             aurora_8b10b_fmc1_SUPPORT_RESET_LOGIC_274 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (support_reset_logic_i)                                                                                                        |                             aurora_8b10b_fmc1_SUPPORT_RESET_LOGIC_274 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           gt_rst_r_cdc_sync                                                                                                              |                                  aurora_8b10b_fmc1_cdc_sync_exdes_275 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     rst110_2a                                                                                                                            |                                        SyncResetA__parameterized0_270 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     rst110ifc2                                                                                                                           |                                                        MakeResetA_271 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (rst110ifc2)                                                                                                                       |                                                        MakeResetA_271 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       rstSync                                                                                                                            |                                        SyncResetA__parameterized1_272 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     9(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_desPipe                                                                                                  |                                                FIFO2__parameterized38 |    348(0.06%) |    348(0.06%) |      0(0.00%) |  0(0.00%) |   542(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_des_outQ                                                                                                 |                                             FIFO2__parameterized38_90 |    302(0.06%) |    302(0.06%) |      0(0.00%) |  0(0.00%) |   542(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_flashCmdQ                                                                                                |                                            SizedFIFO__parameterized22 |    117(0.02%) |     93(0.02%) |     24(0.03%) |  0(0.00%) |    51(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_rdDataQ                                                                                                  |                                            SizedFIFO__parameterized23 |    231(0.04%) |    151(0.03%) |     80(0.10%) |  0(0.00%) |   146(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_receiveQ                                                                                                 |                                                FIFO2__parameterized39 |   2609(0.49%) |   2609(0.49%) |      0(0.00%) |  0(0.00%) |   486(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_ser_inQ                                                                                                  |                                             FIFO2__parameterized38_91 |   1484(0.28%) |   1484(0.28%) |      0(0.00%) |  0(0.00%) |   544(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_ser_outQ                                                                                                 |                                                FIFO2__parameterized40 |   1518(0.28%) |   1518(0.28%) |      0(0.00%) |  0(0.00%) |   482(0.04%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_wrDataQ                                                                                                  |                                         SizedFIFO__parameterized23_92 |    229(0.04%) |    149(0.03%) |     80(0.10%) |  0(0.00%) |   146(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_0_wrReqQ                                                                                                   |                                            SizedFIFO__parameterized24 |     64(0.01%) |     48(0.01%) |     16(0.02%) |  0(0.00%) |    24(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_ackQ                                                                                                     |                                         SizedFIFO__parameterized20_93 |     70(0.01%) |     46(0.01%) |     24(0.03%) |  0(0.00%) |    26(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_auroraIntra2                                                                                             |                                                        mkAuroraIntra2 |   1731(0.32%) |   1706(0.32%) |      0(0.00%) | 25(0.03%) |  3717(0.35%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     (tile_0_lFlashTop_flashCtrls_1_auroraIntra2)                                                                                         |                                                        mkAuroraIntra2 |      5(0.01%) |      5(0.01%) |      0(0.00%) |  0(0.00%) |   316(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_auroraInQ                                                                                                              |                                                FIFO2__parameterized15 |    153(0.03%) |    153(0.03%) |      0(0.00%) |  0(0.00%) |   258(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_auroraOutQ                                                                                                             |                                            FIFO2__parameterized15_262 |    132(0.02%) |    132(0.02%) |      0(0.00%) |  0(0.00%) |   258(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_flowControlQ                                                                                                           |                                                FIFO2__parameterized10 |     43(0.01%) |     43(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_recvBufferQ                                                                                                            |                                            SizedFIFO__parameterized21 |    344(0.06%) |    344(0.06%) |      0(0.00%) |  0(0.00%) |   281(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_recvQ                                                                                                                  |                                              SyncFIFO__parameterized6 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |   272(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraGearbox_sendQ                                                                                                                  |                                          SyncFIFO__parameterized6_263 |    140(0.03%) |    140(0.03%) |      0(0.00%) |  0(0.00%) |   279(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     auroraIntraImport                                                                                                                    |                                               aurora_8b10b_fmc2_exdes |    903(0.17%) |    878(0.16%) |      0(0.00%) | 25(0.03%) |  2038(0.19%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (auroraIntraImport)                                                                                                                |                                               aurora_8b10b_fmc2_exdes |     26(0.01%) |     26(0.01%) |      0(0.00%) |  0(0.00%) |   131(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       aurora_module_i                                                                                                                    |                                             aurora_8b10b_fmc2_support |    877(0.16%) |    852(0.16%) |      0(0.00%) | 25(0.03%) |  1907(0.18%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         aurora_8b10b_fmc2_i                                                                                                              |                                                     aurora_8b10b_fmc2 |    875(0.16%) |    850(0.16%) |      0(0.00%) | 25(0.03%) |  1892(0.18%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           inst                                                                                                                           |                               aurora_8b10b_fmc2aurora_8b10b_fmc2_core |    875(0.16%) |    850(0.16%) |      0(0.00%) | 25(0.03%) |  1892(0.18%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             (inst)                                                                                                                       |                               aurora_8b10b_fmc2aurora_8b10b_fmc2_core |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc2_aurora_lane_4byte_0_i                                                                                      |                  aurora_8b10b_fmc2aurora_8b10b_fmc2_AURORA_LANE_4BYTE |    149(0.03%) |    145(0.03%) |      0(0.00%) |  4(0.01%) |   359(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_err_detect_4byte_i                                                                                       |                aurora_8b10b_fmc2aurora_8b10b_fmc2_ERR_DETECT_4BYTE_45 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_hotplug_i                                                                                                |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_hotplug_46 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    41(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc2_hotplug_i)                                                                                            |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_hotplug_46 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    37(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rx_cc_cdc_sync                                                                                                           |        aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync__parameterized0_50 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_lane_init_sm_4byte_i                                                                                     |              aurora_8b10b_fmc2aurora_8b10b_fmc2_LANE_INIT_SM_4BYTE_47 |     24(0.01%) |     20(0.01%) |      0(0.00%) |  4(0.01%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_sym_dec_4byte_i                                                                                          |                   aurora_8b10b_fmc2aurora_8b10b_fmc2_SYM_DEC_4BYTE_48 |     69(0.01%) |     69(0.01%) |      0(0.00%) |  0(0.00%) |   190(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_sym_gen_4byte_i                                                                                          |                   aurora_8b10b_fmc2aurora_8b10b_fmc2_SYM_GEN_4BYTE_49 |     37(0.01%) |     37(0.01%) |      0(0.00%) |  0(0.00%) |    82(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc2_aurora_lane_4byte_1_i                                                                                      |                aurora_8b10b_fmc2aurora_8b10b_fmc2_AURORA_LANE_4BYTE_0 |    144(0.03%) |    140(0.03%) |      0(0.00%) |  4(0.01%) |   357(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_err_detect_4byte_i                                                                                       |                aurora_8b10b_fmc2aurora_8b10b_fmc2_ERR_DETECT_4BYTE_39 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_hotplug_i                                                                                                |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_hotplug_40 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    41(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc2_hotplug_i)                                                                                            |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_hotplug_40 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    37(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rx_cc_cdc_sync                                                                                                           |        aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync__parameterized0_44 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_lane_init_sm_4byte_i                                                                                     |              aurora_8b10b_fmc2aurora_8b10b_fmc2_LANE_INIT_SM_4BYTE_41 |     24(0.01%) |     20(0.01%) |      0(0.00%) |  4(0.01%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_sym_dec_4byte_i                                                                                          |                   aurora_8b10b_fmc2aurora_8b10b_fmc2_SYM_DEC_4BYTE_42 |     68(0.01%) |     68(0.01%) |      0(0.00%) |  0(0.00%) |   189(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_sym_gen_4byte_i                                                                                          |                   aurora_8b10b_fmc2aurora_8b10b_fmc2_SYM_GEN_4BYTE_43 |     33(0.01%) |     33(0.01%) |      0(0.00%) |  0(0.00%) |    81(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc2_aurora_lane_4byte_2_i                                                                                      |                aurora_8b10b_fmc2aurora_8b10b_fmc2_AURORA_LANE_4BYTE_1 |    150(0.03%) |    146(0.03%) |      0(0.00%) |  4(0.01%) |   357(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_err_detect_4byte_i                                                                                       |                aurora_8b10b_fmc2aurora_8b10b_fmc2_ERR_DETECT_4BYTE_33 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_hotplug_i                                                                                                |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_hotplug_34 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    41(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc2_hotplug_i)                                                                                            |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_hotplug_34 |      9(0.01%) |      9(0.01%) |      0(0.00%) |  0(0.00%) |    37(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rx_cc_cdc_sync                                                                                                           |        aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync__parameterized0_38 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_lane_init_sm_4byte_i                                                                                     |              aurora_8b10b_fmc2aurora_8b10b_fmc2_LANE_INIT_SM_4BYTE_35 |     24(0.01%) |     20(0.01%) |      0(0.00%) |  4(0.01%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_sym_dec_4byte_i                                                                                          |                   aurora_8b10b_fmc2aurora_8b10b_fmc2_SYM_DEC_4BYTE_36 |     73(0.01%) |     73(0.01%) |      0(0.00%) |  0(0.00%) |   189(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_sym_gen_4byte_i                                                                                          |                   aurora_8b10b_fmc2aurora_8b10b_fmc2_SYM_GEN_4BYTE_37 |     33(0.01%) |     33(0.01%) |      0(0.00%) |  0(0.00%) |    81(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc2_aurora_lane_4byte_3_i                                                                                      |                aurora_8b10b_fmc2aurora_8b10b_fmc2_AURORA_LANE_4BYTE_2 |    167(0.03%) |    163(0.03%) |      0(0.00%) |  4(0.01%) |   360(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_err_detect_4byte_i                                                                                       |                   aurora_8b10b_fmc2aurora_8b10b_fmc2_ERR_DETECT_4BYTE |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_hotplug_i                                                                                                |                            aurora_8b10b_fmc2aurora_8b10b_fmc2_hotplug |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    41(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc2_hotplug_i)                                                                                            |                            aurora_8b10b_fmc2aurora_8b10b_fmc2_hotplug |     10(0.01%) |     10(0.01%) |      0(0.00%) |  0(0.00%) |    37(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 rx_cc_cdc_sync                                                                                                           |        aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync__parameterized0_32 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_lane_init_sm_4byte_i                                                                                     |                 aurora_8b10b_fmc2aurora_8b10b_fmc2_LANE_INIT_SM_4BYTE |     24(0.01%) |     20(0.01%) |      0(0.00%) |  4(0.01%) |    30(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_sym_dec_4byte_i                                                                                          |                      aurora_8b10b_fmc2aurora_8b10b_fmc2_SYM_DEC_4BYTE |     73(0.01%) |     73(0.01%) |      0(0.00%) |  0(0.00%) |   189(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_sym_gen_4byte_i                                                                                          |                      aurora_8b10b_fmc2aurora_8b10b_fmc2_SYM_GEN_4BYTE |     49(0.01%) |     49(0.01%) |      0(0.00%) |  0(0.00%) |    84(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc2_global_logic_i                                                                                             |                       aurora_8b10b_fmc2aurora_8b10b_fmc2_GLOBAL_LOGIC |     54(0.01%) |     48(0.01%) |      0(0.00%) |  6(0.01%) |   126(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               channel_err_detect_i                                                                                                       |                 aurora_8b10b_fmc2aurora_8b10b_fmc2_CHANNEL_ERR_DETECT |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               channel_init_sm_i                                                                                                          |                    aurora_8b10b_fmc2aurora_8b10b_fmc2_CHANNEL_INIT_SM |     42(0.01%) |     37(0.01%) |      0(0.00%) |  5(0.01%) |    61(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               idle_and_ver_gen_i                                                                                                         |                   aurora_8b10b_fmc2aurora_8b10b_fmc2_IDLE_AND_VER_GEN |     11(0.01%) |     10(0.01%) |      0(0.00%) |  1(0.01%) |    60(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc2_rx_stream_i                                                                                                |                          aurora_8b10b_fmc2aurora_8b10b_fmc2_RX_STREAM |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             aurora_8b10b_fmc2_tx_stream_i                                                                                                |                          aurora_8b10b_fmc2aurora_8b10b_fmc2_TX_STREAM |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             core_reset_logic_i                                                                                                           |                        aurora_8b10b_fmc2aurora_8b10b_fmc2_RESET_LOGIC |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (core_reset_logic_i)                                                                                                       |                        aurora_8b10b_fmc2aurora_8b10b_fmc2_RESET_LOGIC |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     9(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               link_reset_cdc_sync                                                                                                        |        aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync__parameterized0_30 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               tx_lock_cdc_sync                                                                                                           |        aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync__parameterized0_31 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             gt_reset_cdc_sync                                                                                                            |                           aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             gt_wrapper_i                                                                                                                 |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_GT_WRAPPER |    196(0.04%) |    194(0.04%) |      0(0.00%) |  2(0.01%) |   242(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               (gt_wrapper_i)                                                                                                             |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_GT_WRAPPER |    103(0.02%) |    101(0.02%) |      0(0.00%) |  2(0.01%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               aurora_8b10b_fmc2_gt_i                                                                                                     |                                 aurora_8b10b_fmc2aurora_8b10b_fmc2_gt |     93(0.02%) |     93(0.02%) |      0(0.00%) |  0(0.00%) |   228(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 (aurora_8b10b_fmc2_gt_i)                                                                                                 |                                 aurora_8b10b_fmc2aurora_8b10b_fmc2_gt |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                 inst                                                                                                                     |                    aurora_8b10b_fmc2aurora_8b10b_fmc2_gt_gtwizard_top |     93(0.02%) |     93(0.02%) |      0(0.00%) |  0(0.00%) |   228(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                   gen_gtwizard_gthe3_top.aurora_8b10b_fmc2_gt_gtwizard_gthe3_inst                                                        |                  aurora_8b10b_fmc2aurora_8b10b_fmc2_gt_gtwizard_gthe3 |     93(0.02%) |     93(0.02%) |      0(0.00%) |  0(0.00%) |   228(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     (gen_gtwizard_gthe3_top.aurora_8b10b_fmc2_gt_gtwizard_gthe3_inst)                                                    |                  aurora_8b10b_fmc2aurora_8b10b_fmc2_gt_gtwizard_gthe3 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst                           |           aurora_8b10b_fmc2aurora_8b10b_fmc2_gt_gthe3_channel_wrapper |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       channel_inst                                                                                                       |             aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_gthe3_channel |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_5 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst |        aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_6 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst |        aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_7 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst |        aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_8 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst |        aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_9 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_10 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_11 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                     gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_gtwiz_reset |     89(0.02%) |     89(0.02%) |      0(0.00%) |  0(0.00%) |   188(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_gtwiz_reset |     57(0.01%) |     57(0.01%) |      0(0.00%) |  0(0.00%) |    88(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtpowergood_inst                                                                                  |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_12 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_13 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_14 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_15 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_16 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_17 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_18 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_plllock_rx_inst                                                                                   |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_19 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_plllock_tx_inst                                                                                   |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_20 |      6(0.01%) |      6(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       bit_synchronizer_rxcdrlock_inst                                                                                    |       aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_bit_synchronizer_21 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_all_inst                                                                            |        aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_synchronizer |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_synchronizer_22 |      3(0.01%) |      3(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_synchronizer_23 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_synchronizer_24 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_synchronizer_25 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_synchronizer_26 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_synchronizer_27 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_rx_done_inst                                                                                    |    aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_tx_done_inst                                                                                    | aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer_28 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|                       reset_synchronizer_txprogdivreset_inst                                                                             |     aurora_8b10b_fmc2gtwizard_ultrascale_v1_7_3_reset_synchronizer_29 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     5(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|               gtrxreset_cdc_sync                                                                                                         |           aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync__parameterized0 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             reset_sync_user_clk_cdc_sync                                                                                                 |                         aurora_8b10b_fmc2aurora_8b10b_fmc2_cdc_sync_4 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|             standard_cc_module_i                                                                                                         |                 aurora_8b10b_fmc2aurora_8b10b_fmc2_STANDARD_CC_MODULE |      7(0.01%) |      6(0.01%) |      0(0.00%) |  1(0.01%) |    50(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         clock_module_i                                                                                                                   |                                        aurora_8b10b_fmc1_CLOCK_MODULE |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|         support_reset_logic_i                                                                                                            |                                 aurora_8b10b_fmc1_SUPPORT_RESET_LOGIC |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           (support_reset_logic_i)                                                                                                        |                                 aurora_8b10b_fmc1_SUPPORT_RESET_LOGIC |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|           gt_rst_r_cdc_sync                                                                                                              |                                      aurora_8b10b_fmc1_cdc_sync_exdes |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     rst110_2a                                                                                                                            |                                            SyncResetA__parameterized0 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|     rst110ifc2                                                                                                                           |                                                            MakeResetA |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |    10(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       (rst110ifc2)                                                                                                                       |                                                            MakeResetA |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|       rstSync                                                                                                                            |                                            SyncResetA__parameterized1 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     9(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_desPipe                                                                                                  |                                             FIFO2__parameterized38_94 |    348(0.06%) |    348(0.06%) |      0(0.00%) |  0(0.00%) |   542(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_des_outQ                                                                                                 |                                             FIFO2__parameterized38_95 |    300(0.06%) |    300(0.06%) |      0(0.00%) |  0(0.00%) |   542(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_flashCmdQ                                                                                                |                                         SizedFIFO__parameterized22_96 |    214(0.04%) |    190(0.04%) |     24(0.03%) |  0(0.00%) |    51(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_rdDataQ                                                                                                  |                                         SizedFIFO__parameterized23_97 |    228(0.04%) |    148(0.03%) |     80(0.10%) |  0(0.00%) |   146(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_receiveQ                                                                                                 |                                             FIFO2__parameterized39_98 |   2606(0.48%) |   2606(0.48%) |      0(0.00%) |  0(0.00%) |   486(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_ser_inQ                                                                                                  |                                             FIFO2__parameterized38_99 |   1660(0.31%) |   1660(0.31%) |      0(0.00%) |  0(0.00%) |   542(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_ser_outQ                                                                                                 |                                            FIFO2__parameterized40_100 |   1475(0.27%) |   1475(0.27%) |      0(0.00%) |  0(0.00%) |   482(0.04%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_wrDataQ                                                                                                  |                                        SizedFIFO__parameterized23_101 |    230(0.04%) |    150(0.03%) |     80(0.10%) |  0(0.00%) |   146(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashCtrls_1_wrReqQ                                                                                                   |                                        SizedFIFO__parameterized24_102 |     68(0.01%) |     52(0.01%) |     16(0.02%) |  0(0.00%) |    24(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashWrReqQs_0                                                                                                        |                                                FIFO2__parameterized41 |     21(0.01%) |     21(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_flashWrReqQs_1                                                                                                        |                                            FIFO2__parameterized41_103 |     14(0.01%) |     14(0.01%) |      0(0.00%) |  0(0.00%) |    17(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_dataPipes_dataFifos_0                                                                                           |                                            FIFO2__parameterized23_104 |    267(0.05%) |    267(0.05%) |      0(0.00%) |  0(0.00%) |   525(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_dataPipes_dataFifos_1                                                                                           |                                            FIFO2__parameterized23_105 |    267(0.05%) |    267(0.05%) |      0(0.00%) |  0(0.00%) |   525(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_dataPipes_dataFifos_2                                                                                           |                                            FIFO2__parameterized23_106 |    398(0.07%) |    398(0.07%) |      0(0.00%) |  0(0.00%) |   524(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_dataPipes_dataFifos_3                                                                                           |                                            FIFO2__parameterized23_107 |    398(0.07%) |    398(0.07%) |      0(0.00%) |  0(0.00%) |   524(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_dataPipes_dataFifos_4                                                                                           |                                            FIFO2__parameterized23_108 |    267(0.05%) |    267(0.05%) |      0(0.00%) |  0(0.00%) |   525(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_dataPipes_dataFifos_5                                                                                           |                                            FIFO2__parameterized23_109 |    267(0.05%) |    267(0.05%) |      0(0.00%) |  0(0.00%) |   525(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_dataPipes_dataFifos_6                                                                                           |                                            FIFO2__parameterized23_110 |    266(0.05%) |    266(0.05%) |      0(0.00%) |  0(0.00%) |   524(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_dataPipes_dataFifos_7                                                                                           |                                            FIFO2__parameterized23_111 |    399(0.07%) |    399(0.07%) |      0(0.00%) |  0(0.00%) |   525(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_0_clientDataFifo_memory                                                                            |                                                 BRAM2__parameterized9 |    214(0.04%) |    214(0.04%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   7(0.41%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_0_clientRequest                                                                                    |                                                FIFO2__parameterized43 |     70(0.01%) |     70(0.01%) |      0(0.00%) |  0(0.00%) |   121(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_0_dmaRequest                                                                                       |                                            SizedFIFO__parameterized25 |    155(0.03%) |     99(0.02%) |     56(0.07%) |  0(0.00%) |   100(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_0_serverCheckAvail                                                                                 |                                                FIFO1__parameterized14 |    110(0.02%) |    110(0.02%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_0_serverProcessing                                                                                 |                                            SizedFIFO__parameterized26 |    177(0.03%) |    161(0.03%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_1_clientDataFifo_memory                                                                            |                                             BRAM2__parameterized9_112 |    214(0.04%) |    214(0.04%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   7(0.41%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_1_clientRequest                                                                                    |                                            FIFO2__parameterized43_113 |     70(0.01%) |     70(0.01%) |      0(0.00%) |  0(0.00%) |   121(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_1_dmaRequest                                                                                       |                                        SizedFIFO__parameterized25_114 |    152(0.03%) |     96(0.02%) |     56(0.07%) |  0(0.00%) |    99(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_1_serverCheckAvail                                                                                 |                                            FIFO1__parameterized14_115 |    109(0.02%) |    109(0.02%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_1_serverProcessing                                                                                 |                                        SizedFIFO__parameterized26_116 |    177(0.03%) |    161(0.03%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_2_clientDataFifo_memory                                                                            |                                             BRAM2__parameterized9_117 |    201(0.04%) |    201(0.04%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   7(0.41%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_2_clientRequest                                                                                    |                                            FIFO2__parameterized43_118 |     70(0.01%) |     70(0.01%) |      0(0.00%) |  0(0.00%) |   121(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_2_dmaRequest                                                                                       |                                        SizedFIFO__parameterized25_119 |    237(0.04%) |    181(0.03%) |     56(0.07%) |  0(0.00%) |    98(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_2_serverCheckAvail                                                                                 |                                            FIFO1__parameterized14_120 |    110(0.02%) |    110(0.02%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_2_serverProcessing                                                                                 |                                        SizedFIFO__parameterized26_121 |     45(0.01%) |     29(0.01%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_3_clientDataFifo_memory                                                                            |                                             BRAM2__parameterized9_122 |    214(0.04%) |    214(0.04%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   7(0.41%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_3_clientRequest                                                                                    |                                            FIFO2__parameterized43_123 |     70(0.01%) |     70(0.01%) |      0(0.00%) |  0(0.00%) |   121(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_3_dmaRequest                                                                                       |                                        SizedFIFO__parameterized25_124 |    237(0.04%) |    181(0.03%) |     56(0.07%) |  0(0.00%) |    98(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_3_serverCheckAvail                                                                                 |                                            FIFO1__parameterized14_125 |    109(0.02%) |    109(0.02%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_3_serverProcessing                                                                                 |                                        SizedFIFO__parameterized26_126 |     47(0.01%) |     31(0.01%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_4_clientDataFifo_memory                                                                            |                                             BRAM2__parameterized9_127 |    204(0.04%) |    204(0.04%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   7(0.41%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_4_clientRequest                                                                                    |                                            FIFO2__parameterized43_128 |     70(0.01%) |     70(0.01%) |      0(0.00%) |  0(0.00%) |   121(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_4_dmaRequest                                                                                       |                                        SizedFIFO__parameterized25_129 |    153(0.03%) |     97(0.02%) |     56(0.07%) |  0(0.00%) |   100(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_4_serverCheckAvail                                                                                 |                                            FIFO1__parameterized14_130 |    110(0.02%) |    110(0.02%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_4_serverProcessing                                                                                 |                                        SizedFIFO__parameterized26_131 |    177(0.03%) |    161(0.03%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_5_clientDataFifo_memory                                                                            |                                             BRAM2__parameterized9_132 |    204(0.04%) |    204(0.04%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   7(0.41%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_5_clientRequest                                                                                    |                                            FIFO2__parameterized43_133 |     72(0.01%) |     72(0.01%) |      0(0.00%) |  0(0.00%) |   121(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_5_dmaRequest                                                                                       |                                        SizedFIFO__parameterized25_134 |    153(0.03%) |     97(0.02%) |     56(0.07%) |  0(0.00%) |    99(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_5_serverCheckAvail                                                                                 |                                            FIFO1__parameterized14_135 |    110(0.02%) |    110(0.02%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_5_serverProcessing                                                                                 |                                        SizedFIFO__parameterized26_136 |    177(0.03%) |    161(0.03%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_6_clientDataFifo_memory                                                                            |                                             BRAM2__parameterized9_137 |    214(0.04%) |    214(0.04%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   7(0.41%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_6_clientRequest                                                                                    |                                            FIFO2__parameterized43_138 |     70(0.01%) |     70(0.01%) |      0(0.00%) |  0(0.00%) |   121(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_6_dmaRequest                                                                                       |                                        SizedFIFO__parameterized25_139 |    239(0.04%) |    183(0.03%) |     56(0.07%) |  0(0.00%) |    98(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_6_serverCheckAvail                                                                                 |                                            FIFO1__parameterized14_140 |    107(0.02%) |    107(0.02%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_6_serverProcessing                                                                                 |                                        SizedFIFO__parameterized26_141 |    177(0.03%) |    161(0.03%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_7_clientDataFifo_memory                                                                            |                                             BRAM2__parameterized9_142 |    204(0.04%) |    204(0.04%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   7(0.41%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_7_clientRequest                                                                                    |                                            FIFO2__parameterized43_143 |     69(0.01%) |     69(0.01%) |      0(0.00%) |  0(0.00%) |   121(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_7_dmaRequest                                                                                       |                                        SizedFIFO__parameterized25_144 |    236(0.04%) |    180(0.03%) |     56(0.07%) |  0(0.00%) |    98(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_7_serverCheckAvail                                                                                 |                                            FIFO1__parameterized14_145 |    110(0.02%) |    110(0.02%) |      0(0.00%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readChannels_7_serverProcessing                                                                                 |                                        SizedFIFO__parameterized26_146 |     46(0.01%) |     30(0.01%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_readDataFifo                                                                                                    |                                            FIFO2__parameterized23_147 |    279(0.05%) |    279(0.05%) |      0(0.00%) |  0(0.00%) |   524(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_reqFunnel_buffs_0_0                                                                                             |                                                FIFO2__parameterized44 |    111(0.02%) |    111(0.02%) |      0(0.00%) |  0(0.00%) |   176(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_reqFunnel_buffs_1_0                                                                                             |                                            FIFO2__parameterized44_148 |     94(0.02%) |     94(0.02%) |      0(0.00%) |  0(0.00%) |   176(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_re_rv_reqFunnel_buffs_1_1                                                                                             |                                            FIFO2__parameterized44_149 |    182(0.03%) |    182(0.03%) |      0(0.00%) |  0(0.00%) |   176(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_readBeatsQs_0                                                                                                         |                                                FIFO2__parameterized45 |    409(0.08%) |    409(0.08%) |      0(0.00%) |  0(0.00%) |   542(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_readBeatsQs_1                                                                                                         |                                            FIFO2__parameterized45_150 |    411(0.08%) |    411(0.08%) |      0(0.00%) |  0(0.00%) |   543(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_readRespFunnel_buffs_0_0                                                                                              |                                            FIFO2__parameterized45_151 |    295(0.05%) |    295(0.05%) |      0(0.00%) |  0(0.00%) |   544(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_readWordQs_0                                                                                                          |                                            FIFO2__parameterized22_152 |    141(0.03%) |    141(0.03%) |      0(0.00%) |  0(0.00%) |   272(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_readWordQs_1                                                                                                          |                                            FIFO2__parameterized22_153 |    141(0.03%) |    141(0.03%) |      0(0.00%) |  0(0.00%) |   272(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_reqTb_0_freeTagQ                                                                                                      |                                        SizedFIFO__parameterized24_154 |     62(0.01%) |     46(0.01%) |     16(0.02%) |  0(0.00%) |    24(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_reqTb_0_readReqQ                                                                                                      |                                            FIFO2__parameterized36_155 |     21(0.01%) |     21(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_reqTb_0_tb                                                                                                            |                                               RegFile__parameterized0 |    333(0.06%) |    301(0.06%) |     32(0.04%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_reqTb_1_freeTagQ                                                                                                      |                                        SizedFIFO__parameterized24_156 |     68(0.01%) |     52(0.01%) |     16(0.02%) |  0(0.00%) |    24(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_reqTb_1_readReqQ                                                                                                      |                                            FIFO2__parameterized36_157 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_reqTb_1_tb                                                                                                            |                                           RegFile__parameterized0_158 |    316(0.06%) |    284(0.05%) |     32(0.04%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_tagTable_memory                                                                                                       |                                                BRAM2__parameterized10 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   0(0.00%) |  1(0.03%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_tagTable_serverAdapterB_outDataCore                                                                                   |                                            SizedFIFO__parameterized28 |     71(0.01%) |     63(0.01%) |      8(0.01%) |  0(0.00%) |    13(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_channelQ                                                                                                        |                                            SizedFIFO__parameterized29 |    599(0.11%) |    583(0.11%) |     16(0.02%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_doneFifos_0                                                                                                     |                                                FIFO2__parameterized13 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_doneFifos_1                                                                                                     |                                            FIFO2__parameterized13_159 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_doneFifos_2                                                                                                     |                                            FIFO2__parameterized13_160 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_doneFifos_3                                                                                                     |                                            FIFO2__parameterized13_161 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_doneFifos_4                                                                                                     |                                            FIFO2__parameterized13_162 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_doneFifos_5                                                                                                     |                                            FIFO2__parameterized13_163 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_doneFifos_6                                                                                                     |                                            FIFO2__parameterized13_164 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_doneFifos_7                                                                                                     |                                            FIFO2__parameterized13_165 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_reqFunnel_buffs_0_0                                                                                             |                                            FIFO2__parameterized44_166 |     93(0.02%) |     93(0.02%) |      0(0.00%) |  0(0.00%) |   176(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_reqFunnel_buffs_1_0                                                                                             |                                            FIFO2__parameterized44_167 |     83(0.02%) |     83(0.02%) |      0(0.00%) |  0(0.00%) |   154(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_reqFunnel_buffs_1_1                                                                                             |                                            FIFO2__parameterized44_168 |    166(0.03%) |    166(0.03%) |      0(0.00%) |  0(0.00%) |   166(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCommand                                                                                     |                                            SizedFIFO__parameterized19 |    237(0.04%) |    181(0.03%) |     56(0.07%) |  0(0.00%) |   109(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCommand_1                                                                                   |                                        SizedFIFO__parameterized19_169 |    236(0.04%) |    180(0.03%) |     56(0.07%) |  0(0.00%) |   109(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCommand_2                                                                                   |                                        SizedFIFO__parameterized19_170 |    234(0.04%) |    178(0.03%) |     56(0.07%) |  0(0.00%) |   109(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCommand_3                                                                                   |                                        SizedFIFO__parameterized19_171 |    233(0.04%) |    177(0.03%) |     56(0.07%) |  0(0.00%) |   109(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCommand_4                                                                                   |                                        SizedFIFO__parameterized19_172 |    234(0.04%) |    178(0.03%) |     56(0.07%) |  0(0.00%) |   109(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCommand_5                                                                                   |                                        SizedFIFO__parameterized19_173 |    236(0.04%) |    180(0.03%) |     56(0.07%) |  0(0.00%) |   109(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCommand_6                                                                                   |                                        SizedFIFO__parameterized19_174 |    233(0.04%) |    177(0.03%) |     56(0.07%) |  0(0.00%) |   109(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCommand_7                                                                                   |                                        SizedFIFO__parameterized19_175 |    236(0.04%) |    180(0.03%) |     56(0.07%) |  0(0.00%) |   109(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCyclesFifoStart                                                                             |                                             SizedFIFO__parameterized2 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCyclesFifoStart_1                                                                           |                                         SizedFIFO__parameterized2_176 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCyclesFifoStart_2                                                                           |                                         SizedFIFO__parameterized2_177 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCyclesFifoStart_3                                                                           |                                         SizedFIFO__parameterized2_178 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCyclesFifoStart_4                                                                           |                                         SizedFIFO__parameterized2_179 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCyclesFifoStart_5                                                                           |                                         SizedFIFO__parameterized2_180 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCyclesFifoStart_6                                                                           |                                         SizedFIFO__parameterized2_181 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientCyclesFifoStart_7                                                                           |                                         SizedFIFO__parameterized2_182 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientFinished                                                                                    |                                            SizedFIFO__parameterized30 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientFinished_1                                                                                  |                                        SizedFIFO__parameterized30_183 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientFinished_2                                                                                  |                                        SizedFIFO__parameterized30_184 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientFinished_3                                                                                  |                                        SizedFIFO__parameterized30_185 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientFinished_4                                                                                  |                                        SizedFIFO__parameterized30_186 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientFinished_5                                                                                  |                                        SizedFIFO__parameterized30_187 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientFinished_6                                                                                  |                                        SizedFIFO__parameterized30_188 |     12(0.01%) |     12(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_clientFinished_7                                                                                  |                                        SizedFIFO__parameterized30_189 |     11(0.01%) |     11(0.01%) |      0(0.00%) |  0(0.00%) |    11(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_dataBuffer_memory                                                                                 |                                                BRAM2__parameterized11 |    130(0.02%) |    130(0.02%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_dataBuffer_memory_1                                                                               |                                            BRAM2__parameterized11_190 |    130(0.02%) |    130(0.02%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_dataBuffer_memory_2                                                                               |                                            BRAM2__parameterized11_191 |    130(0.02%) |    130(0.02%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_dataBuffer_memory_3                                                                               |                                            BRAM2__parameterized11_192 |    130(0.02%) |    130(0.02%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_dataBuffer_memory_4                                                                               |                                            BRAM2__parameterized11_193 |    130(0.02%) |    130(0.02%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_dataBuffer_memory_5                                                                               |                                            BRAM2__parameterized11_194 |    130(0.02%) |    130(0.02%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_dataBuffer_memory_6                                                                               |                                            BRAM2__parameterized11_195 |    130(0.02%) |    130(0.02%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_dataBuffer_memory_7                                                                               |                                            BRAM2__parameterized11_196 |    130(0.02%) |    130(0.02%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |   4(0.23%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_inProgress                                                                                        |                                        SizedFIFO__parameterized26_197 |     63(0.01%) |     47(0.01%) |     16(0.02%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_inProgress_1                                                                                      |                                        SizedFIFO__parameterized26_198 |     61(0.01%) |     45(0.01%) |     16(0.02%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_inProgress_2                                                                                      |                                        SizedFIFO__parameterized26_199 |     61(0.01%) |     45(0.01%) |     16(0.02%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_inProgress_3                                                                                      |                                        SizedFIFO__parameterized26_200 |     59(0.01%) |     43(0.01%) |     16(0.02%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_inProgress_4                                                                                      |                                        SizedFIFO__parameterized26_201 |     63(0.01%) |     47(0.01%) |     16(0.02%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_inProgress_5                                                                                      |                                        SizedFIFO__parameterized26_202 |     60(0.01%) |     44(0.01%) |     16(0.02%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_inProgress_6                                                                                      |                                        SizedFIFO__parameterized26_203 |     63(0.01%) |     47(0.01%) |     16(0.02%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_inProgress_7                                                                                      |                                        SizedFIFO__parameterized26_204 |     62(0.01%) |     46(0.01%) |     16(0.02%) |  0(0.00%) |    28(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_serverDone                                                                                        |                                            SizedFIFO__parameterized31 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_serverDone_1                                                                                      |                                        SizedFIFO__parameterized31_205 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_serverDone_2                                                                                      |                                        SizedFIFO__parameterized31_206 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_serverDone_3                                                                                      |                                        SizedFIFO__parameterized31_207 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_serverDone_4                                                                                      |                                        SizedFIFO__parameterized31_208 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_serverDone_5                                                                                      |                                        SizedFIFO__parameterized31_209 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_serverDone_6                                                                                      |                                        SizedFIFO__parameterized31_210 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_serverDone_7                                                                                      |                                        SizedFIFO__parameterized31_211 |     25(0.01%) |     17(0.01%) |      8(0.01%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeDataFifo                                                                                     |                                            FIFO2__parameterized23_212 |    265(0.05%) |    265(0.05%) |      0(0.00%) |  0(0.00%) |   516(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeDataFifo_1                                                                                   |                                            FIFO2__parameterized23_213 |    268(0.05%) |    268(0.05%) |      0(0.00%) |  0(0.00%) |   517(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeDataFifo_2                                                                                   |                                            FIFO2__parameterized23_214 |    268(0.05%) |    268(0.05%) |      0(0.00%) |  0(0.00%) |   517(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeDataFifo_3                                                                                   |                                            FIFO2__parameterized23_215 |    268(0.05%) |    268(0.05%) |      0(0.00%) |  0(0.00%) |   518(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeDataFifo_4                                                                                   |                                            FIFO2__parameterized23_216 |    266(0.05%) |    266(0.05%) |      0(0.00%) |  0(0.00%) |   517(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeDataFifo_5                                                                                   |                                            FIFO2__parameterized23_217 |    268(0.05%) |    268(0.05%) |      0(0.00%) |  0(0.00%) |   518(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeDataFifo_6                                                                                   |                                            FIFO2__parameterized23_218 |    266(0.05%) |    266(0.05%) |      0(0.00%) |  0(0.00%) |   518(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeDataFifo_7                                                                                   |                                            FIFO2__parameterized23_219 |    269(0.05%) |    269(0.05%) |      0(0.00%) |  0(0.00%) |   519(0.05%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeReqFifo                                                                                      |                                            FIFO2__parameterized44_220 |     78(0.01%) |     78(0.01%) |      0(0.00%) |  0(0.00%) |   150(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeReqFifo_1                                                                                    |                                            FIFO2__parameterized44_221 |     81(0.02%) |     81(0.02%) |      0(0.00%) |  0(0.00%) |   151(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeReqFifo_2                                                                                    |                                            FIFO2__parameterized44_222 |    156(0.03%) |    156(0.03%) |      0(0.00%) |  0(0.00%) |   151(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeReqFifo_3                                                                                    |                                            FIFO2__parameterized44_223 |    158(0.03%) |    158(0.03%) |      0(0.00%) |  0(0.00%) |   152(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeReqFifo_4                                                                                    |                                            FIFO2__parameterized44_224 |     82(0.02%) |     82(0.02%) |      0(0.00%) |  0(0.00%) |   151(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeReqFifo_5                                                                                    |                                            FIFO2__parameterized44_225 |     82(0.02%) |     82(0.02%) |      0(0.00%) |  0(0.00%) |   152(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeReqFifo_6                                                                                    |                                            FIFO2__parameterized44_226 |    157(0.03%) |    157(0.03%) |      0(0.00%) |  0(0.00%) |   152(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeChannels_writeReqFifo_7                                                                                    |                                            FIFO2__parameterized44_227 |    157(0.03%) |    157(0.03%) |      0(0.00%) |  0(0.00%) |   153(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeDataFifo                                                                                                   |                                            SizedFIFO__parameterized32 |    426(0.08%) |    274(0.05%) |    152(0.20%) |  0(0.00%) |   272(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeDoneFifo                                                                                                   |                                            FIFO2__parameterized13_228 |     21(0.01%) |     21(0.01%) |      0(0.00%) |  0(0.00%) |    12(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_we_rv_writeReqFifo                                                                                                    |                                            FIFO2__parameterized44_229 |    147(0.03%) |    147(0.03%) |      0(0.00%) |  0(0.00%) |   176(0.02%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeDataReq                                                                                                          |                                            FIFO2__parameterized41_230 |     18(0.01%) |     18(0.01%) |      0(0.00%) |  0(0.00%) |    32(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeWordPipe_0                                                                                                       |                                                FIFO2__parameterized46 |    481(0.09%) |    481(0.09%) |      0(0.00%) |  0(0.00%) |   274(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeWordPipe_1                                                                                                       |                                            FIFO2__parameterized46_231 |    164(0.03%) |    164(0.03%) |      0(0.00%) |  0(0.00%) |   274(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeWordPipe_2                                                                                                       |                                            FIFO2__parameterized46_232 |    363(0.07%) |    363(0.07%) |      0(0.00%) |  0(0.00%) |   274(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeWordPipe_3                                                                                                       |                                            FIFO2__parameterized46_233 |    432(0.08%) |    432(0.08%) |      0(0.00%) |  0(0.00%) |   274(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeWordPipe_4                                                                                                       |                                            FIFO2__parameterized46_234 |    169(0.03%) |    169(0.03%) |      0(0.00%) |  0(0.00%) |   274(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeWordPipe_5                                                                                                       |                                            FIFO2__parameterized46_235 |    298(0.06%) |    298(0.06%) |      0(0.00%) |  0(0.00%) |   274(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeWordPipe_6                                                                                                       |                                            FIFO2__parameterized46_236 |    235(0.04%) |    235(0.04%) |      0(0.00%) |  0(0.00%) |   274(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_lFlashTop_writeWordPipe_7                                                                                                       |                                            FIFO2__parameterized46_237 |    212(0.04%) |    212(0.04%) |      0(0.00%) |  0(0.00%) |   274(0.03%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_doneFifo                                                                                                             |                                             FIFO1__parameterized2_238 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_fifoReadAddrGenerator_addrBeatFifo                                                                                   |                                                FIFO2__parameterized26 |    240(0.04%) |    240(0.04%) |      0(0.00%) |  0(0.00%) |    26(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_fifoReadAddrGenerator_requestFifo                                                                                    |                                                 FIFO1__parameterized6 |     29(0.01%) |     29(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_fifoWriteAddrGenerator_addrBeatFifo                                                                                  |                                            FIFO2__parameterized26_239 |     14(0.01%) |     14(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_fifoWriteAddrGenerator_requestFifo                                                                                   |                                             FIFO1__parameterized6_240 |     28(0.01%) |     28(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_fifoWriteDoneFifo                                                                                                    |                                            FIFO2__parameterized13_241 |      2(0.01%) |      2(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_req_ars                                                                                                              |                                             FIFO1__parameterized6_242 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_req_aws                                                                                                              |                                             FIFO1__parameterized6_243 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_rs                                                                                                                   |                                             FIFO1__parameterized5_244 |     46(0.01%) |     46(0.01%) |      0(0.00%) |  0(0.00%) |     3(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_rsCtrl                                                                                                               |                                             FIFO1__parameterized0_245 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_rvFifo                                                                                                               |                                            FIFO2__parameterized12_246 |     42(0.01%) |     42(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_ws                                                                                                                   |                                             FIFO1__parameterized5_247 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_0_wsCtrl                                                                                                               |                                             FIFO1__parameterized0_248 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_doneFifo                                                                                                             |                                             FIFO1__parameterized2_249 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     1(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_fifoReadAddrGenerator_addrBeatFifo                                                                                   |                                            FIFO2__parameterized26_250 |     59(0.01%) |     59(0.01%) |      0(0.00%) |  0(0.00%) |    26(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_fifoReadAddrGenerator_requestFifo                                                                                    |                                             FIFO1__parameterized6_251 |     28(0.01%) |     28(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_fifoWriteAddrGenerator_addrBeatFifo                                                                                  |                                            FIFO2__parameterized26_252 |     15(0.01%) |     15(0.01%) |      0(0.00%) |  0(0.00%) |    14(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_fifoWriteAddrGenerator_requestFifo                                                                                   |                                             FIFO1__parameterized6_253 |     28(0.01%) |     28(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_fifoWriteDoneFifo                                                                                                    |                                            FIFO2__parameterized13_254 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_req_ars                                                                                                              |                                             FIFO1__parameterized6_255 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    22(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_req_aws                                                                                                              |                                             FIFO1__parameterized6_256 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |    16(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_rs                                                                                                                   |                                                 FIFO1__parameterized9 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_rsCtrl                                                                                                               |                                             FIFO1__parameterized0_257 |      1(0.01%) |      1(0.01%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_rvFifo                                                                                                               |                                            FIFO2__parameterized12_258 |     74(0.01%) |     74(0.01%) |      0(0.00%) |  0(0.00%) |    80(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_writeDataFifo                                                                                                        |                                            FIFO2__parameterized12_259 |     36(0.01%) |     36(0.01%) |      0(0.00%) |  0(0.00%) |    66(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_ws                                                                                                                   |                                             FIFO1__parameterized9_260 |      8(0.01%) |      8(0.01%) |      0(0.00%) |  0(0.00%) |     4(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
|   tile_0_memslave_1_wsCtrl                                                                                                               |                                             FIFO1__parameterized0_261 |      0(0.00%) |      0(0.00%) |      0(0.00%) |  0(0.00%) |     2(0.01%) |   0(0.00%) |  0(0.00%) | 0(0.00%) |     0(0.00%) |
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------+---------------+---------------+-----------+--------------+------------+-----------+----------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


