LISTING FOR LOGIC DESCRIPTION FILE: V29.pld                          Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Nov 11 07:35:05 2023

  1:Name     V29 ;
  2:PartNo   00 ;
  3:Date     29/09/2023 ;
  4:Revision 01 ;
  5:Designer Matt Millman ;
  6:Company  - ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10 ;
 10:
 11:/*
 12: *   Philips PM8546 Logo Generator
 13: *   Open source recreation
 14: * 
 15: *   File        : V29.pld
 16: *   Author      : Matt Millman
 17: *   Description : UV/BR encoder PAL (Monochrome version)
 18: *
 19: *   This code is -only- for testing the V28 monochrome PAL.
 20: *
 21: *   This is free software: you can redistribute it and/or modify
 22: *   it under the terms of the GNU General Public License as published by
 23: *   the Free Software Foundation, either version 2 of the License, or
 24: *   (at your option) any later version.
 25: *   This software is distributed in the hope that it will be useful,
 26: *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 27: *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 28: *   GNU General Public License for more details.
 29: *   You should have received a copy of the GNU General Public License
 30: *   along with this software.  If not, see <http://www.gnu.org/licenses/>.
 31: */
 32:
 33:/* &=AND #=OR $=XOR */
 34:
 35:PIN 1 = GCLK;
 36:PIN 2 = nTEXT_BLANK;
 37:PIN 6 = G_DATA;
 38:PIN 7 = B_DATA;
 39:PIN 8 = R_DATA;
 40:PIN 9 = RGB_MODE;
 41:PIN 10 = DELAY_ON;
 42:PIN 13 = IDX;
 43:
 44:PIN [23..19] = [V0..4];
 45:PIN [18..14] = [U0..4];
 46:
 47:Field COL_IN = [RGB_MODE, nTEXT_BLANK, IDX, G_DATA, B_DATA, R_DATA];
 48:Field U_OUT = [U4..0];
 49:Field V_OUT = [V4..0];
 50:
 51:/*
 52: * Peg U/V at 0v for testing.
 53: */

LISTING FOR LOGIC DESCRIPTION FILE: V29.pld                          Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sat Nov 11 07:35:05 2023

 54:
 55:U_OUT.d = 'd'16;
 56:V_OUT.d = 'd'16;
 57:
 58:V0.oe = 'b'1;
 59:V1.oe = 'b'1;
 60:V2.oe = 'b'1;
 61:V3.oe = 'b'1;
 62:V4.oe = 'b'1;
 63:
 64:U0.oe = 'b'1;
 65:U1.oe = 'b'1;
 66:U2.oe = 'b'1;
 67:U3.oe = 'b'1;
 68:U4.oe = 'b'1;
 69:
 70:V0.sp = 'b'0;
 71:V1.sp = 'b'0;
 72:V2.sp = 'b'0;
 73:V3.sp = 'b'0;
 74:V4.sp = 'b'0;
 75:
 76:U0.sp = 'b'0;
 77:U1.sp = 'b'0;
 78:U2.sp = 'b'0;
 79:U3.sp = 'b'0;
 80:U4.sp = 'b'0;
 81:
 82:V0.ar = 'b'0;
 83:V1.ar = 'b'0;
 84:V2.ar = 'b'0;
 85:V3.ar = 'b'0;
 86:V4.ar = 'b'0;
 87:
 88:U0.ar = 'b'0;
 89:U1.ar = 'b'0;
 90:U2.ar = 'b'0;
 91:U3.ar = 'b'0;
 92:U4.ar = 'b'0;
 93:
 94:



Jedec Fuse Checksum       (442d)
Jedec Transmit Checksum   (3eb3)
