*-5.0 10200 10200 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1@421m2s010_som.identify_cycle[31:0]@28m2s010_som.identify_sampleclock@820m2s010_som.rtl.CommsFPGA_top_0.behavioral.MANCHESTER_DECODER_INST.v1.ReadFIFO_Write_SM_PROC.behavioral.readfifo_wr_state[111:0]m2s010_som.rtl.CommsFPGA_top_0.behavioral.MANCHESTER_DECODER_INST.v1.rx_packet_end_allm2s010_som.rtl.CommsFPGA_top_0.behavioral.MANCHESTER_DECODER_INST.rx_packet_compltm2s010_som.rtl.CommsFPGA_top_0.behavioral.MANCHESTER_DECODER_INST.rx_packet_endm2s010_som.rtl.CommsFPGA_top_0.behavioral.MANCHESTER_DECODER_INST.rx_packet_avail@28m2s010_som.rtl.CommsFPGA_top_0.behavioral.MANCHESTER_DECODER_INST.rx_fifo_din[7:0]@820m2s010_som.rtl.CommsFPGA_top_0.behavioral.MANCHESTER_DECODER_INST.rx_fifo_wr_en@28m2s010_som.rtl.CommsFPGA_top_0.behavioral.rx_fifo_din_pipe[8:0]@820m2s010_som.rtl.CommsFPGA_top_0.behavioral.rx_fifo_txcoldetdis_wr_enm2s010_som.rtl.CommsFPGA_top_0.behavioral.rx_fifo_rd_enm2s010_som.rtl.CommsFPGA_top_0.behavioral.external_loopbackm2s010_som.rtl.CommsFPGA_top_0.behavioral.internal_loopback