Analysis & Synthesis report for OneChipBook12Toplevel
Tue Dec 23 12:59:01 2025
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|prgstate
 11. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState
 12. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|comState
 13. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate
 14. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charramstate
 15. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|inputstate
 16. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2
 17. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot1
 18. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_state
 19. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|writecache_state
 20. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state
 21. State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for Top-level Entity: |OneChipBook12Toplevel
 29. Source assignments for VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_qam1:auto_generated
 30. Source assignments for VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_ogm1:auto_generated
 31. Source assignments for VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_9i71:auto_generated
 32. Source assignments for VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_jfs1:auto_generated
 33. Source assignments for VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_qol1:auto_generated
 34. Parameter Settings for User Entity Instance: pll_21to43:pll_inst|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst
 36. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|debounce:ps2m_db
 37. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|debounce:ps2k_db
 38. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68
 39. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU
 40. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom
 41. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram
 42. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram
 43. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram
 44. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter
 45. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter
 46. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter
 47. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter
 48. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter
 49. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter
 50. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM
 51. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga
 52. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|video_vga_master:myVgaMaster
 53. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen
 54. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom
 55. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom
 56. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|peripheral_controller:myperipheral
 57. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart
 58. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard
 59. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse
 60. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sound_wrapper:myaudio
 61. Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sound_wrapper:myaudio|risingedge_divider:myclkdiv
 62. Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0
 63. Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0
 64. Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0
 65. Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0
 66. Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0
 67. altpll Parameter Settings by Entity Instance
 68. altsyncram Parameter Settings by Entity Instance
 69. Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3"
 70. Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2"
 71. Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1"
 72. Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0"
 73. Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio"
 74. Port Connectivity Checks: "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse"
 75. Port Connectivity Checks: "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard"
 76. Port Connectivity Checks: "VirtualToplevel:soc_inst|peripheral_controller:myperipheral"
 77. Port Connectivity Checks: "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom"
 78. Port Connectivity Checks: "VirtualToplevel:soc_inst|vga_controller:myvga|video_vga_master:myVgaMaster"
 79. Port Connectivity Checks: "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram"
 80. Port Connectivity Checks: "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram"
 81. Port Connectivity Checks: "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc"
 82. Port Connectivity Checks: "VirtualToplevel:soc_inst|sdram:mysdram"
 83. Port Connectivity Checks: "VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom"
 84. Port Connectivity Checks: "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"
 85. Port Connectivity Checks: "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68"
 86. Port Connectivity Checks: "VirtualToplevel:soc_inst|interrupt_controller:myint"
 87. Port Connectivity Checks: "VirtualToplevel:soc_inst|debounce:ps2k_db"
 88. Port Connectivity Checks: "VirtualToplevel:soc_inst|debounce:ps2m_db"
 89. Port Connectivity Checks: "VirtualToplevel:soc_inst"
 90. Port Connectivity Checks: "pll_21to43:pll_inst"
 91. Elapsed Time Per Partition
 92. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Dec 23 12:59:01 2025         ;
; Quartus II Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name               ; OneChipBook12Toplevel                         ;
; Top-level Entity Name       ; OneChipBook12Toplevel                         ;
; Family                      ; Cyclone                                       ;
; Total logic elements        ; 23,420                                        ;
; Total pins                  ; 85                                            ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 98,816                                        ;
; Total PLLs                  ; 1                                             ;
+-----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                     ; Setting               ; Default Value         ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                     ; EP1C12Q240C8          ;                       ;
; Top-level entity name                                                      ; OneChipBook12Toplevel ; OneChipBook12Toplevel ;
; Family name                                                                ; Cyclone               ; Cyclone IV GX         ;
; Use smart compilation                                                      ; On                    ; Off                   ;
; Optimization Technique                                                     ; Area                  ; Balanced              ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                                ; Off                   ; Off                   ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                   ;
; Preserve fewer node names                                                  ; On                    ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                   ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto                  ; Auto                  ;
; Safe State Machine                                                         ; Off                   ; Off                   ;
; Extract Verilog State Machines                                             ; On                    ; On                    ;
; Extract VHDL State Machines                                                ; On                    ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                    ;
; Parallel Synthesis                                                         ; On                    ; On                    ;
; NOT Gate Push-Back                                                         ; On                    ; On                    ;
; Power-Up Don't Care                                                        ; On                    ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                 ; On                    ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                   ;
; Carry Chain Length                                                         ; 70                    ; 70                    ;
; Auto Carry Chains                                                          ; On                    ; On                    ;
; Auto Open-Drain Pins                                                       ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                   ;
; Auto ROM Replacement                                                       ; On                    ; On                    ;
; Auto RAM Replacement                                                       ; On                    ; On                    ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                    ; On                    ;
; Strict RAM Replacement                                                     ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                      ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                   ;
; Report Parameter Settings                                                  ; On                    ; On                    ;
; Report Source Assignments                                                  ; On                    ; On                    ;
; Report Connectivity Checks                                                 ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                          ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                   ;
; Clock MUX Protection                                                       ; On                    ; On                    ;
; Block Design Naming                                                        ; Auto                  ; Auto                  ;
; Synthesis Effort                                                           ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                    ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                    ;
; Synthesis Seed                                                             ; 1                     ; 1                     ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                    ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; ../../RTL/Sound/sound_wrapper.vhd                      ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Sound/sound_wrapper.vhd                                                ;
; ../../RTL/Sound/sound_controller.vhd                   ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Sound/sound_controller.vhd                                             ;
; ../../CharROM/CharROM_ROM.vhd                          ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/CharROM/CharROM_ROM.vhd                                                    ;
; ../../RTL/Video/video_vga_master.vhd                   ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Video/video_vga_master.vhd                                             ;
; ../../RTL/Video/vga_controller.vhd                     ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Video/vga_controller.vhd                                               ;
; ../../RTL/Video/chargen.vhd                            ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Video/chargen.vhd                                                      ;
; ../../SOC/Firmware/sdbootstrap_ROM.vhd                 ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/SOC/Firmware/sdbootstrap_ROM.vhd                                           ;
; ../../RTL/Misc/risingedge_divider.vhd                  ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Misc/risingedge_divider.vhd                                            ;
; ../../RTL/Misc/FIFO_Counter.vhd                        ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Misc/FIFO_Counter.vhd                                                  ;
; ../../RTL/Misc/Debounce.vhd                            ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Misc/Debounce.vhd                                                      ;
; ../../RTL/Peripherals/spi.vhd                          ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Peripherals/spi.vhd                                                    ;
; ../../RTL/Peripherals/simple_uart.vhd                  ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Peripherals/simple_uart.vhd                                            ;
; ../../RTL/Peripherals/peripheral_controller.vhd        ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Peripherals/peripheral_controller.vhd                                  ;
; ../../RTL/Peripherals/io_ps2_com.vhd                   ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Peripherals/io_ps2_com.vhd                                             ;
; ../../RTL/Peripherals/interrupt_controller.vhd         ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Peripherals/interrupt_controller.vhd                                   ;
; ../../RTL/Peripherals/cascade_timer.vhd                ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Peripherals/cascade_timer.vhd                                          ;
; ../../RTL/Memory/TwoWayCache.v                         ; yes             ; User Verilog HDL File                                 ; E:/TG68k-OneChipBook/RTL/Memory/TwoWayCache.v                                                   ;
; ../../RTL/Memory/sdram.vhd                             ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Memory/sdram.vhd                                                       ;
; ../../RTL/Memory/DualPortRAM.vhd                       ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Memory/DualPortRAM.vhd                                                 ;
; ../../RTL/Memory/DMACacheRAM.vhd                       ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Memory/DMACacheRAM.vhd                                                 ;
; ../../RTL/Memory/DMACache_pkg.vhd                      ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Memory/DMACache_pkg.vhd                                                ;
; ../../RTL/Memory/DMACache.vhd                          ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/Memory/DMACache.vhd                                                    ;
; pll_21to43.vhd                                         ; yes             ; User Wizard-Generated File                            ; E:/TG68k-OneChipBook/Board/onechipbook12/pll_21to43.vhd                                         ;
; OneChipBook12Toplevel.vhd                              ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/Board/onechipbook12/OneChipBook12Toplevel.vhd                              ;
; ../../RTL/CPU/TG68KdotC_Kernel.vhd                     ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/CPU/TG68KdotC_Kernel.vhd                                               ;
; ../../RTL/CPU/TG68K_Pack.vhd                           ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/CPU/TG68K_Pack.vhd                                                     ;
; ../../RTL/CPU/TG68K_ALU.vhd                            ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/RTL/CPU/TG68K_ALU.vhd                                                      ;
; ../../SOC/RTL/Toplevel_Config.vhd                      ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/SOC/RTL/Toplevel_Config.vhd                                                ;
; ../../SOC/RTL/SOC_VirtualToplevel.vhd                  ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/SOC/RTL/SOC_VirtualToplevel.vhd                                            ;
; ../../SOC/RTL/DMACache_config.vhd                      ; yes             ; User VHDL File                                        ; E:/TG68k-OneChipBook/SOC/RTL/DMACache_config.vhd                                                ;
; altpll.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf                                    ;
; aglobal110.inc                                         ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc                                ;
; stratix_pll.inc                                        ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                               ;
; stratixii_pll.inc                                      ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                             ;
; cycloneii_pll.inc                                      ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc                                    ;
; altram.inc                                             ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc                                    ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.inc                                  ;
; db/altsyncram_qam1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; E:/TG68k-OneChipBook/Board/onechipbook12/db/altsyncram_qam1.tdf                                 ;
; db/altsyncram_ogm1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; E:/TG68k-OneChipBook/Board/onechipbook12/db/altsyncram_ogm1.tdf                                 ;
; db/altsyncram_9i71.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; E:/TG68k-OneChipBook/Board/onechipbook12/db/altsyncram_9i71.tdf                                 ;
; db/onechipbook12.ram0_charrom_rom_dc07042c.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/TG68k-OneChipBook/Board/onechipbook12/db/onechipbook12.ram0_charrom_rom_dc07042c.hdl.mif     ;
; db/altsyncram_jfs1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; E:/TG68k-OneChipBook/Board/onechipbook12/db/altsyncram_jfs1.tdf                                 ;
; db/onechipbook12.ram0_sdbootstrap_rom_65f34fce.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/TG68k-OneChipBook/Board/onechipbook12/db/onechipbook12.ram0_sdbootstrap_rom_65f34fce.hdl.mif ;
; db/altsyncram_qol1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; E:/TG68k-OneChipBook/Board/onechipbook12/db/altsyncram_qol1.tdf                                 ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Total logic elements                        ; 23420                                             ;
;     -- Combinational with no register       ; 11604                                             ;
;     -- Register only                        ; 9980                                              ;
;     -- Combinational with a register        ; 1836                                              ;
;                                             ;                                                   ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 10137                                             ;
;     -- 3 input functions                    ; 2125                                              ;
;     -- 2 input functions                    ; 1037                                              ;
;     -- 1 input functions                    ; 139                                               ;
;     -- 0 input functions                    ; 2                                                 ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 22573                                             ;
;     -- arithmetic mode                      ; 847                                               ;
;     -- qfbk mode                            ; 0                                                 ;
;     -- register cascade mode                ; 0                                                 ;
;     -- synchronous clear/load mode          ; 735                                               ;
;     -- asynchronous clear/load mode         ; 616                                               ;
;                                             ;                                                   ;
; Total registers                             ; 11816                                             ;
; Total logic cells in carry chains           ; 908                                               ;
; I/O pins                                    ; 85                                                ;
; Total memory bits                           ; 98816                                             ;
; Total PLLs                                  ; 1                                                 ;
;     -- PLLs                                 ; 1                                                 ;
;                                             ;                                                   ;
; Maximum fan-out node                        ; pll_21to43:pll_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 11878                                             ;
; Total fan-out                               ; 85160                                             ;
; Average fan-out                             ; 3.61                                              ;
+---------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------+---------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; Logic Cells   ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                            ; Library Name ;
+-------------------------------------------------------+---------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |OneChipBook12Toplevel                                ; 23420 (23)    ; 11816        ; 98816       ; 85   ; 0            ; 11604 (6)    ; 9980 (0)          ; 1836 (17)        ; 908 (16)        ; 0 (0)      ; |OneChipBook12Toplevel                                                                                                                                                         ;              ;
;    |VirtualToplevel:soc_inst|                         ; 23397 (174)   ; 11799        ; 98816       ; 0    ; 0            ; 11598 (61)   ; 9980 (79)         ; 1819 (34)        ; 892 (0)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst                                                                                                                                ;              ;
;       |DMACache:mydmacache|                           ; 15035 (782)   ; 8621         ; 0           ; 0    ; 0            ; 6414 (395)   ; 8250 (58)         ; 371 (329)        ; 77 (35)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache                                                                                                            ;              ;
;          |DMACacheRAM:myDMACacheRAM|                  ; 14192 (14192) ; 8192         ; 0           ; 0    ; 0            ; 6000 (6000)  ; 8192 (8192)       ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM                                                                                  ;              ;
;          |FIFO_Counter:\FIFOCounters:0:myfifocounter| ; 9 (9)         ; 7            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter                                                                 ;              ;
;          |FIFO_Counter:\FIFOCounters:1:myfifocounter| ; 10 (10)       ; 7            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter                                                                 ;              ;
;          |FIFO_Counter:\FIFOCounters:2:myfifocounter| ; 10 (10)       ; 7            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter                                                                 ;              ;
;          |FIFO_Counter:\FIFOCounters:3:myfifocounter| ; 10 (10)       ; 7            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter                                                                 ;              ;
;          |FIFO_Counter:\FIFOCounters:4:myfifocounter| ; 12 (12)       ; 7            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter                                                                 ;              ;
;          |FIFO_Counter:\FIFOCounters:5:myfifocounter| ; 10 (10)       ; 7            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter                                                                 ;              ;
;       |TG68KdotC_Kernel:myTG68|                       ; 5122 (4011)   ; 1225         ; 0           ; 0    ; 0            ; 3897 (2946)  ; 722 (714)         ; 503 (351)        ; 329 (134)       ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68                                                                                                        ;              ;
;          |TG68K_ALU:ALU|                              ; 1111 (1111)   ; 160          ; 0           ; 0    ; 0            ; 951 (951)    ; 8 (8)             ; 152 (152)        ; 195 (195)       ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU                                                                                          ;              ;
;       |interrupt_controller:myint|                    ; 12 (12)       ; 7            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|interrupt_controller:myint                                                                                                     ;              ;
;       |peripheral_controller:myperipheral|            ; 1003 (351)    ; 603          ; 0           ; 0    ; 0            ; 400 (165)    ; 239 (108)         ; 364 (78)         ; 187 (0)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral                                                                                             ;              ;
;          |cascade_timer:mytimer|                      ; 324 (324)     ; 215          ; 0           ; 0    ; 0            ; 109 (109)    ; 66 (66)           ; 149 (149)        ; 128 (128)       ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer                                                                       ;              ;
;          |io_ps2_com:mykeyboard|                      ; 118 (118)     ; 57           ; 0           ; 0    ; 0            ; 61 (61)      ; 21 (21)           ; 36 (36)          ; 13 (13)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard                                                                       ;              ;
;          |io_ps2_com:mymouse|                         ; 2 (2)         ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse                                                                          ;              ;
;          |simple_uart:myuart|                         ; 120 (120)     ; 80           ; 0           ; 0    ; 0            ; 40 (40)      ; 10 (10)           ; 70 (70)          ; 32 (32)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart                                                                          ;              ;
;          |spi_interface:myspi|                        ; 88 (88)       ; 63           ; 0           ; 0    ; 0            ; 25 (25)      ; 34 (34)           ; 29 (29)          ; 14 (14)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi                                                                         ;              ;
;       |sdbootstrap_ROM:mybootrom|                     ; 2 (2)         ; 0            ; 32768       ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom                                                                                                      ;              ;
;          |altsyncram:ram_rtl_0|                       ; 0 (0)         ; 0            ; 32768       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0                                                                                 ;              ;
;             |altsyncram_jfs1:auto_generated|          ; 0 (0)         ; 0            ; 32768       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_jfs1:auto_generated                                                  ;              ;
;       |sdram:mysdram|                                 ; 523 (328)     ; 254          ; 41472       ; 0    ; 0            ; 269 (153)    ; 112 (102)         ; 142 (73)         ; 10 (0)          ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram                                                                                                                  ;              ;
;          |TwoWayCache:mytwc|                          ; 195 (195)     ; 79           ; 41472       ; 0    ; 0            ; 116 (116)    ; 10 (10)           ; 69 (69)          ; 10 (10)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc                                                                                                ;              ;
;             |DualPortRAM:dataram|                     ; 0 (0)         ; 0            ; 36864       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram                                                                            ;              ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)         ; 0            ; 36864       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0                                                       ;              ;
;                   |altsyncram_ogm1:auto_generated|    ; 0 (0)         ; 0            ; 36864       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_ogm1:auto_generated                        ;              ;
;             |DualPortRAM:tagram|                      ; 0 (0)         ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram                                                                             ;              ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)         ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0                                                        ;              ;
;                   |altsyncram_qam1:auto_generated|    ; 0 (0)         ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_qam1:auto_generated                         ;              ;
;       |sound_wrapper:myaudio|                         ; 818 (4)       ; 547          ; 0           ; 0    ; 0            ; 271 (4)      ; 300 (0)           ; 247 (0)          ; 134 (0)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sound_wrapper:myaudio                                                                                                          ;              ;
;          |risingedge_divider:myclkdiv|                ; 14 (14)       ; 7            ; 0           ; 0    ; 0            ; 7 (7)        ; 4 (4)             ; 3 (3)            ; 6 (6)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sound_wrapper:myaudio|risingedge_divider:myclkdiv                                                                              ;              ;
;          |sound_controller:channel0|                  ; 203 (203)     ; 135          ; 0           ; 0    ; 0            ; 68 (68)      ; 74 (74)           ; 61 (61)          ; 32 (32)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0                                                                                ;              ;
;          |sound_controller:channel1|                  ; 199 (199)     ; 135          ; 0           ; 0    ; 0            ; 64 (64)      ; 74 (74)           ; 61 (61)          ; 32 (32)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1                                                                                ;              ;
;          |sound_controller:channel2|                  ; 199 (199)     ; 135          ; 0           ; 0    ; 0            ; 64 (64)      ; 74 (74)           ; 61 (61)          ; 32 (32)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2                                                                                ;              ;
;          |sound_controller:channel3|                  ; 199 (199)     ; 135          ; 0           ; 0    ; 0            ; 64 (64)      ; 74 (74)           ; 61 (61)          ; 32 (32)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3                                                                                ;              ;
;       |vga_controller:myvga|                          ; 708 (528)     ; 429          ; 24576       ; 0    ; 0            ; 279 (173)    ; 278 (267)         ; 151 (88)         ; 155 (72)        ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga                                                                                                           ;              ;
;          |charactergenerator:mychargen|               ; 84 (84)       ; 44           ; 24576       ; 0    ; 0            ; 40 (40)      ; 10 (10)           ; 34 (34)          ; 11 (11)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen                                                                              ;              ;
;             |CharROM_ROM:mycharrom|                   ; 0 (0)         ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom                                                        ;              ;
;                |altsyncram:rom_rtl_0|                 ; 0 (0)         ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0                                   ;              ;
;                   |altsyncram_9i71:auto_generated|    ; 0 (0)         ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_9i71:auto_generated    ;              ;
;             |DualPortRAM:mymessagerom|                ; 0 (0)         ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom                                                     ;              ;
;                |altsyncram:ram_rtl_0|                 ; 0 (0)         ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0                                ;              ;
;                   |altsyncram_qol1:auto_generated|    ; 0 (0)         ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_qol1:auto_generated ;              ;
;          |video_vga_master:myVgaMaster|               ; 96 (96)       ; 30           ; 0           ; 0    ; 0            ; 66 (66)      ; 1 (1)             ; 29 (29)          ; 72 (72)         ; 0 (0)      ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|video_vga_master:myVgaMaster                                                                              ;              ;
;    |pll_21to43:pll_inst|                              ; 0 (0)         ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|pll_21to43:pll_inst                                                                                                                                     ;              ;
;       |altpll:altpll_component|                       ; 0 (0)         ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |OneChipBook12Toplevel|pll_21to43:pll_inst|altpll:altpll_component                                                                                                             ;              ;
+-------------------------------------------------------+---------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+
; Name                                                                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+
; VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_jfs1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/onechipbook12.ram0_sdbootstrap_ROM_65f34fce.hdl.mif ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_ogm1:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port ; 2048         ; 18           ; 2048         ; 18           ; 36864 ; None                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_qam1:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port ; 512          ; 18           ; 512          ; 18           ; 9216  ; None                                                   ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_9i71:auto_generated|ALTSYNCRAM    ; AUTO ; ROM            ; 1024         ; 8            ; --           ; --           ; 8192  ; db/onechipbook12.ram0_CharROM_ROM_dc07042c.hdl.mif     ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_qol1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |OneChipBook12Toplevel|pll_21to43:pll_inst ; E:/TG68k-OneChipBook/Board/onechipbook12/pll_21to43.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|prgstate                                                                                                                            ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+
; Name                ; prgstate.peripheral ; prgstate.audio ; prgstate.vga ; prgstate.waitvga ; prgstate.waitwrite ; prgstate.waitread ; prgstate.rom ; prgstate.mem ; prgstate.pause ; prgstate.run ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+
; prgstate.run        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 0            ;
; prgstate.pause      ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 1              ; 1            ;
; prgstate.mem        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 1            ; 0              ; 1            ;
; prgstate.rom        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 1            ; 0            ; 0              ; 1            ;
; prgstate.waitread   ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 1                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.waitwrite  ; 0                   ; 0              ; 0            ; 0                ; 1                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.waitvga    ; 0                   ; 0              ; 0            ; 1                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.vga        ; 0                   ; 0              ; 1            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.audio      ; 0                   ; 1              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.peripheral ; 1                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState                                                                                                                     ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|comState                                                                                                                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate ;
+---------------+--------------+--------------+---------------+-----------------------------------------------------------------+
; Name          ; rxstate.stop ; rxstate.bits ; rxstate.start ; rxstate.idle                                                    ;
+---------------+--------------+--------------+---------------+-----------------------------------------------------------------+
; rxstate.idle  ; 0            ; 0            ; 0             ; 0                                                               ;
; rxstate.start ; 0            ; 0            ; 1             ; 1                                                               ;
; rxstate.bits  ; 0            ; 1            ; 0             ; 1                                                               ;
; rxstate.stop  ; 1            ; 0            ; 0             ; 1                                                               ;
+---------------+--------------+--------------+---------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charramstate                                                                                                                                                                              ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+
; Name                         ; charramstate.readlowerbyte2 ; charramstate.readlowerbyte1 ; charramstate.writelowerbyte1 ; charramstate.writelowerbyte ; charramstate.readupperbyte2 ; charramstate.readupperbyte1 ; charramstate.writeupperbyte1 ; charramstate.writeupperbyte ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+
; charramstate.writeupperbyte  ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 0                           ;
; charramstate.writeupperbyte1 ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 1                            ; 1                           ;
; charramstate.readupperbyte1  ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 1                           ; 0                            ; 1                           ;
; charramstate.readupperbyte2  ; 0                           ; 0                           ; 0                            ; 0                           ; 1                           ; 0                           ; 0                            ; 1                           ;
; charramstate.writelowerbyte  ; 0                           ; 0                           ; 0                            ; 1                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.writelowerbyte1 ; 0                           ; 0                           ; 1                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.readlowerbyte1  ; 0                           ; 1                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.readlowerbyte2  ; 1                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|inputstate                                                                                   ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+
; Name            ; inputstate.rcv8 ; inputstate.rcv7 ; inputstate.rcv6 ; inputstate.rcv5 ; inputstate.rcv4 ; inputstate.rcv3 ; inputstate.rcv2 ; inputstate.rcv1 ; inputstate.rd1 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+
; inputstate.rd1  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ;
; inputstate.rcv1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1              ;
; inputstate.rcv2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1              ;
; inputstate.rcv3 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1              ;
; inputstate.rcv4 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv5 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv6 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv7 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv8 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2                                        ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+
; Name                   ; sdram_slot2.writecache ; sdram_slot2.port1 ; sdram_slot2.port0 ; sdram_slot2.refresh ; sdram_slot2.idle ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+
; sdram_slot2.idle       ; 0                      ; 0                 ; 0                 ; 0                   ; 0                ;
; sdram_slot2.refresh    ; 0                      ; 0                 ; 0                 ; 1                   ; 1                ;
; sdram_slot2.port0      ; 0                      ; 0                 ; 1                 ; 0                   ; 1                ;
; sdram_slot2.port1      ; 0                      ; 1                 ; 0                 ; 0                   ; 1                ;
; sdram_slot2.writecache ; 1                      ; 0                 ; 0                 ; 0                   ; 1                ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot1                                        ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+
; Name                   ; sdram_slot1.writecache ; sdram_slot1.port1 ; sdram_slot1.port0 ; sdram_slot1.idle ; sdram_slot1.refresh ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+
; sdram_slot1.refresh    ; 0                      ; 0                 ; 0                 ; 0                ; 0                   ;
; sdram_slot1.idle       ; 0                      ; 0                 ; 0                 ; 1                ; 1                   ;
; sdram_slot1.port0      ; 0                      ; 0                 ; 1                 ; 0                ; 1                   ;
; sdram_slot1.port1      ; 0                      ; 1                 ; 0                 ; 0                ; 1                   ;
; sdram_slot1.writecache ; 1                      ; 0                 ; 0                 ; 0                ; 1                   ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_state                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+
; Name              ; sdram_state.ph15 ; sdram_state.ph14 ; sdram_state.ph13 ; sdram_state.ph12 ; sdram_state.ph11 ; sdram_state.ph10 ; sdram_state.ph9_4 ; sdram_state.ph9_3 ; sdram_state.ph9_2 ; sdram_state.ph9_1 ; sdram_state.ph9 ; sdram_state.ph8 ; sdram_state.ph7 ; sdram_state.ph6 ; sdram_state.ph5 ; sdram_state.ph4 ; sdram_state.ph3 ; sdram_state.ph2 ; sdram_state.ph1_4 ; sdram_state.ph1_3 ; sdram_state.ph1_2 ; sdram_state.ph1_1 ; sdram_state.ph1 ; sdram_state.ph0 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+
; sdram_state.ph0   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ;
; sdram_state.ph1   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 1               ;
; sdram_state.ph1_1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 1               ;
; sdram_state.ph1_2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph1_3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph1_4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph2   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph3   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph4   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph5   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph6   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph7   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph8   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph10  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph11  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph12  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph13  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph14  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph15  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|writecache_state            ;
+----------------------------+-------------------------+-----------------------+----------------------------+
; Name                       ; writecache_state.finish ; writecache_state.fill ; writecache_state.waitwrite ;
+----------------------------+-------------------------+-----------------------+----------------------------+
; writecache_state.waitwrite ; 0                       ; 0                     ; 0                          ;
; writecache_state.fill      ; 0                       ; 1                     ; 1                          ;
; writecache_state.finish    ; 1                       ; 0                     ; 1                          ;
+----------------------------+-------------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state                                                                                                                                                   ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+
; Name           ; state.FILL9 ; state.FILL8 ; state.FILL7 ; state.FILL6 ; state.FILL5 ; state.FILL4 ; state.FILL3 ; state.FILL2 ; state.WAITFILL ; state.WRITE2 ; state.WRITE1 ; state.PAUSE1 ; state.WAITRD ; state.WAITING ; state.INIT2 ; state.INIT1 ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+
; state.INIT1    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 0           ;
; state.INIT2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 1           ; 1           ;
; state.WAITING  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 1             ; 0           ; 1           ;
; state.WAITRD   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 1            ; 0             ; 0           ; 1           ;
; state.PAUSE1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 1            ; 0            ; 0             ; 0           ; 1           ;
; state.WRITE1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.WRITE2   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 1            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.WAITFILL ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL3    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL4    ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL5    ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL6    ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL7    ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL8    ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL9    ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; Name                   ; micro_state.div_end2 ; micro_state.div_end1 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul_end2 ; micro_state.mul_end1 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.bf1 ; micro_state.rota1 ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.movec1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.trap0 ; micro_state.rte3 ; micro_state.rte2 ; micro_state.rte1 ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.unlink2 ; micro_state.unlink1 ; micro_state.link2 ; micro_state.link1 ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem3 ; micro_state.movem2 ; micro_state.movem1 ; micro_state.dbcc1 ; micro_state.nopnop ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra1 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_229_4 ; micro_state.st_229_3 ; micro_state.st_229_2 ; micro_state.st_229_1 ; micro_state.ld_229_4 ; micro_state.ld_229_3 ; micro_state.ld_229_2 ; micro_state.ld_229_1 ; micro_state.ld_AnXnbd3 ; micro_state.ld_AnXnbd2 ; micro_state.ld_AnXnbd1 ; micro_state.st_dAn1 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.idle ; micro_state.nop ; micro_state.ld_nn ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; micro_state.ld_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 0                 ;
; micro_state.nop        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 1               ; 1                 ;
; micro_state.idle       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 1                ; 0               ; 1                 ;
; micro_state.st_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 1                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 1                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 1                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 1                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 1                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd1 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 1                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd2 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd3 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bra1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.nopnop     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.dbcc1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.andi       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 1                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.op_AxAy    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 1                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cmpm       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 1                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 1                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink2    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int4       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap0      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap3      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movec1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep4     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep5     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rota1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bf1        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 1               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 1                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div2       ; 0                    ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div3       ; 0                    ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div4       ; 0                    ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end1   ; 0                    ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end2   ; 1                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal                                                                                               ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_int                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|clkReg                     ; Stuck at VCC due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[0]              ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|sdram:mysdram|port1_dtack                                                        ; Stuck at VCC due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[29,32,33,75,76]                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|trap_vector[10..31]                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bchg                                    ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bset                                    ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_d32                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_fffo                                    ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_exts                                    ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[0..6]                                          ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_s32                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_ins                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Flags[5..7]                                ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|timer_flags[0]                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[0..25]                                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|CACR[0..3]                                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[26..31]                                              ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[0..4]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[0..5]                                       ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[0..4]                                          ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[24..30]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_reg_addr[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.reqlen[7..11]                          ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.reqlen[6]                              ; Stuck at VCC due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.reqlen[0..5,12..15]                    ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.reqlen[12..15]                          ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[0]               ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|interrupt_controller:myint|pending[4..6]                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[48..63]                            ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByteLoc[2..10]         ; Merged with VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByteLoc[1]        ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|ena                     ; Merged with VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|ena                   ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgasetaddr                                                  ; Merged with VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.setreqlen                         ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0setaddr                                                 ; Merged with VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.setreqlen                         ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vblank_int                                                  ; Merged with VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.setreqlen                         ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[0]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[0]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[1]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[1]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[2]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[2]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[3]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[3]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[4]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[4]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[5]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[5]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[6]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[6]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[7]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[7]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[8]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[8]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[9]                                                       ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[9]                                                   ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[10]                                                      ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[10]                                                  ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[11]                                                      ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[11]                                                  ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[12]                                                      ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[12]                                                  ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[13]                                                      ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[13]                                                  ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[14]                                                      ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[14]                                                  ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdata_reg[15]                                                      ; Merged with VirtualToplevel:soc_inst|sdram:mysdram|vga_data[15]                                                  ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|trap_vector[1]                                           ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|trap_vector[0]                                      ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|rf_source_addrd[0]                                       ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[0]                                        ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|rf_source_addrd[1]                                       ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[1]                                        ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|rf_source_addrd[2]                                       ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[2]                                        ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|rf_source_addrd[3]                                       ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[3]                                        ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|WR_AReg                                                  ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[3]                                        ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByte[1..9]             ; Merged with VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByte[10]          ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|bitCount[1..3]             ; Merged with VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|bitCount[0]           ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].drain                                           ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|channels_to_host[3].valid                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].drain                                           ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|channels_to_host[2].valid                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].drain                                           ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|channels_to_host[1].valid                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].drain                                           ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|channels_to_host[0].valid                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].drain                                           ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|channels_to_host[5].valid                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].drain                                           ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|channels_to_host[4].valid                               ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[58]                                                 ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[57]                                            ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[5]                                             ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[0]                                        ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[2]                                             ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[1]                                        ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByteLoc[1]             ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|trap_vector[0]                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|wbmemmask[0]                                             ; Stuck at VCC due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByte[10]               ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvTrigger                ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|mouserecvreg                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|bitCount[0]                ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|memmask[0]                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[17]               ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|prgstate.rom                                                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1_1                                                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1_2                                                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1_3                                                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1_4                                                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9_1                                                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9_2                                                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9_3                                                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9_4                                                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~18                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~19                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~20                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~21                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~22                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~23                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~24                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~25                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~26                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~27                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~28                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~29                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~30                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~31                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~32                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~33                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2.refresh                                                ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|prgstate.waitvga                                                                 ; Merged with VirtualToplevel:soc_inst|prgstate.pause                                                              ;
; VirtualToplevel:soc_inst|prgstate.waitwrite                                                               ; Merged with VirtualToplevel:soc_inst|prgstate.pause                                                              ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.div_end2                                     ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.int2                                         ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.int3                                         ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.int4                                         ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_1                                     ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd1                                   ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd2                                   ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd3                                   ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.movec1                                       ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.movem3                                       ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.rte3                                         ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.st_229_1                                     ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                        ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.st_229_4                                     ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_4                                ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.st_229_2                                     ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_2                                ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.st_229_3                                     ; Merged with VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_3                                ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState.stateWaitHighRecv ; Merged with VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState.stateWaitAck ;
; VirtualToplevel:soc_inst|sdram:mysdram|writecache_state.finish                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|prgstate.pause                                                                   ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2.port0                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState.stateWaitAck      ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|sendDone                   ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_2                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|writePCbig                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState.stateRecvBit      ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_3                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_4                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[31]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[31]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[31]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[31]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[31]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[31]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[30]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[30]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[30]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[30]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[30]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[30]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[29]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[29]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[29]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[29]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[29]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[29]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[28]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[28]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[28]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[28]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[28]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[28]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[27]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[27]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[27]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[27]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[27]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[27]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[26]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[26]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[26]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[26]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[26]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[26]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[25]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[25]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[25]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[25]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[25]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[25]                                        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[31]                                ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[31]                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[30]                                ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[30]                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[30]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[30]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[30]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[30]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[29]                                ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[29]                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[29]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[29]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[29]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[29]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[28]                                ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[28]                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[28]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[28]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[28]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[28]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[27]                                ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[27]                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[27]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[27]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[27]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[26]                                ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[26]                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[25]                                ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[25]                               ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[25]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[25]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[25]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[25]        ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[31]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[31]                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[31]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[31]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[31]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[31]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[30]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[30]                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[30]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[30]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[30]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[30]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[29]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[29]                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[29]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[29]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[29]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[29]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[28]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[28]                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[28]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[28]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[28]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[28]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[27]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[27]                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[27]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[27]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[27]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[27]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[26]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[26]                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[26]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[26]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[26]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[26]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[25]                                     ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[25]                                         ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[25]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[25]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[25]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[25]                  ; Lost fanout                                                                                                      ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].wrptr_next[3]                                   ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].wrptr[3]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].wrptr_next[3]                                   ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].wrptr[3]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].wrptr_next[3]                                   ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].wrptr[3]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].wrptr_next[3]                                   ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].wrptr[3]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].wrptr_next[3]                                   ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].wrptr[3]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].wrptr_next[3]                                   ; Merged with VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].wrptr[3]                                   ;
; Total Number of Removed Registers = 402                                                                   ;                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                              ;
+-----------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[63]                    ; Lost Fanouts              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[62],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[61],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[60],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[59],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[58],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[57],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[56],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[55],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[54],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[53],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[52],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[51],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[50],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[49],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[48]                          ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[29]                                     ; Stuck at GND              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_fffo,                             ;
;                                                                                               ; due to stuck port data_in ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_exts,                             ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_ins,                              ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[31],                                           ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[4],                                 ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[5],                                   ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[4]                                       ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[75]                                     ; Stuck at GND              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[3],                                   ;
;                                                                                               ; due to stuck port data_in ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[4],                                   ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[2],                                      ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[3]                                       ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[27]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[27], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[27]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[26]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[26],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[26]                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[26]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[26],                        ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[26]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[26]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[26]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[29]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[29],                        ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[29]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[26]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[26]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[26]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[26]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[25]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[25],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[25]                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[25]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[25],                        ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[25]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[25]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[25], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[25]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[25]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[25], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[25]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[25]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[25], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[25]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[25]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[25], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[25]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[31]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[31],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[31]                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[31]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[31],                        ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[31]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[31]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[31]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[31]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[31]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[31]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[31]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[31]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[31]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[30]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[30],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[30]                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[30]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[30],                        ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[30]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[30]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[30], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[30]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[30]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[30], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[30]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[30]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[30], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[30]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[30]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[30], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[30]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[29]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[29],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[29]                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[26]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[26]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[29]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[29], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[29]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[29]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[29], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[29]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[29]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[29], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[29]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[29]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[29], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[29]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[28]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[28],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[28]                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[28]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[28],                        ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[28]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[28]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[28], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[28]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[28]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[28], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[28]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[28]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[28], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[28]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[28]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[28], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[28]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[27]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[27],                         ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[27]                               ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[27]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[27],                        ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[27]                                   ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[27]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[27]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[27]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[27], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[27]            ;
; VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[27]                            ; Lost Fanouts              ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[27], ;
;                                                                                               ;                           ; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[27]            ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[0]  ; Stuck at GND              ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|timer_flags[0]                          ;
;                                                                                               ; due to stuck port data_in ;                                                                                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[32]                                     ; Stuck at GND              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bset                              ;
;                                                                                               ; due to stuck port data_in ;                                                                                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[33]                                     ; Stuck at GND              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|CACR[3]                                            ;
;                                                                                               ; due to stuck port data_in ;                                                                                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[76]                                     ; Stuck at GND              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[0]                                  ;
;                                                                                               ; due to stuck port data_in ;                                                                                                     ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[5]                                 ; Lost Fanouts              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[29]                                   ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[4]                                 ; Lost Fanouts              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[28]                                   ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[3]                                 ; Lost Fanouts              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[27]                                   ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[2]                                 ; Lost Fanouts              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[26]                                   ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[1]                                 ; Lost Fanouts              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[25]                                   ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[0]                                 ; Lost Fanouts              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[24]                                   ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[6]                                 ; Lost Fanouts              ; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[30]                                   ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByteLoc[1] ; Stuck at GND              ; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|recvByte[10]         ;
;                                                                                               ; due to stuck port data_in ;                                                                                                     ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_int                           ; Stuck at GND              ; VirtualToplevel:soc_inst|interrupt_controller:myint|pending[4]                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                     ;
+-----------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 11816 ;
; Number of registers using Synchronous Clear  ; 172   ;
; Number of registers using Synchronous Load   ; 625   ;
; Number of registers using Asynchronous Clear ; 616   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11286 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                  ;
+-----------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------+---------+
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|txd                  ; 2       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_cs                                  ; 2       ;
; VirtualToplevel:soc_inst|sdram:mysdram|slot2_bank[0]                                                ; 4       ;
; VirtualToplevel:soc_inst|sdram:mysdram|slot2_bank[1]                                                ; 4       ;
; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dqm[0]                                            ; 2       ;
; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dqm[2]                                            ; 2       ;
; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dqm[1]                                            ; 2       ;
; VirtualToplevel:soc_inst|sdram:mysdram|writecache_dqm[3]                                            ; 2       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|extend_rw                               ; 13      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_overlay                                       ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|clocks_per_pixel[0]                                   ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|clocks_per_pixel[1]                                   ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|txready              ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hsize[7]                                              ; 3       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hsize[9]                                              ; 3       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vtotal[0]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vtotal[3]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vtotal[2]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vtotal[9]                                             ; 1       ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.setreqlen ; 20      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.setreqlen ; 20      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.setreqlen ; 20      ;
; VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.setreqlen ; 20      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vsize[5]                                              ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vsize[6]                                              ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vsize[7]                                              ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vsize[8]                                              ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[20]                               ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|htotal[5]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|htotal[8]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|htotal[9]                                             ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|ser_clock_divisor[4]                    ; 3       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|ser_clock_divisor[6]                    ; 3       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|ser_clock_divisor[7]                    ; 3       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|ser_clock_divisor[8]                    ; 3       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|ser_clock_divisor[9]                    ; 3       ;
; VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|Reset                                              ; 176     ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[8]       ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hbstop[9]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hbstart[9]                                            ; 1       ;
; VirtualToplevel:soc_inst|interrupt_controller:myint|int_out_b[2]                                    ; 4       ;
; VirtualToplevel:soc_inst|interrupt_controller:myint|int_out_b[1]                                    ; 5       ;
; VirtualToplevel:soc_inst|interrupt_controller:myint|int_out_b[0]                                    ; 5       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|flags[0]                                ; 2       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|clkReg            ; 13      ;
; VirtualToplevel:soc_inst|vga_controller:myvga|chargen_rw                                            ; 8       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstop[8]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstart[8]                                            ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[0]           ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[1]           ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[2]           ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hbstop[7]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hbstart[7]                                            ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstop[7]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstart[7]                                            ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|flags[1]                                ; 2       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hbstop[6]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstop[6]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstart[6]                                            ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hbstop[5]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstop[5]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstart[5]                                            ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hbstop[4]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|hbstart[4]                                            ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstop[4]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstart[4]                                            ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[4]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[8]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[9]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[10]      ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[13]      ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[6]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[5]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[2]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[6]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[5]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[2]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[6]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[5]       ; 1       ;
; VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[2]       ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstop[2]                                             ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstart[2]                                            ; 1       ;
; VirtualToplevel:soc_inst|vga_controller:myvga|vbstop[1]                                             ; 1       ;
; Total number of inverted registers = 83                                                             ;         ;
+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                 ; Megafunction                                                                                                  ; Type ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|q_a[0..17]                        ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0                         ; RAM  ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|q_b[0..16]                        ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0                         ; RAM  ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|q_a[0..17]                       ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0                        ; RAM  ;
; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|q_b[0..17]                       ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0                        ; RAM  ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|q[0..7]      ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|rom_rtl_0    ; RAM  ;
; VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|q[0..15]                                                   ; VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|ram_rtl_0                                                  ; RAM  ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|q_a[0..6] ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0 ; RAM  ;
; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|q_b[0..7] ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|memread[0]                                        ;                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|execOPC                                           ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|kbdsendtrigger                         ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|txcounter[4]        ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[47]                         ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|audio_reg_req                                                             ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|clkFilterCnt[2]  ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[38]                        ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|ycounter[1]             ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter|counter[5] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter|counter[5] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[6] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[4] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[4] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[6] ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[5]        ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|cache_wraddr[5]                                       ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|red[2]                                               ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|green[7]                                             ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|green[5]                                             ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[13]        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[0]         ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|rxcounter[3]        ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].wrptr_next[3]                            ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[0]                                  ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].wrptr_next[3]                            ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[31]                                 ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].wrptr[4]                                 ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[21]                                 ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].wrptr[5]                                 ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[9]                                  ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].wrptr[4]                                 ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[18]                                 ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].wrptr[3]                                 ;                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[16]                                 ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|IPL_vec[5]                                        ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|IPL_vec[2]                                        ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|opcode[5]                                         ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|ea_data[5]                                        ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_read[10]                                ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|rot_cnt[4]                                        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[10]         ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].rdptr[3]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].rdptr[2]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].rdptr[3]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].rdptr[0]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].rdptr[5]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].rdptr[1]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].rdptr[5]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].rdptr[2]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].rdptr[4]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].rdptr[1]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].rdptr[4]                                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].rdptr[0]                                 ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[19]                        ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|chargen_addr[10]                                     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|chargen_datain[3]                                    ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|data_from_ram[4]                                      ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|slot1_bank[0]                                               ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|memmask[4]                                        ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[1]          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[10]         ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|state[0]                                          ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|opcode[13]                                        ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|sprite_col[2]                                        ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_dir[9]~reg0                       ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[4]      ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[3]      ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[2]      ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[10]     ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[9]      ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[9]      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|reg_data_out[14]                                     ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|reg_data_out[4]                                      ;                            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|rowaddr[1]              ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|FlagsSR[4]                                        ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_read[21]                                ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68_PC[8]                                        ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_B[2]                                      ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].count[16]                                ;                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|rxbuffer[2]         ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]                           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_ports_w[17]                          ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_ports_w[13]                          ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|RDindex_A[0]                                      ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].count[15]                                ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].count[15]                                ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].count[15]                                ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].count[0]                                 ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].count[16]                                ;                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].count[10]                                ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|waitCount[1]        ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|waitCount[7]     ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|bitCount[3]      ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[19]                                          ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|exec[59]                                          ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|host_to_spi[3]                         ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|activechannel[2]                                      ;                            ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|memaddr_delta[10]                                 ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|memaddr_delta[8]                                  ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|cas_dqm[0]                                                  ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|FlagsSR[2]                                        ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|readword[2]                               ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|reg_data_out[13]                       ;                            ;
; 9:1                ; 13 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|cpu_datain[7]                                                             ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|cpu_datain[2]                                                             ;                            ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].fill                                     ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|trap_vector[6]                                    ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|trap_vector[2]                                    ;                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_write_tmp[6]                                 ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_write_tmp[0]                                 ;                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_write_tmp[2]                                 ;                            ;
; 13:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_write_tmp[19]                                ;                            ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_write_tmp[14]                                ;                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_write_tmp[9]                                 ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|casaddr[3]                                                  ;                            ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|casaddr[10]                                                 ;                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|reg_data_out[9]                        ;                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|reg_data_out[7]                        ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|dqm[1]                                                      ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|reg_data_out[2]                        ;                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|ba[1]                                                       ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdaddr[11]                                                  ;                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdaddr[8]                                                   ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdaddr[0]                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|slot2_bank[0]                                               ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[1]          ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|interrupt_controller:myint|int_out_b[1]                                   ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|datain[15]                                                  ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot1                                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2                                                 ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|vga_controller:myvga|charramstate.readupperbyte1                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|trapmake                                          ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state                                       ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state                                       ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|memaddr_a[4]                                      ;                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|PC_datab[13]                                      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bit_number[3]                       ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|data_port1_addr[5]                        ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_read[25]                                     ;                            ;
; 6:1                ; 52 bits   ; 208 LEs       ; 208 LEs              ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|Mux48                                                 ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_state                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|movem_mux[1]                                      ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|OP1out[10]                                        ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|memaddr_a[17]                                     ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add10                               ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Add10                               ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regin[0]                                          ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_write[15]                                    ;                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|Mux61                                                 ;                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|notaddsub_b[19]                     ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|sdram_state                                                 ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|memaddr_a[3]                                      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regin[14]                                         ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regin[25]                                         ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|data_write[6]                                     ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|Selector5                                                   ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|OP2out[6]                                         ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|OP2out[2]                                         ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|servicechannel                                        ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|Selector3           ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|OP2out[10]                                        ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|OP2out[31]                                        ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart|Selector2           ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|prgstate                                                                  ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|prgstate                                                                  ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState            ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState            ;                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|DMACache:mydmacache|Selector4                                             ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|Selector52                                        ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|Selector54                                        ;                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state                                       ;                            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state                                       ;                            ;
; 37:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; |OneChipBook12Toplevel|VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|micro_state                                       ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------+
; Source assignments for Top-level Entity: |OneChipBook12Toplevel ;
+------------+---------+------+-----------------------------------+
; Assignment ; Value   ; From ; To                                ;
+------------+---------+------+-----------------------------------+
; LOCATION   ; Pin_201 ; -    ; sdram_ba[1]                       ;
; LOCATION   ; Pin_200 ; -    ; sdram_ba[0]                       ;
; LOCATION   ; Pin_224 ; -    ; sdram_addr[12]                    ;
; LOCATION   ; Pin_225 ; -    ; sdram_addr[11]                    ;
; LOCATION   ; Pin_226 ; -    ; sdram_addr[10]                    ;
; LOCATION   ; Pin_227 ; -    ; sdram_addr[9]                     ;
; LOCATION   ; Pin_228 ; -    ; sdram_addr[8]                     ;
; LOCATION   ; Pin_233 ; -    ; sdram_addr[7]                     ;
; LOCATION   ; Pin_234 ; -    ; sdram_addr[6]                     ;
; LOCATION   ; Pin_235 ; -    ; sdram_addr[5]                     ;
; LOCATION   ; Pin_208 ; -    ; sdram_addr[4]                     ;
; LOCATION   ; Pin_207 ; -    ; sdram_addr[3]                     ;
; LOCATION   ; Pin_206 ; -    ; sdram_addr[2]                     ;
; LOCATION   ; Pin_203 ; -    ; sdram_addr[1]                     ;
; LOCATION   ; Pin_202 ; -    ; sdram_addr[0]                     ;
; LOCATION   ; Pin_213 ; -    ; sdram_data[15]                    ;
; LOCATION   ; Pin_214 ; -    ; sdram_data[14]                    ;
; LOCATION   ; Pin_215 ; -    ; sdram_data[13]                    ;
; LOCATION   ; Pin_216 ; -    ; sdram_data[12]                    ;
; LOCATION   ; Pin_217 ; -    ; sdram_data[11]                    ;
; LOCATION   ; Pin_218 ; -    ; sdram_data[10]                    ;
; LOCATION   ; Pin_219 ; -    ; sdram_data[9]                     ;
; LOCATION   ; Pin_222 ; -    ; sdram_data[8]                     ;
; LOCATION   ; Pin_188 ; -    ; sdram_data[7]                     ;
; LOCATION   ; Pin_187 ; -    ; sdram_data[6]                     ;
; LOCATION   ; Pin_186 ; -    ; sdram_data[5]                     ;
; LOCATION   ; Pin_185 ; -    ; sdram_data[4]                     ;
; LOCATION   ; Pin_184 ; -    ; sdram_data[3]                     ;
; LOCATION   ; Pin_183 ; -    ; sdram_data[2]                     ;
; LOCATION   ; Pin_182 ; -    ; sdram_data[1]                     ;
; LOCATION   ; Pin_181 ; -    ; sdram_data[0]                     ;
; LOCATION   ; Pin_95  ; -    ; vga_r[5]                          ;
; LOCATION   ; Pin_98  ; -    ; vga_r[4]                          ;
; LOCATION   ; Pin_99  ; -    ; vga_r[3]                          ;
; LOCATION   ; Pin_100 ; -    ; vga_r[2]                          ;
; LOCATION   ; Pin_101 ; -    ; vga_r[1]                          ;
; LOCATION   ; Pin_104 ; -    ; vga_r[0]                          ;
; LOCATION   ; Pin_85  ; -    ; vga_g[5]                          ;
; LOCATION   ; Pin_86  ; -    ; vga_g[4]                          ;
; LOCATION   ; Pin_87  ; -    ; vga_g[3]                          ;
; LOCATION   ; Pin_88  ; -    ; vga_g[2]                          ;
; LOCATION   ; Pin_93  ; -    ; vga_g[1]                          ;
; LOCATION   ; Pin_94  ; -    ; vga_g[0]                          ;
; LOCATION   ; Pin_77  ; -    ; vga_b[5]                          ;
; LOCATION   ; Pin_78  ; -    ; vga_b[4]                          ;
; LOCATION   ; Pin_79  ; -    ; vga_b[3]                          ;
; LOCATION   ; Pin_82  ; -    ; vga_b[2]                          ;
; LOCATION   ; Pin_83  ; -    ; vga_b[1]                          ;
; LOCATION   ; Pin_84  ; -    ; vga_b[0]                          ;
; LOCATION   ; Pin_240 ; -    ; led[8]                            ;
; LOCATION   ; Pin_50  ; -    ; led[7]                            ;
; LOCATION   ; Pin_49  ; -    ; led[6]                            ;
; LOCATION   ; Pin_48  ; -    ; led[5]                            ;
; LOCATION   ; Pin_47  ; -    ; led[4]                            ;
; LOCATION   ; Pin_46  ; -    ; led[3]                            ;
; LOCATION   ; Pin_45  ; -    ; led[2]                            ;
; LOCATION   ; Pin_44  ; -    ; led[1]                            ;
; LOCATION   ; Pin_43  ; -    ; led[0]                            ;
; LOCATION   ; Pin_60  ; -    ; dip_sw[7]                         ;
; LOCATION   ; Pin_59  ; -    ; dip_sw[6]                         ;
; LOCATION   ; Pin_58  ; -    ; dip_sw[5]                         ;
; LOCATION   ; Pin_57  ; -    ; dip_sw[4]                         ;
; LOCATION   ; Pin_56  ; -    ; dip_sw[3]                         ;
; LOCATION   ; Pin_55  ; -    ; dip_sw[2]                         ;
; LOCATION   ; Pin_54  ; -    ; dip_sw[1]                         ;
; LOCATION   ; Pin_53  ; -    ; dip_sw[0]                         ;
; LOCATION   ; Pin_28  ; -    ; clk_21m                           ;
; LOCATION   ; Pin_38  ; -    ; sdram_clk                         ;
; LOCATION   ; Pin_39  ; -    ; sdram_cke                         ;
; LOCATION   ; Pin_197 ; -    ; sdram_cs_n                        ;
; LOCATION   ; Pin_196 ; -    ; sdram_ras_n                       ;
; LOCATION   ; Pin_195 ; -    ; sdram_cas_n                       ;
; LOCATION   ; Pin_194 ; -    ; sdram_we_n                        ;
; LOCATION   ; Pin_193 ; -    ; sdram_ldqm                        ;
; LOCATION   ; Pin_223 ; -    ; sdram_udqm                        ;
; LOCATION   ; Pin_75  ; -    ; vga_hsync                         ;
; LOCATION   ; Pin_74  ; -    ; vga_vsync                         ;
; LOCATION   ; Pin_68  ; -    ; ps2_clk                           ;
; LOCATION   ; Pin_67  ; -    ; ps2_dat                           ;
; LOCATION   ; Pin_2   ; -    ; rs232_rxd                         ;
; LOCATION   ; Pin_3   ; -    ; rs232_txd                         ;
; LOCATION   ; Pin_65  ; -    ; sd_cs_n                           ;
; LOCATION   ; Pin_63  ; -    ; sd_clk                            ;
; LOCATION   ; Pin_64  ; -    ; sd_mosi                           ;
; LOCATION   ; Pin_62  ; -    ; sd_miso                           ;
+------------+---------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_qam1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_ogm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_9i71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_jfs1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_qol1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_21to43:pll_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------+
; Parameter Name                ; Value                        ; Type                      ;
+-------------------------------+------------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                   ;
; PLL_TYPE                      ; AUTO                         ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_21to43 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 36394                        ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                   ;
; LOCK_HIGH                     ; 1                            ; Untyped                   ;
; LOCK_LOW                      ; 1                            ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                   ;
; SKIP_VCO                      ; OFF                          ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                   ;
; BANDWIDTH                     ; 0                            ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                   ;
; DOWN_SPREAD                   ; 0                            ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 2                            ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                            ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; -3000                        ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                   ;
; DPA_DIVIDER                   ; 0                            ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; VCO_MIN                       ; 0                            ; Untyped                   ;
; VCO_MAX                       ; 0                            ; Untyped                   ;
; VCO_CENTER                    ; 0                            ; Untyped                   ;
; PFD_MIN                       ; 0                            ; Untyped                   ;
; PFD_MAX                       ; 0                            ; Untyped                   ;
; M_INITIAL                     ; 0                            ; Untyped                   ;
; M                             ; 0                            ; Untyped                   ;
; N                             ; 1                            ; Untyped                   ;
; M2                            ; 1                            ; Untyped                   ;
; N2                            ; 1                            ; Untyped                   ;
; SS                            ; 1                            ; Untyped                   ;
; C0_HIGH                       ; 0                            ; Untyped                   ;
; C1_HIGH                       ; 0                            ; Untyped                   ;
; C2_HIGH                       ; 0                            ; Untyped                   ;
; C3_HIGH                       ; 0                            ; Untyped                   ;
; C4_HIGH                       ; 0                            ; Untyped                   ;
; C5_HIGH                       ; 0                            ; Untyped                   ;
; C6_HIGH                       ; 0                            ; Untyped                   ;
; C7_HIGH                       ; 0                            ; Untyped                   ;
; C8_HIGH                       ; 0                            ; Untyped                   ;
; C9_HIGH                       ; 0                            ; Untyped                   ;
; C0_LOW                        ; 0                            ; Untyped                   ;
; C1_LOW                        ; 0                            ; Untyped                   ;
; C2_LOW                        ; 0                            ; Untyped                   ;
; C3_LOW                        ; 0                            ; Untyped                   ;
; C4_LOW                        ; 0                            ; Untyped                   ;
; C5_LOW                        ; 0                            ; Untyped                   ;
; C6_LOW                        ; 0                            ; Untyped                   ;
; C7_LOW                        ; 0                            ; Untyped                   ;
; C8_LOW                        ; 0                            ; Untyped                   ;
; C9_LOW                        ; 0                            ; Untyped                   ;
; C0_INITIAL                    ; 0                            ; Untyped                   ;
; C1_INITIAL                    ; 0                            ; Untyped                   ;
; C2_INITIAL                    ; 0                            ; Untyped                   ;
; C3_INITIAL                    ; 0                            ; Untyped                   ;
; C4_INITIAL                    ; 0                            ; Untyped                   ;
; C5_INITIAL                    ; 0                            ; Untyped                   ;
; C6_INITIAL                    ; 0                            ; Untyped                   ;
; C7_INITIAL                    ; 0                            ; Untyped                   ;
; C8_INITIAL                    ; 0                            ; Untyped                   ;
; C9_INITIAL                    ; 0                            ; Untyped                   ;
; C0_MODE                       ; BYPASS                       ; Untyped                   ;
; C1_MODE                       ; BYPASS                       ; Untyped                   ;
; C2_MODE                       ; BYPASS                       ; Untyped                   ;
; C3_MODE                       ; BYPASS                       ; Untyped                   ;
; C4_MODE                       ; BYPASS                       ; Untyped                   ;
; C5_MODE                       ; BYPASS                       ; Untyped                   ;
; C6_MODE                       ; BYPASS                       ; Untyped                   ;
; C7_MODE                       ; BYPASS                       ; Untyped                   ;
; C8_MODE                       ; BYPASS                       ; Untyped                   ;
; C9_MODE                       ; BYPASS                       ; Untyped                   ;
; C0_PH                         ; 0                            ; Untyped                   ;
; C1_PH                         ; 0                            ; Untyped                   ;
; C2_PH                         ; 0                            ; Untyped                   ;
; C3_PH                         ; 0                            ; Untyped                   ;
; C4_PH                         ; 0                            ; Untyped                   ;
; C5_PH                         ; 0                            ; Untyped                   ;
; C6_PH                         ; 0                            ; Untyped                   ;
; C7_PH                         ; 0                            ; Untyped                   ;
; C8_PH                         ; 0                            ; Untyped                   ;
; C9_PH                         ; 0                            ; Untyped                   ;
; L0_HIGH                       ; 1                            ; Untyped                   ;
; L1_HIGH                       ; 1                            ; Untyped                   ;
; G0_HIGH                       ; 1                            ; Untyped                   ;
; G1_HIGH                       ; 1                            ; Untyped                   ;
; G2_HIGH                       ; 1                            ; Untyped                   ;
; G3_HIGH                       ; 1                            ; Untyped                   ;
; E0_HIGH                       ; 1                            ; Untyped                   ;
; E1_HIGH                       ; 1                            ; Untyped                   ;
; E2_HIGH                       ; 1                            ; Untyped                   ;
; E3_HIGH                       ; 1                            ; Untyped                   ;
; L0_LOW                        ; 1                            ; Untyped                   ;
; L1_LOW                        ; 1                            ; Untyped                   ;
; G0_LOW                        ; 1                            ; Untyped                   ;
; G1_LOW                        ; 1                            ; Untyped                   ;
; G2_LOW                        ; 1                            ; Untyped                   ;
; G3_LOW                        ; 1                            ; Untyped                   ;
; E0_LOW                        ; 1                            ; Untyped                   ;
; E1_LOW                        ; 1                            ; Untyped                   ;
; E2_LOW                        ; 1                            ; Untyped                   ;
; E3_LOW                        ; 1                            ; Untyped                   ;
; L0_INITIAL                    ; 1                            ; Untyped                   ;
; L1_INITIAL                    ; 1                            ; Untyped                   ;
; G0_INITIAL                    ; 1                            ; Untyped                   ;
; G1_INITIAL                    ; 1                            ; Untyped                   ;
; G2_INITIAL                    ; 1                            ; Untyped                   ;
; G3_INITIAL                    ; 1                            ; Untyped                   ;
; E0_INITIAL                    ; 1                            ; Untyped                   ;
; E1_INITIAL                    ; 1                            ; Untyped                   ;
; E2_INITIAL                    ; 1                            ; Untyped                   ;
; E3_INITIAL                    ; 1                            ; Untyped                   ;
; L0_MODE                       ; BYPASS                       ; Untyped                   ;
; L1_MODE                       ; BYPASS                       ; Untyped                   ;
; G0_MODE                       ; BYPASS                       ; Untyped                   ;
; G1_MODE                       ; BYPASS                       ; Untyped                   ;
; G2_MODE                       ; BYPASS                       ; Untyped                   ;
; G3_MODE                       ; BYPASS                       ; Untyped                   ;
; E0_MODE                       ; BYPASS                       ; Untyped                   ;
; E1_MODE                       ; BYPASS                       ; Untyped                   ;
; E2_MODE                       ; BYPASS                       ; Untyped                   ;
; E3_MODE                       ; BYPASS                       ; Untyped                   ;
; L0_PH                         ; 0                            ; Untyped                   ;
; L1_PH                         ; 0                            ; Untyped                   ;
; G0_PH                         ; 0                            ; Untyped                   ;
; G1_PH                         ; 0                            ; Untyped                   ;
; G2_PH                         ; 0                            ; Untyped                   ;
; G3_PH                         ; 0                            ; Untyped                   ;
; E0_PH                         ; 0                            ; Untyped                   ;
; E1_PH                         ; 0                            ; Untyped                   ;
; E2_PH                         ; 0                            ; Untyped                   ;
; E3_PH                         ; 0                            ; Untyped                   ;
; M_PH                          ; 0                            ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; CLK0_COUNTER                  ; G0                           ; Untyped                   ;
; CLK1_COUNTER                  ; G0                           ; Untyped                   ;
; CLK2_COUNTER                  ; G0                           ; Untyped                   ;
; CLK3_COUNTER                  ; G0                           ; Untyped                   ;
; CLK4_COUNTER                  ; G0                           ; Untyped                   ;
; CLK5_COUNTER                  ; G0                           ; Untyped                   ;
; CLK6_COUNTER                  ; E0                           ; Untyped                   ;
; CLK7_COUNTER                  ; E1                           ; Untyped                   ;
; CLK8_COUNTER                  ; E2                           ; Untyped                   ;
; CLK9_COUNTER                  ; E3                           ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; M_TIME_DELAY                  ; 0                            ; Untyped                   ;
; N_TIME_DELAY                  ; 0                            ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                   ;
; VCO_POST_SCALE                ; 0                            ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone                      ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK2                     ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING                      ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                            ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone                      ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE            ;
+-------------------------------+------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst ;
+-------------------+-------+-------------------------------------------+
; Parameter Name    ; Value ; Type                                      ;
+-------------------+-------+-------------------------------------------+
; sdram_rows        ; 13    ; Signed Integer                            ;
; sdram_cols        ; 9     ; Signed Integer                            ;
; sysclk_frequency  ; 430   ; Signed Integer                            ;
; fastclk_frequency ; 1000  ; Signed Integer                            ;
; spi_maxspeed      ; 2     ; Signed Integer                            ;
+-------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|debounce:ps2m_db ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; default        ; '1'   ; Enumerated                                                    ;
; bits           ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|debounce:ps2k_db ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; default        ; '1'   ; Enumerated                                                    ;
; bits           ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; sr_read        ; 0     ; Signed Integer                                                       ;
; vbr_stackframe ; 0     ; Signed Integer                                                       ;
; extaddr_mode   ; 0     ; Signed Integer                                                       ;
; mul_mode       ; 1     ; Signed Integer                                                       ;
; div_mode       ; 0     ; Signed Integer                                                       ;
; bitfield       ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; mul_mode       ; 1     ; Signed Integer                                                                     ;
; div_mode       ; 0     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; maxaddrbitbram ; 11    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; rows           ; 13    ; Signed Integer                                             ;
; cols           ; 9     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; addrbits       ; 11    ; Signed Integer                                                                                   ;
; databits       ; 18    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; addrbits       ; 9     ; Signed Integer                                                                                  ;
; databits       ; 18    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                              ;
; lowbit         ; 3     ; Signed Integer                                                                                              ;
; increment      ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                              ;
; lowbit         ; 3     ; Signed Integer                                                                                              ;
; increment      ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                              ;
; lowbit         ; 3     ; Signed Integer                                                                                              ;
; increment      ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                              ;
; lowbit         ; 3     ; Signed Integer                                                                                              ;
; increment      ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                              ;
; lowbit         ; 3     ; Signed Integer                                                                                              ;
; increment      ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                              ;
; lowbit         ; 3     ; Signed Integer                                                                                              ;
; increment      ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; cacheaddrbits  ; 9     ; Signed Integer                                                                             ;
; cachewidth     ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; sysclk_frequency ; 1000  ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|video_vga_master:myVgaMaster ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; clkdivbits     ; 3     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; xstart         ; 16    ; Signed Integer                                                                                 ;
; ystart         ; 256   ; Signed Integer                                                                                 ;
; xstop          ; 624   ; Signed Integer                                                                                 ;
; ystop          ; 464   ; Signed Integer                                                                                 ;
; border         ; 7     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 10    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 11    ; Signed Integer                                                                                                          ;
; databits       ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|peripheral_controller:myperipheral ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; sdram_rows       ; 13    ; Signed Integer                                                                ;
; sdram_cols       ; 9     ; Signed Integer                                                                ;
; sysclk_frequency ; 430   ; Signed Integer                                                                ;
; spi_maxspeed     ; 2     ; Signed Integer                                                                ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; counter_bits   ; 16    ; Signed Integer                                                                                     ;
; enable_rx      ; true  ; Enumerated                                                                                         ;
; enable_tx      ; true  ; Enumerated                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                                                        ;
; ticksperusec   ; 43    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                                                     ;
; ticksperusec   ; 43    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sound_wrapper:myaudio ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; clk_frequency  ; 1000  ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:soc_inst|sound_wrapper:myaudio|risingedge_divider:myclkdiv ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; divisor        ; 28    ; Signed Integer                                                                                 ;
; bits           ; 6     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                               ;
; WIDTH_A                            ; 18                   ; Untyped                                                                               ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                               ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 18                   ; Untyped                                                                               ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_qam1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                ;
; WIDTH_A                            ; 18                   ; Untyped                                                                                ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 18                   ; Untyped                                                                                ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ogm1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                                         ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                                                                      ;
; WIDTH_A                            ; 8                                                  ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                                                 ; Untyped                                                                      ;
; NUMWORDS_A                         ; 1024                                               ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                                      ;
; WIDTH_B                            ; 1                                                  ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                                      ;
; INIT_FILE                          ; db/onechipbook12.ram0_CharROM_ROM_dc07042c.hdl.mif ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone                                            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9i71                                    ; Untyped                                                                      ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                                  ; Type                       ;
+------------------------------------+--------------------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                        ; Untyped                    ;
; WIDTH_A                            ; 8                                                      ; Untyped                    ;
; WIDTHAD_A                          ; 12                                                     ; Untyped                    ;
; NUMWORDS_A                         ; 4096                                                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                    ;
; WIDTH_B                            ; 8                                                      ; Untyped                    ;
; WIDTHAD_B                          ; 12                                                     ; Untyped                    ;
; NUMWORDS_B                         ; 4096                                                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK0                                                 ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                 ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0                                                 ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                    ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                    ;
; INIT_FILE                          ; db/onechipbook12.ram0_sdbootstrap_ROM_65f34fce.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone                                                ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_jfs1                                        ; Untyped                    ;
+------------------------------------+--------------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_qol1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; pll_21to43:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 36394                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                        ;
; Entity Instance                           ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                          ;
;     -- WIDTH_A                            ; 18                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 18                                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                          ;
;     -- WIDTH_A                            ; 18                                                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 18                                                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
; Entity Instance                           ; VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3"                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2"                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1"                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0"                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sound_wrapper:myaudio"                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw       ; Input  ; Info     ; Stuck at GND                                                                        ;
; audio_ints   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mymouse"            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard"         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|peripheral_controller:myperipheral" ;
+----------------+-------+----------+-----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                             ;
+----------------+-------+----------+-----------------------------------------------------+
; reg_addr_in[0] ; Input ; Info     ; Stuck at GND                                        ;
+----------------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                                       ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                                       ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|vga_controller:myvga|video_vga_master:myVgaMaster"               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; endofline  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; endofframe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hsyncpol   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vsyncpol   ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram"                                           ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; address_a    ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 9 elements in the same dimension ;
; address_a[8] ; Input  ; Info             ; Stuck at GND                                                                                           ;
; address_b    ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 9 elements in the same dimension ;
; address_b[8] ; Input  ; Info             ; Stuck at VCC                                                                                           ;
; data_b[17]   ; Input  ; Info             ; Stuck at GND                                                                                           ;
; q_b[17]      ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram" ;
+---------------+-------+----------+-----------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                               ;
+---------------+-------+----------+-----------------------------------------------------------------------+
; address_a[10] ; Input ; Info     ; Stuck at GND                                                          ;
; address_b[10] ; Input ; Info     ; Stuck at VCC                                                          ;
+---------------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc"                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_to_sdram ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_rw      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sdram:mysdram" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; reinit ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom" ;
+---------+-------+----------+---------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                           ;
+---------+-------+----------+---------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                      ;
+---------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bf_ext_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_out[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68"                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_autovector ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu            ; Input  ; Info     ; Stuck at GND                                                                        ;
; fc             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; skipfetch      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regin          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|interrupt_controller:myint" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; int6 ; Input ; Info     ; Stuck at GND                                          ;
; int7 ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|debounce:ps2k_db"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; signal_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst|debounce:ps2m_db"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; signal_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:soc_inst"                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; vga_red[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_green[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_window      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2m_clk_in     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ps2m_dat_in     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ps2m_clk_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2m_dat_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_l         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_r         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_dir        ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_data       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex[14..6]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "pll_21to43:pll_inst" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; areset ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 23 12:58:20 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off onechipbook12 -c OneChipBook12Toplevel
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/sound/sound_wrapper.vhd
    Info: Found design unit 1: sound_wrapper-rtl
    Info: Found entity 1: sound_wrapper
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/sound/sound_controller.vhd
    Info: Found design unit 1: sound_controller-rtl
    Info: Found entity 1: sound_controller
Info: Found 1 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/sound/hybrid_pwm_sd.v
    Info: Found entity 1: hybrid_pwm_sd
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/charrom/charrom_rom.vhd
    Info: Found design unit 1: CharROM_ROM-arch
    Info: Found entity 1: CharROM_ROM
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/video/video_vga_master.vhd
    Info: Found design unit 1: video_vga_master-rtl
    Info: Found entity 1: video_vga_master
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/video/video_vga_dither.vhd
    Info: Found design unit 1: video_vga_dither-rtl
    Info: Found entity 1: video_vga_dither
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/video/vga_controller.vhd
    Info: Found design unit 1: vga_controller-rtl
    Info: Found entity 1: vga_controller
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/video/chargen.vhd
    Info: Found design unit 1: charactergenerator-rtl
    Info: Found entity 1: charactergenerator
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/soc/firmware/sdbootstrap_rom.vhd
    Info: Found design unit 1: sdbootstrap_ROM-arch
    Info: Found entity 1: sdbootstrap_ROM
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/misc/risingedge_divider.vhd
    Info: Found design unit 1: risingedge_divider-behavioural
    Info: Found entity 1: risingedge_divider
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/misc/poweronreset.vhd
    Info: Found design unit 1: poweronreset-rtl
    Info: Found entity 1: poweronreset
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/misc/fifo_counter.vhd
    Info: Found design unit 1: FIFO_Counter-RTL
    Info: Found entity 1: FIFO_Counter
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/misc/debounce.vhd
    Info: Found design unit 1: debounce-RTL
    Info: Found entity 1: debounce
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/spi.vhd
    Info: Found design unit 1: spi_interface-rtl
    Info: Found entity 1: spi_interface
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/simple_uart.vhd
    Info: Found design unit 1: simple_uart-rtl
    Info: Found entity 1: simple_uart
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/peripheral_controller.vhd
    Info: Found design unit 1: peripheral_controller-rtl
    Info: Found entity 1: peripheral_controller
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/io_ps2_com.vhd
    Info: Found design unit 1: io_ps2_com-rtl
    Info: Found entity 1: io_ps2_com
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/interrupt_controller.vhd
    Info: Found design unit 1: interrupt_controller-rtl
    Info: Found entity 1: interrupt_controller
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/cascade_timer.vhd
    Info: Found design unit 1: cascade_timer-rtl
    Info: Found entity 1: cascade_timer
Info: Found 1 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/twowaycache.v
    Info: Found entity 1: TwoWayCache
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/sdram.vhd
    Info: Found design unit 1: sdram-rtl
    Info: Found entity 1: sdram
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/dualportram.vhd
    Info: Found design unit 1: DualPortRAM-arch
    Info: Found entity 1: DualPortRAM
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/dmacacheram.vhd
    Info: Found design unit 1: DMACacheRAM-RTL
    Info: Found entity 1: DMACacheRAM
Info: Found 1 design units, including 0 entities, in source file /tg68k-onechipbook/rtl/memory/dmacache_pkg.vhd
    Info: Found design unit 1: DMACache_pkg
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/dmacache.vhd
    Info: Found design unit 1: dmacache-rtl
    Info: Found entity 1: DMACache
Info: Found 2 design units, including 1 entities, in source file pll_21to43.vhd
    Info: Found design unit 1: pll_21to43-SYN
    Info: Found entity 1: pll_21to43
Info: Found 2 design units, including 1 entities, in source file onechipbook12toplevel.vhd
    Info: Found design unit 1: OneChipBook12Toplevel-rtl
    Info: Found entity 1: OneChipBook12Toplevel
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/cpu/tg68kdotc_kernel.vhd
    Info: Found design unit 1: TG68KdotC_Kernel-logic
    Info: Found entity 1: TG68KdotC_Kernel
Info: Found 1 design units, including 0 entities, in source file /tg68k-onechipbook/rtl/cpu/tg68k_pack.vhd
    Info: Found design unit 1: TG68K_Pack
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/cpu/tg68k_alu.vhd
    Info: Found design unit 1: TG68K_ALU-logic
    Info: Found entity 1: TG68K_ALU
Info: Found 1 design units, including 0 entities, in source file /tg68k-onechipbook/soc/rtl/toplevel_config.vhd
    Info: Found design unit 1: Toplevel_Config
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/soc/rtl/soc_virtualtoplevel.vhd
    Info: Found design unit 1: VirtualToplevel-rtl
    Info: Found entity 1: VirtualToplevel
Info: Found 1 design units, including 0 entities, in source file /tg68k-onechipbook/soc/rtl/dmacache_config.vhd
    Info: Found design unit 1: DMACache_config
Info: Elaborating entity "OneChipBook12Toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at OneChipBook12Toplevel.vhd(140): object "vga_window" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OneChipBook12Toplevel.vhd(145): object "audio_l" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at OneChipBook12Toplevel.vhd(146): object "audio_r" assigned a value but never read
Info: Elaborating entity "pll_21to43" for hierarchy "pll_21to43:pll_inst"
Info: Elaborating entity "altpll" for hierarchy "pll_21to43:pll_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll_21to43:pll_inst|altpll:altpll_component"
Info: Instantiated megafunction "pll_21to43:pll_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "36394"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_21to43"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "VirtualToplevel" for hierarchy "VirtualToplevel:soc_inst"
Warning (10541): VHDL Signal Declaration warning at SOC_VirtualToplevel.vhd(123): used implicit default value for signal "vga_newframe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(191): object "ps2m_clk_db" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(192): object "ps2k_clk_db" assigned a value but never read
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(300): signal "clk_fast" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(312): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(425): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(428): signal "clk_fast" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "debounce" for hierarchy "VirtualToplevel:soc_inst|debounce:ps2m_db"
Info: Elaborating entity "interrupt_controller" for hierarchy "VirtualToplevel:soc_inst|interrupt_controller:myint"
Info: Elaborating entity "TG68KdotC_Kernel" for hierarchy "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68"
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object "illegal_write_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object "illegal_read_mode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object "illegal_byteaddr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object "byte" assigned a value but never read
Info: Elaborating entity "TG68K_ALU" for hierarchy "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"
Warning (10492): VHDL Process Statement warning at TG68K_ALU.vhd(367): signal "reg_QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TG68K_ALU.vhd(369): signal "reg_QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "sdbootstrap_ROM" for hierarchy "VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom"
Info: Elaborating entity "sdram" for hierarchy "VirtualToplevel:soc_inst|sdram:mysdram"
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(81): object "cas_sd_cs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(82): object "cas_sd_ras" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(83): object "cas_sd_cas" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(84): object "cas_sd_we" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(104): object "sdram_slot1_readwrite" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(106): object "sdram_slot2_readwrite" assigned a value but never read
Warning (10492): VHDL Process Statement warning at sdram.vhd(193): signal "port1_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram.vhd(193): signal "writecache_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram.vhd(193): signal "readcache_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram.vhd(216): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at sdram.vhd(397): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "TwoWayCache" for hierarchy "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc"
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(198): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(271): truncated value with size 18 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(281): truncated value with size 18 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(350): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(362): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(373): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(384): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(395): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(406): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(417): truncated value with size 32 to match size of target (3)
Warning (10034): Output port "data_to_sdram" at TwoWayCache.v(37) has no driver
Info: Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram"
Info: Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram"
Info: Elaborating entity "DMACache" for hierarchy "VirtualToplevel:soc_inst|DMACache:mydmacache"
Warning (10492): VHDL Process Statement warning at DMACache.vhd(119): signal "internals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DMACache.vhd(119): signal "activechannel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DMACache.vhd(120): signal "internals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DMACache.vhd(121): signal "cache_wraddr_lsb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "FIFO_Counter" for hierarchy "VirtualToplevel:soc_inst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter"
Info: Elaborating entity "DMACacheRAM" for hierarchy "VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM"
Warning (10492): VHDL Process Statement warning at DMACacheRAM.vhd(41): signal "rdaddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "vga_controller" for hierarchy "VirtualToplevel:soc_inst|vga_controller:myvga"
Warning (10036): Verilog HDL or VHDL warning at vga_controller.vhd(132): object "vga_newframe" assigned a value but never read
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(164): signal "reg_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(164): signal "req_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "video_vga_master" for hierarchy "VirtualToplevel:soc_inst|vga_controller:myvga|video_vga_master:myVgaMaster"
Info: Elaborating entity "charactergenerator" for hierarchy "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen"
Warning (10036): Verilog HDL or VHDL warning at chargen.vhd(38): object "upd" assigned a value but never read
Info: Elaborating entity "CharROM_ROM" for hierarchy "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom"
Info: Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom"
Info: Elaborating entity "peripheral_controller" for hierarchy "VirtualToplevel:soc_inst|peripheral_controller:myperipheral"
Warning (10492): VHDL Process Statement warning at peripheral_controller.vhd(177): signal "reg_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at peripheral_controller.vhd(177): signal "req_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "spi_interface" for hierarchy "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|spi_interface:myspi"
Info: Elaborating entity "simple_uart" for hierarchy "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|simple_uart:myuart"
Info: Elaborating entity "cascade_timer" for hierarchy "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|cascade_timer:mytimer"
Warning (10492): VHDL Process Statement warning at cascade_timer.vhd(38): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "io_ps2_com" for hierarchy "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard"
Info: Elaborating entity "sound_wrapper" for hierarchy "VirtualToplevel:soc_inst|sound_wrapper:myaudio"
Warning (10541): VHDL Signal Declaration warning at sound_wrapper.vhd(20): used implicit default value for signal "reg_data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "risingedge_divider" for hierarchy "VirtualToplevel:soc_inst|sound_wrapper:myaudio|risingedge_divider:myclkdiv"
Warning (10492): VHDL Process Statement warning at risingedge_divider.vhd(27): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "sound_controller" for hierarchy "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0"
Warning (10541): VHDL Signal Declaration warning at sound_controller.vhd(35): used implicit default value for signal "audio_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Found 2 instances of uninferred RAM logic
    Info: RAM logic "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|regfile" is uninferred due to asynchronous read logic
    Info: RAM logic "VirtualToplevel:soc_inst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram" is uninferred due to illegal secondary signals in read logic
Info: Inferred 5 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_A set to 9
        Info: Parameter WIDTHAD_B set to 9
        Info: Parameter NUMWORDS_A set to 512
        Info: Parameter NUMWORDS_B set to 512
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter WIDTHAD_B set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter NUMWORDS_B set to 2048
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|rom_rtl_0" 
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/onechipbook12.ram0_CharROM_ROM_dc07042c.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|ram_rtl_0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter NUMWORDS_B set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter INIT_FILE set to db/onechipbook12.ram0_sdbootstrap_ROM_65f34fce.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0" 
        Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter WIDTHAD_B set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter NUMWORDS_B set to 2048
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_REG_B set to CLOCK0
        Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
Info: Elaborated megafunction instantiation "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "18"
    Info: Parameter "WIDTH_B" = "18"
    Info: Parameter "WIDTHAD_A" = "9"
    Info: Parameter "WIDTHAD_B" = "9"
    Info: Parameter "NUMWORDS_A" = "512"
    Info: Parameter "NUMWORDS_B" = "512"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_REG_B" = "CLOCK0"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qam1.tdf
    Info: Found entity 1: altsyncram_qam1
Info: Elaborated megafunction instantiation "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "18"
    Info: Parameter "WIDTH_B" = "18"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "NUMWORDS_B" = "2048"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_REG_B" = "CLOCK0"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ogm1.tdf
    Info: Found entity 1: altsyncram_ogm1
Info: Elaborated megafunction instantiation "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0"
Info: Instantiated megafunction "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/onechipbook12.ram0_CharROM_ROM_dc07042c.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9i71.tdf
    Info: Found entity 1: altsyncram_9i71
Info: Elaborated megafunction instantiation "VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "VirtualToplevel:soc_inst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "NUMWORDS_B" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_REG_B" = "CLOCK0"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "INIT_FILE" = "db/onechipbook12.ram0_sdbootstrap_ROM_65f34fce.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jfs1.tdf
    Info: Found entity 1: altsyncram_jfs1
Info: Elaborated megafunction instantiation "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "VirtualToplevel:soc_inst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "NUMWORDS_B" = "2048"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_REG_B" = "CLOCK0"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qol1.tdf
    Info: Found entity 1: altsyncram_qol1
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[15]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[1]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[9]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[9]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[0]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[8]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[8]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[3]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[11]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[11]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[2]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[10]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[10]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[4]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[12]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[12]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[14]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[14]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[13]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[13]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[7]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[6]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_data[5]" to the node "VirtualToplevel:soc_inst|peripheral_controller:myperipheral|gpio_in_s2[5]" into an OR gate
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
Info: Registers with preset signals will power-up high
Info: 241 registers lost all their fanouts during netlist optimizations. The first 241 are displayed below.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bchg" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bset" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_d32" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_fffo" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_exts" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[6]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[5]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[4]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[2]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[1]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|bf_ext_in[0]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_s32" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_ins" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[24]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[23]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[22]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[21]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[20]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[19]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[18]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[17]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[16]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[15]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[14]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[13]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[12]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[11]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[10]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[9]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[8]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[7]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[6]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[5]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[4]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[2]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[1]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[0]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|CACR[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|CACR[2]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|CACR[1]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|CACR[0]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|VBR[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[0]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[1]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[2]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[4]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[0]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[1]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[2]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[4]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_bf_shift[5]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[0]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[1]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[2]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|alu_width[4]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[24]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|last_data_in[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[63]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[62]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[61]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[60]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[59]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[58]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[57]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[56]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[55]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[54]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[53]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[52]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[51]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[50]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[49]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[48]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|prgstate.rom" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1_1" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1_2" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1_3" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph1_4" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9_1" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9_2" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9_3" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_state.ph9_4" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~18" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~19" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~20" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~21" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~22" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~23" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~24" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~25" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~26" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~27" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~28" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~29" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~30" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~31" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~32" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|state~33" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sdram:mysdram|sdram_slot2.refresh" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[0].addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[1].addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[2].addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[3].addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[4].addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|DMACache:mydmacache|internals[5].addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|vgachannel_fromhost.addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|spr0channel_fromhost.addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[31]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[30]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[29]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[28]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[27]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[26]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|framebuffer_pointer[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|vga_controller:myvga|sprite0_pointer[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[25]" lost all its fanouts during netlist optimizations.
    Info: Register "VirtualToplevel:soc_inst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[25]" lost all its fanouts during netlist optimizations.
Info: Removed 1 MSB VCC or GND address nodes from RAM block "VirtualToplevel:soc_inst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_qam1:auto_generated|ALTSYNCRAM"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "pll_21to43:pll_inst|altpll:altpll_component|pll"
Warning: Output port clk1 of PLL "pll_21to43:pll_inst|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dip_sw[0]"
    Warning (15610): No output dependent on input pin "dip_sw[1]"
    Warning (15610): No output dependent on input pin "dip_sw[2]"
    Warning (15610): No output dependent on input pin "dip_sw[3]"
    Warning (15610): No output dependent on input pin "dip_sw[4]"
    Warning (15610): No output dependent on input pin "dip_sw[5]"
    Warning (15610): No output dependent on input pin "dip_sw[6]"
    Warning (15610): No output dependent on input pin "dip_sw[7]"
Info: Implemented 23566 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 56 output pins
    Info: Implemented 18 bidirectional pins
    Info: Implemented 23420 logic cells
    Info: Implemented 60 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 355 megabytes
    Info: Processing ended: Tue Dec 23 12:59:01 2025
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:41


