Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sun Feb  7 22:24:15 2021
| Host             : jarvis running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcku115-flvf1924-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.737        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.405        |
| Device Static (W)        | 1.332        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.042 |       12 |       --- |             --- |
| CLB Logic                |     0.015 |    16286 |       --- |             --- |
|   LUT as Logic           |     0.008 |     4940 |    663360 |            0.74 |
|   LUT as Distributed RAM |     0.004 |      192 |    293760 |            0.07 |
|   LUT as Shift Register  |     0.001 |      137 |    293760 |            0.05 |
|   Register               |     0.001 |     8403 |   1326720 |            0.63 |
|   CARRY8                 |    <0.001 |      165 |     82920 |            0.20 |
|   F7/F8 Muxes            |    <0.001 |      116 |    663360 |            0.02 |
|   Others                 |    <0.001 |     1140 |       --- |             --- |
| Signals                  |     0.021 |    14680 |       --- |             --- |
| Block RAM                |     0.055 |       73 |      2160 |            3.38 |
| MMCM                     |     0.114 |        1 |        24 |            4.17 |
| I/O                      |     0.004 |        8 |       728 |            1.10 |
| GTH                      |     0.154 |        1 |        64 |            1.56 |
| Static Power             |     1.332 |          |           |                 |
| Total                    |     1.737 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.586 |       0.146 |      0.440 |
| Vccaux     |       1.800 |     0.299 |       0.063 |      0.236 |
| Vccaux_io  |       1.800 |     0.164 |       0.002 |      0.162 |
| Vccint_io  |       0.950 |     0.039 |       0.001 |      0.038 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.041 |       0.001 |      0.040 |
| MGTAVcc    |       1.000 |     0.108 |       0.084 |      0.024 |
| MGTAVtt    |       1.200 |     0.093 |       0.052 |      0.041 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.028 |       0.000 |      0.028 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                | Domain                                                                                                                                                                                                                                                                                                                               | Constraint (ns) |
+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_200_dcm                                                          | snap2_v2_infrastructure_inst/clk_200_dcm                                                                                                                                                                                                                                                                                             |             5.0 |
| cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                                                                                                                    |            33.3 |
| cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | cont_microblaze_inst/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                                                                                                            |            33.3 |
| gbe_userclk2_out                                                     | gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/userclk2                                                                                                                                                                                                                                                                               |             8.0 |
| onegbe_clk                                                           | gpio_pins3_one_gbe_mgt_clk_p                                                                                                                                                                                                                                                                                                         |             8.0 |
| rxoutclk_out[0]                                                      | gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |            16.0 |
| sys_clk0_dcm                                                         | snap2_v2_infrastructure_inst/sys_clk0_dcm                                                                                                                                                                                                                                                                                            |            10.0 |
| sys_clk_p_CLK                                                        | sys_clk_p                                                                                                                                                                                                                                                                                                                            |             8.0 |
| txoutclk_out[0]                                                      | gpio_pins3_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_sgmii_autonegotiation_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             8.0 |
| userclk_out                                                          | gpio_pins3_one_gbe_pcs_pma/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                                |            16.0 |
+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| top                                |     0.405 |
|   cont_microblaze_inst             |     0.079 |
|     axi_hwicap_0                   |     0.009 |
|       U0                           |     0.009 |
|     axi_quad_spi_0                 |     0.005 |
|       U0                           |     0.005 |
|     axi_timer_0                    |     0.003 |
|       U0                           |     0.003 |
|     microblaze_0                   |     0.021 |
|       U0                           |     0.021 |
|     microblaze_0_axi_intc          |     0.001 |
|       U0                           |     0.001 |
|     microblaze_0_axi_periph        |     0.001 |
|       xbar                         |     0.001 |
|     microblaze_0_local_memory      |     0.035 |
|       lmb_bram                     |     0.035 |
|   gpio_pins3_inst                  |     0.002 |
|     gpio_pins3_struct              |     0.002 |
|   gpio_pins3_one_gbe               |     0.028 |
|     arp_cache_inst                 |     0.008 |
|       U0                           |     0.008 |
|     enable_cpu.gbe_cpu_attach_inst |     0.001 |
|     enable_cpu_rx.cpu_buffer_rx    |     0.003 |
|       U0                           |     0.003 |
|     enable_cpu_tx.cpu_buffer_tx    |     0.004 |
|       U0                           |     0.004 |
|     gbe_rx_inst                    |     0.003 |
|       rx_packet_fifo_inst          |     0.001 |
|     gbe_tx_inst                    |     0.008 |
|       tx_packet_ctrl_fifo_inst     |     0.002 |
|       tx_packet_fifo_inst          |     0.003 |
|   gpio_pins3_one_gbe_mac           |     0.002 |
|     mac_rx                         |     0.001 |
|   gpio_pins3_one_gbe_pcs_pma       |     0.168 |
|     U0                             |     0.168 |
|       pcs_pma_block_i              |     0.168 |
|   snap2_v2_infrastructure_inst     |     0.118 |
|     ibufgds_sys_clk                |     0.003 |
|   wbs_arbiter_inst                 |     0.005 |
+------------------------------------+-----------+


