v 20110115 2
C 43500 48000 1 0 0 nmosEnhancementA.sym
{
T 44100 48500 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 46800 47400 1 270 1 nmosEnhancementA.sym
{
T 47300 48000 5 10 0 0 90 2 1
device=NMOS_TRANSISTOR
}
C 44100 46900 1 90 0 resistor-1.sym
{
T 43700 47200 5 10 0 0 90 0 1
device=RESISTOR
}
C 43000 47200 1 90 0 resistor-1.sym
{
T 42600 47500 5 10 0 0 90 0 1
device=RESISTOR
}
C 46200 47000 1 90 0 resistor-1.sym
{
T 45800 47300 5 10 0 0 90 0 1
device=RESISTOR
}
C 48400 47000 1 90 0 resistor-1.sym
{
T 48000 47300 5 10 0 0 90 0 1
device=RESISTOR
}
C 50000 47000 1 90 0 resistor-1.sym
{
T 49600 47300 5 10 0 0 90 0 1
device=RESISTOR
}
C 48700 47700 1 0 0 capacitor-1.sym
{
T 48900 48400 5 10 0 0 0 0 1
device=CAPACITOR
T 48900 48600 5 10 0 0 0 0 1
symversion=0.1
}
C 44600 47700 1 0 0 capacitor-1.sym
{
T 44800 48400 5 10 0 0 0 0 1
device=CAPACITOR
T 44800 48600 5 10 0 0 0 0 1
symversion=0.1
}
C 41100 48200 1 0 0 capacitor-1.sym
{
T 41300 48900 5 10 0 0 0 0 1
device=CAPACITOR
T 41300 49100 5 10 0 0 0 0 1
symversion=0.1
}
C 46300 46900 1 180 0 voltageSource.sym
C 48500 46900 1 180 0 voltageSource.sym
C 40800 46700 1 0 0 gnd-1.sym
C 42800 46700 1 0 0 gnd-1.sym
C 47100 47100 1 0 0 gnd-1.sym
C 49800 46700 1 0 0 gnd-1.sym
C 40700 47200 1 0 0 kvoltageVertical.sym
{
T 40700 48200 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 49900 48000 1 270 0 kpin.sym
C 44200 46900 1 180 0 voltageSource.sym
C 43800 48800 1 0 0 voltageSource.sym
N 44000 48000 44000 47800 4
N 43500 48400 42000 48400 4
N 42900 48100 42900 48400 4
N 41100 48400 40900 48400 4
N 40900 48400 40900 48100 4
N 44600 47900 44000 47900 4
N 45500 47900 46800 47900 4
N 47600 47900 48700 47900 4
N 49600 47900 49900 47900 4
N 46100 46900 46100 47000 4
N 48300 46900 48300 47000 4
N 42900 47200 42900 47000 4
N 40900 47000 40900 47200 4
B 39800 45700 11400 4100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
