<div align="center">

# Rawan Mansour Abdelkader
**Digital IC Design & Verification Engineer**
*E-JUST | Electronics and Communications Engineering | 2027*

---

**Bridging the gap between computer architecture and silicon implementation.** Specialized in developing high-performance RTL and scalable verification environments for complex digital systems.

[LinkedIn](https://www.linkedin.com/in/rawan-abdelkader-28a8092b2) ‚Ä¢ [Email](mailto:rawan.abdelkader2722@gmail.com)

</div>

### üß¨ Professional Expertise

* **Design & Architecture:** Focusing on **RTL development** with a strong foundation in **Computer Organization**. Interested in optimizing data-paths for specialized hardware and **AI accelerators**.
* **Verification:** Building robust, coverage-driven environments using **UVM** and **SystemVerilog**, with a shift towards modern Python-based flows using **cocotb**.
* **Hardware Efficiency:** Dedicated to implementing hardware-software co-designs that prioritize throughput and resource optimization.

---

### üõ†Ô∏è Technical Toolbox

| Domain | Proficiency |
| :--- | :--- |
| **HDLs** | `SystemVerilog` ‚Ä¢ `Verilog` |
| **Verification** | `UVM` ‚Ä¢ `cocotb` ‚Ä¢ `Functional Verification` |
| **Architectural Tools** | `QuestaSim` ‚Ä¢ `Vivado` ‚Ä¢ `Quartus Prime` |
| **Languages & Scripting** | `Python` ‚Ä¢ `C++` ‚Ä¢ `MATLAB` |

---

### üìä Engineering Activity
<p align="center">
  <img height="165em" src="https://github-readme-stats.vercel.app/api?username=RawanAbdelkader272&show_icons=true&theme=transparent&title_color=0077B5&icon_color=0077B5&text_color=333&border_color=e4e2e2" />
  <img height="165em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=RawanAbdelkader272&layout=compact&theme=transparent&title_color=0077B5&text_color=333&border_color=e4e2e2" />
</p>

---

<p align="center">
  <i>"Committed to the pursuit of hardware excellence and zero-defect silicon."</i>
</p>
