;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; TIA
TIA_SC__BST EQU CYREG_SC0_BST
TIA_SC__CLK EQU CYREG_SC0_CLK
TIA_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_SC__CMPINV_MASK EQU 0x01
TIA_SC__CPTR EQU CYREG_SC_CPTR
TIA_SC__CPTR_MASK EQU 0x01
TIA_SC__CR0 EQU CYREG_SC0_CR0
TIA_SC__CR1 EQU CYREG_SC0_CR1
TIA_SC__CR2 EQU CYREG_SC0_CR2
TIA_SC__MSK EQU CYREG_SC_MSK
TIA_SC__MSK_MASK EQU 0x01
TIA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_SC__PM_ACT_MSK EQU 0x01
TIA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_SC__PM_STBY_MSK EQU 0x01
TIA_SC__SR EQU CYREG_SC_SR
TIA_SC__SR_MASK EQU 0x01
TIA_SC__SW0 EQU CYREG_SC0_SW0
TIA_SC__SW10 EQU CYREG_SC0_SW10
TIA_SC__SW2 EQU CYREG_SC0_SW2
TIA_SC__SW3 EQU CYREG_SC0_SW3
TIA_SC__SW4 EQU CYREG_SC0_SW4
TIA_SC__SW6 EQU CYREG_SC0_SW6
TIA_SC__SW7 EQU CYREG_SC0_SW7
TIA_SC__SW8 EQU CYREG_SC0_SW8
TIA_SC__WRK1 EQU CYREG_SC_WRK1
TIA_SC__WRK1_MASK EQU 0x01

; EN_1
EN_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
EN_1__0__MASK EQU 0x02
EN_1__0__PC EQU CYREG_IO_PC_PRT15_PC1
EN_1__0__PORT EQU 15
EN_1__0__SHIFT EQU 1
EN_1__AG EQU CYREG_PRT15_AG
EN_1__AMUX EQU CYREG_PRT15_AMUX
EN_1__BIE EQU CYREG_PRT15_BIE
EN_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
EN_1__BYP EQU CYREG_PRT15_BYP
EN_1__CTL EQU CYREG_PRT15_CTL
EN_1__DM0 EQU CYREG_PRT15_DM0
EN_1__DM1 EQU CYREG_PRT15_DM1
EN_1__DM2 EQU CYREG_PRT15_DM2
EN_1__DR EQU CYREG_PRT15_DR
EN_1__INP_DIS EQU CYREG_PRT15_INP_DIS
EN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
EN_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
EN_1__LCD_EN EQU CYREG_PRT15_LCD_EN
EN_1__MASK EQU 0x02
EN_1__PORT EQU 15
EN_1__PRT EQU CYREG_PRT15_PRT
EN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
EN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
EN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
EN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
EN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
EN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
EN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
EN_1__PS EQU CYREG_PRT15_PS
EN_1__SHIFT EQU 1
EN_1__SLW EQU CYREG_PRT15_SLW

; EN_2
EN_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
EN_2__0__MASK EQU 0x01
EN_2__0__PC EQU CYREG_PRT2_PC0
EN_2__0__PORT EQU 2
EN_2__0__SHIFT EQU 0
EN_2__AG EQU CYREG_PRT2_AG
EN_2__AMUX EQU CYREG_PRT2_AMUX
EN_2__BIE EQU CYREG_PRT2_BIE
EN_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EN_2__BYP EQU CYREG_PRT2_BYP
EN_2__CTL EQU CYREG_PRT2_CTL
EN_2__DM0 EQU CYREG_PRT2_DM0
EN_2__DM1 EQU CYREG_PRT2_DM1
EN_2__DM2 EQU CYREG_PRT2_DM2
EN_2__DR EQU CYREG_PRT2_DR
EN_2__INP_DIS EQU CYREG_PRT2_INP_DIS
EN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
EN_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EN_2__LCD_EN EQU CYREG_PRT2_LCD_EN
EN_2__MASK EQU 0x01
EN_2__PORT EQU 2
EN_2__PRT EQU CYREG_PRT2_PRT
EN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EN_2__PS EQU CYREG_PRT2_PS
EN_2__SHIFT EQU 0
EN_2__SLW EQU CYREG_PRT2_SLW

; DMA_1
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_1__DRQ_NUMBER EQU 10
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 0
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

; DMA_2
DMA_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_2__DRQ_NUMBER EQU 8
DMA_2__NUMBEROF_TDS EQU 0
DMA_2__PRIORITY EQU 2
DMA_2__TERMIN_EN EQU 0
DMA_2__TERMIN_SEL EQU 0
DMA_2__TERMOUT0_EN EQU 1
DMA_2__TERMOUT0_SEL EQU 8
DMA_2__TERMOUT1_EN EQU 0
DMA_2__TERMOUT1_SEL EQU 0

; Out1_1
Out1_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Out1_1__0__MASK EQU 0x02
Out1_1__0__PC EQU CYREG_PRT2_PC1
Out1_1__0__PORT EQU 2
Out1_1__0__SHIFT EQU 1
Out1_1__AG EQU CYREG_PRT2_AG
Out1_1__AMUX EQU CYREG_PRT2_AMUX
Out1_1__BIE EQU CYREG_PRT2_BIE
Out1_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out1_1__BYP EQU CYREG_PRT2_BYP
Out1_1__CTL EQU CYREG_PRT2_CTL
Out1_1__DM0 EQU CYREG_PRT2_DM0
Out1_1__DM1 EQU CYREG_PRT2_DM1
Out1_1__DM2 EQU CYREG_PRT2_DM2
Out1_1__DR EQU CYREG_PRT2_DR
Out1_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Out1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Out1_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out1_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Out1_1__MASK EQU 0x02
Out1_1__PORT EQU 2
Out1_1__PRT EQU CYREG_PRT2_PRT
Out1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out1_1__PS EQU CYREG_PRT2_PS
Out1_1__SHIFT EQU 1
Out1_1__SLW EQU CYREG_PRT2_SLW

; Out1_2
Out1_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Out1_2__0__MASK EQU 0x04
Out1_2__0__PC EQU CYREG_PRT2_PC2
Out1_2__0__PORT EQU 2
Out1_2__0__SHIFT EQU 2
Out1_2__AG EQU CYREG_PRT2_AG
Out1_2__AMUX EQU CYREG_PRT2_AMUX
Out1_2__BIE EQU CYREG_PRT2_BIE
Out1_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out1_2__BYP EQU CYREG_PRT2_BYP
Out1_2__CTL EQU CYREG_PRT2_CTL
Out1_2__DM0 EQU CYREG_PRT2_DM0
Out1_2__DM1 EQU CYREG_PRT2_DM1
Out1_2__DM2 EQU CYREG_PRT2_DM2
Out1_2__DR EQU CYREG_PRT2_DR
Out1_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Out1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Out1_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out1_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Out1_2__MASK EQU 0x04
Out1_2__PORT EQU 2
Out1_2__PRT EQU CYREG_PRT2_PRT
Out1_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out1_2__PS EQU CYREG_PRT2_PS
Out1_2__SHIFT EQU 2
Out1_2__SLW EQU CYREG_PRT2_SLW

; Out2_1
Out2_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Out2_1__0__MASK EQU 0x80
Out2_1__0__PC EQU CYREG_PRT2_PC7
Out2_1__0__PORT EQU 2
Out2_1__0__SHIFT EQU 7
Out2_1__AG EQU CYREG_PRT2_AG
Out2_1__AMUX EQU CYREG_PRT2_AMUX
Out2_1__BIE EQU CYREG_PRT2_BIE
Out2_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Out2_1__BYP EQU CYREG_PRT2_BYP
Out2_1__CTL EQU CYREG_PRT2_CTL
Out2_1__DM0 EQU CYREG_PRT2_DM0
Out2_1__DM1 EQU CYREG_PRT2_DM1
Out2_1__DM2 EQU CYREG_PRT2_DM2
Out2_1__DR EQU CYREG_PRT2_DR
Out2_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Out2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Out2_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Out2_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Out2_1__MASK EQU 0x80
Out2_1__PORT EQU 2
Out2_1__PRT EQU CYREG_PRT2_PRT
Out2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Out2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Out2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Out2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Out2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Out2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Out2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Out2_1__PS EQU CYREG_PRT2_PS
Out2_1__SHIFT EQU 7
Out2_1__SLW EQU CYREG_PRT2_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x01
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 0
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_RX
UART_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
UART_RX__0__MASK EQU 0x40
UART_RX__0__PC EQU CYREG_PRT12_PC6
UART_RX__0__PORT EQU 12
UART_RX__0__SHIFT EQU 6
UART_RX__AG EQU CYREG_PRT12_AG
UART_RX__BIE EQU CYREG_PRT12_BIE
UART_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_RX__BYP EQU CYREG_PRT12_BYP
UART_RX__DM0 EQU CYREG_PRT12_DM0
UART_RX__DM1 EQU CYREG_PRT12_DM1
UART_RX__DM2 EQU CYREG_PRT12_DM2
UART_RX__DR EQU CYREG_PRT12_DR
UART_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_RX__MASK EQU 0x40
UART_RX__PORT EQU 12
UART_RX__PRT EQU CYREG_PRT12_PRT
UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_RX__PS EQU CYREG_PRT12_PS
UART_RX__SHIFT EQU 6
UART_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_RX__SLW EQU CYREG_PRT12_SLW

; UART_TX
UART_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
UART_TX__0__MASK EQU 0x80
UART_TX__0__PC EQU CYREG_PRT12_PC7
UART_TX__0__PORT EQU 12
UART_TX__0__SHIFT EQU 7
UART_TX__AG EQU CYREG_PRT12_AG
UART_TX__BIE EQU CYREG_PRT12_BIE
UART_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_TX__BYP EQU CYREG_PRT12_BYP
UART_TX__DM0 EQU CYREG_PRT12_DM0
UART_TX__DM1 EQU CYREG_PRT12_DM1
UART_TX__DM2 EQU CYREG_PRT12_DM2
UART_TX__DR EQU CYREG_PRT12_DR
UART_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_TX__MASK EQU 0x80
UART_TX__PORT EQU 12
UART_TX__PRT EQU CYREG_PRT12_PRT
UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_TX__PS EQU CYREG_PRT12_PS
UART_TX__SHIFT EQU 7
UART_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_TX__SLW EQU CYREG_PRT12_SLW

; Filter_1
Filter_1_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_1_DFB__COHER EQU CYREG_DFB0_COHER
Filter_1_DFB__CR EQU CYREG_DFB0_CR
Filter_1_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_1_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_1_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_1_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_1_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_1_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_1_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_1_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_1_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_1_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_1_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_1_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_1_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_1_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_1_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_1_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_1_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_1_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_1_DFB__PM_ACT_MSK EQU 0x10
Filter_1_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_1_DFB__PM_STBY_MSK EQU 0x10
Filter_1_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_1_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_1_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_1_DFB__SR EQU CYREG_DFB0_SR
Filter_1_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_1_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_1_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_1_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_1_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_1_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

; isr_UART
isr_UART__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART__INTC_MASK EQU 0x04
isr_UART__INTC_NUMBER EQU 2
isr_UART__INTC_PRIOR_NUM EQU 7
isr_UART__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_UART__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig
ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_theACLK__INDEX EQU 0x00
ADC_DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_theACLK__PM_STBY_MSK EQU 0x01

; isr_Filter_End
isr_Filter_End__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Filter_End__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Filter_End__INTC_MASK EQU 0x02
isr_Filter_End__INTC_NUMBER EQU 1
isr_Filter_End__INTC_PRIOR_NUM EQU 7
isr_Filter_End__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Filter_End__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Filter_End__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000500
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
