static void T_1 F_1 ( T_2 V_1 )\r\n{\r\nvoid T_3 * V_2 = F_2 ( 0xe6180000 ) ;\r\nF_3 ( V_1 , V_2 + V_3 ) ;\r\nF_3 ( 0 , V_2 + V_4 ) ;\r\n}\r\nstatic inline void F_1 ( T_2 V_1 ) {}\r\nvoid T_1 F_4 ( void )\r\n{\r\nvoid T_3 * V_5 ;\r\nT_2 V_6 ;\r\nstatic int V_7 ;\r\nstruct V_8 * V_9 , * V_10 ;\r\nbool V_11 = false ;\r\nbool V_12 = false ;\r\nT_4 V_13 = 0 ;\r\nT_2 V_1 = 0 ;\r\nif ( V_7 ++ )\r\nreturn;\r\nV_10 = F_5 ( L_1 ) ;\r\nif ( ! V_10 )\r\nreturn;\r\nF_6 (cpus, np) {\r\nif ( F_7 ( V_9 , L_2 ) )\r\nV_12 = true ;\r\nelse if ( F_7 ( V_9 , L_3 ) )\r\nV_11 = true ;\r\n}\r\nif ( F_8 ( L_4 ) ) {\r\nV_13 = V_14 ;\r\nV_1 = 0x013111ef ;\r\n} else if ( F_8 ( L_5 ) ) {\r\nV_13 = V_15 ;\r\nV_1 = 0x00111003 ;\r\n}\r\nV_5 = F_9 ( V_13 , V_16 ) ;\r\nF_10 ( V_5 , V_17 , V_16 ) ;\r\nF_11 ( V_5 ) ;\r\nV_5 = F_9 ( V_18 , 0x63 ) ;\r\nV_6 = ( V_13 >> 8 ) & 0xfffffc00 ;\r\nif ( V_12 ) {\r\nF_12 ( V_6 , V_5 + V_19 ) ;\r\nF_12 ( V_6 | 0x10 , V_5 + V_19 ) ;\r\nF_12 ( ( F_13 ( V_5 + V_20 ) & ~ 0x0f ) |\r\n0xa5a50000 , V_5 + V_20 ) ;\r\n}\r\nif ( V_11 ) {\r\nF_12 ( V_6 , V_5 + V_21 ) ;\r\nF_12 ( V_6 | 0x10 , V_5 + V_21 ) ;\r\nF_12 ( ( F_13 ( V_5 + V_22 ) & ~ 0x0f ) |\r\n0x5a5a0000 , V_5 + V_22 ) ;\r\n}\r\nF_11 ( V_5 ) ;\r\nF_1 ( V_1 ) ;\r\nF_14 () ;\r\n}
