Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 23:55:14 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.109        0.000                      0                  110        0.058        0.000                      0                  110       49.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              96.109        0.000                      0                  110        0.058        0.000                      0                  110       49.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       96.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.109ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.642ns (18.881%)  route 2.758ns (81.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.865     8.624    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519   104.924    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X63Y45         FDRE (Setup_fdre_C_R)       -0.429   104.733    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                 96.109    

Slack (MET) :             96.109ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.642ns (18.881%)  route 2.758ns (81.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.865     8.624    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519   104.924    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X63Y45         FDRE (Setup_fdre_C_R)       -0.429   104.733    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                 96.109    

Slack (MET) :             96.116ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.642ns (18.922%)  route 2.751ns (81.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.857     8.616    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518   104.923    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X63Y42         FDRE (Setup_fdre_C_R)       -0.429   104.732    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.732    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 96.116    

Slack (MET) :             96.116ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.642ns (18.922%)  route 2.751ns (81.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.857     8.616    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518   104.923    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X63Y42         FDRE (Setup_fdre_C_R)       -0.429   104.732    aseg_driver/ctr/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.732    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 96.116    

Slack (MET) :             96.116ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.642ns (18.922%)  route 2.751ns (81.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.857     8.616    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518   104.923    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X63Y42         FDRE (Setup_fdre_C_R)       -0.429   104.732    aseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.732    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 96.116    

Slack (MET) :             96.116ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.642ns (18.922%)  route 2.751ns (81.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.857     8.616    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.518   104.923    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X63Y42         FDRE (Setup_fdre_C_R)       -0.429   104.732    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.732    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 96.116    

Slack (MET) :             96.248ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.642ns (19.683%)  route 2.620ns (80.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.726     8.485    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y44         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519   104.924    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X63Y44         FDRE (Setup_fdre_C_R)       -0.429   104.733    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 96.248    

Slack (MET) :             96.248ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.642ns (19.683%)  route 2.620ns (80.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.726     8.485    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y44         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519   104.924    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X63Y44         FDRE (Setup_fdre_C_R)       -0.429   104.733    aseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 96.248    

Slack (MET) :             96.248ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.642ns (19.683%)  route 2.620ns (80.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.726     8.485    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y44         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519   104.924    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X63Y44         FDRE (Setup_fdre_C_R)       -0.429   104.733    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 96.248    

Slack (MET) :             96.248ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.642ns (19.683%)  route 2.620ns (80.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639     5.223    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.741 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          1.894     7.635    aseg_driver/ctr/Q[0]
    SLICE_X62Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.759 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.726     8.485    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y44         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.519   104.924    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X63Y44         FDRE (Setup_fdre_C_R)       -0.429   104.733    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 96.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.231%)  route 0.259ns (64.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.537    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  gamecounter/D_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  gamecounter/D_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.259     1.937    timerclk/S[0]
    SLICE_X59Y47         FDRE                                         r  timerclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     2.055    timerclk/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  timerclk/D_last_q_reg/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.070     1.879    timerclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  gamecounter/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    gamecounter/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  gamecounter/D_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.003    gamecounter/D_ctr_q_reg[8]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  gamecounter/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    gamecounter/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  gamecounter/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    gamecounter/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  gamecounter/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    gamecounter/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  gamecounter/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    gamecounter/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  gamecounter/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    gamecounter/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  gamecounter/D_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.039    gamecounter/D_ctr_q_reg[8]_i_1_n_6
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  gamecounter/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    gamecounter/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  gamecounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    gamecounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  gamecounter/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.042    gamecounter/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X59Y51         FDRE                                         r  gamecounter/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  gamecounter/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  gamecounter/D_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    gamecounter/D_ctr_q_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  gamecounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    gamecounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.078 r  gamecounter/D_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.078    gamecounter/D_ctr_q_reg[12]_i_1_n_6
    SLICE_X59Y51         FDRE                                         r  gamecounter/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  gamecounter/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    gamecounter/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.110%)  route 0.303ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.540    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.704 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.303     2.007    gamecounter/Q[0]
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_R)        -0.018     1.789    gamecounter/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.110%)  route 0.303ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.540    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.704 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.303     2.007    gamecounter/Q[0]
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_R)        -0.018     1.789    gamecounter/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.110%)  route 0.303ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     1.540    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.704 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.303     2.007    gamecounter/Q[0]
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.052    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_R)        -0.018     1.789    gamecounter/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y42   D_countdown_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y44   D_countdown_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y44   D_countdown_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y45   D_countdown_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y45   D_countdown_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y42   D_countdown_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y42   D_countdown_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y42   D_countdown_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y43   D_countdown_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y42   D_countdown_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y42   D_countdown_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y44   D_countdown_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y44   D_countdown_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y44   D_countdown_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y44   D_countdown_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y45   D_countdown_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y45   D_countdown_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y45   D_countdown_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y45   D_countdown_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y42   D_countdown_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y42   D_countdown_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y44   D_countdown_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y44   D_countdown_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y44   D_countdown_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y44   D_countdown_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y45   D_countdown_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y45   D_countdown_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y45   D_countdown_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y45   D_countdown_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_countdown_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.347ns  (logic 11.306ns (33.904%)  route 22.041ns (66.096%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=7 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  D_countdown_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_countdown_q_reg[13]/Q
                         net (fo=12, routed)          1.615     7.292    aseg_driver/decimal_renderer/D_countdown_q_reg[13]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.157     7.449 r  aseg_driver/decimal_renderer/i__carry_i_28__0/O
                         net (fo=4, routed)           0.997     8.446    aseg_driver/decimal_renderer/i__carry_i_28__0_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.355     8.801 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.758     9.560    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.828    10.512    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.636 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.549    11.184    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.731 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry/O[2]
                         net (fo=2, routed)           0.821    12.552    aseg_driver/decimal_renderer/L_78315ea5_remainder0[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.301    12.853 r  aseg_driver/decimal_renderer/i__carry_i_14__0/O
                         net (fo=12, routed)          1.038    13.891    aseg_driver/decimal_renderer/i__carry_i_14__0_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.152    14.043 r  aseg_driver/decimal_renderer/i__carry_i_37/O
                         net (fo=2, routed)           0.921    14.965    aseg_driver/decimal_renderer/i__carry_i_37_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I2_O)        0.326    15.291 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=2, routed)           0.469    15.760    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.118    15.878 r  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=3, routed)           0.886    16.763    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.326    17.089 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    17.504    aseg_driver/decimal_renderer/i__carry_i_25__0_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.116    17.620 r  aseg_driver/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.677    18.297    aseg_driver/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.354    18.651 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.476    19.127    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.842 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.842    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.956 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.956    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.290 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.983    21.272    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1_n_6
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.303    21.575 r  aseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=1, routed)           0.526    22.101    aseg_driver/decimal_renderer/i__carry_i_30__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.225 r  aseg_driver/decimal_renderer/i__carry_i_29__0/O
                         net (fo=1, routed)           0.680    22.905    aseg_driver/decimal_renderer/i__carry_i_29__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.150    23.055 r  aseg_driver/decimal_renderer/i__carry_i_21/O
                         net (fo=15, routed)          0.926    23.981    aseg_driver/decimal_renderer/i__carry_i_21_n_0
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.356    24.337 f  aseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=1, routed)           0.832    25.169    aseg_driver/decimal_renderer/i__carry_i_24_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.326    25.495 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=4, routed)           0.661    26.157    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X62Y46         LUT3 (Prop_lut3_I1_O)        0.124    26.281 r  aseg_driver/decimal_renderer/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    26.281    aseg_driver/decimal_renderer/i__carry_i_7__0_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.813 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.813    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.927 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.927    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.149 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    28.006    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.299    28.305 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    29.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.124    29.236 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.993    30.228    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.352 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.416    30.769    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I3_O)        0.124    30.893 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.865    31.758    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.882 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.832    32.714    aseg_driver/decimal_renderer/aseg[0]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.124    32.838 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.214    35.051    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    38.568 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.568    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.308ns  (logic 11.568ns (34.730%)  route 21.740ns (65.270%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=2 LUT4=8 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  D_countdown_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_countdown_q_reg[13]/Q
                         net (fo=12, routed)          1.615     7.292    aseg_driver/decimal_renderer/D_countdown_q_reg[13]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.157     7.449 r  aseg_driver/decimal_renderer/i__carry_i_28__0/O
                         net (fo=4, routed)           0.997     8.446    aseg_driver/decimal_renderer/i__carry_i_28__0_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.355     8.801 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.758     9.560    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.828    10.512    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.636 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.549    11.184    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.731 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry/O[2]
                         net (fo=2, routed)           0.821    12.552    aseg_driver/decimal_renderer/L_78315ea5_remainder0[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.301    12.853 r  aseg_driver/decimal_renderer/i__carry_i_14__0/O
                         net (fo=12, routed)          1.038    13.891    aseg_driver/decimal_renderer/i__carry_i_14__0_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.152    14.043 r  aseg_driver/decimal_renderer/i__carry_i_37/O
                         net (fo=2, routed)           0.921    14.965    aseg_driver/decimal_renderer/i__carry_i_37_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I2_O)        0.326    15.291 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=2, routed)           0.469    15.760    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.118    15.878 r  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=3, routed)           0.886    16.763    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.326    17.089 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    17.504    aseg_driver/decimal_renderer/i__carry_i_25__0_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.116    17.620 r  aseg_driver/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.677    18.297    aseg_driver/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.354    18.651 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.476    19.127    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.842 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.842    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.956 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.956    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.290 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.983    21.272    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1_n_6
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.303    21.575 r  aseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=1, routed)           0.526    22.101    aseg_driver/decimal_renderer/i__carry_i_30__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.225 r  aseg_driver/decimal_renderer/i__carry_i_29__0/O
                         net (fo=1, routed)           0.680    22.905    aseg_driver/decimal_renderer/i__carry_i_29__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.150    23.055 r  aseg_driver/decimal_renderer/i__carry_i_21/O
                         net (fo=15, routed)          0.926    23.981    aseg_driver/decimal_renderer/i__carry_i_21_n_0
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.356    24.337 f  aseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=1, routed)           0.832    25.169    aseg_driver/decimal_renderer/i__carry_i_24_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.326    25.495 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=4, routed)           0.661    26.157    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X62Y46         LUT3 (Prop_lut3_I1_O)        0.124    26.281 r  aseg_driver/decimal_renderer/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    26.281    aseg_driver/decimal_renderer/i__carry_i_7__0_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.813 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.813    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.927 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.927    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.149 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    28.006    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.299    28.305 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    29.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.124    29.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.993    30.228    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.352 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.416    30.769    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I3_O)        0.124    30.893 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.865    31.758    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.882 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.883    32.765    aseg_driver/decimal_renderer/aseg[0]
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.150    32.915 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.862    34.777    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    38.530 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.530    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.273ns  (logic 11.524ns (34.634%)  route 21.749ns (65.366%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=2 LUT4=8 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  D_countdown_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_countdown_q_reg[13]/Q
                         net (fo=12, routed)          1.615     7.292    aseg_driver/decimal_renderer/D_countdown_q_reg[13]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.157     7.449 r  aseg_driver/decimal_renderer/i__carry_i_28__0/O
                         net (fo=4, routed)           0.997     8.446    aseg_driver/decimal_renderer/i__carry_i_28__0_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.355     8.801 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.758     9.560    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.828    10.512    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.636 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.549    11.184    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.731 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry/O[2]
                         net (fo=2, routed)           0.821    12.552    aseg_driver/decimal_renderer/L_78315ea5_remainder0[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.301    12.853 r  aseg_driver/decimal_renderer/i__carry_i_14__0/O
                         net (fo=12, routed)          1.038    13.891    aseg_driver/decimal_renderer/i__carry_i_14__0_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.152    14.043 r  aseg_driver/decimal_renderer/i__carry_i_37/O
                         net (fo=2, routed)           0.921    14.965    aseg_driver/decimal_renderer/i__carry_i_37_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I2_O)        0.326    15.291 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=2, routed)           0.469    15.760    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.118    15.878 r  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=3, routed)           0.886    16.763    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.326    17.089 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    17.504    aseg_driver/decimal_renderer/i__carry_i_25__0_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.116    17.620 r  aseg_driver/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.677    18.297    aseg_driver/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.354    18.651 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.476    19.127    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.842 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.842    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.956 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.956    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.290 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.983    21.272    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1_n_6
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.303    21.575 r  aseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=1, routed)           0.526    22.101    aseg_driver/decimal_renderer/i__carry_i_30__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.225 r  aseg_driver/decimal_renderer/i__carry_i_29__0/O
                         net (fo=1, routed)           0.680    22.905    aseg_driver/decimal_renderer/i__carry_i_29__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.150    23.055 r  aseg_driver/decimal_renderer/i__carry_i_21/O
                         net (fo=15, routed)          0.926    23.981    aseg_driver/decimal_renderer/i__carry_i_21_n_0
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.356    24.337 f  aseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=1, routed)           0.832    25.169    aseg_driver/decimal_renderer/i__carry_i_24_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.326    25.495 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=4, routed)           0.661    26.157    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X62Y46         LUT3 (Prop_lut3_I1_O)        0.124    26.281 r  aseg_driver/decimal_renderer/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    26.281    aseg_driver/decimal_renderer/i__carry_i_7__0_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.813 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.813    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.927 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.927    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.149 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    28.006    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.299    28.305 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    29.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.124    29.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.993    30.228    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.352 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.416    30.769    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I3_O)        0.124    30.893 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.865    31.758    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.882 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.885    32.767    aseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I0_O)        0.148    32.915 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869    34.784    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.711    38.494 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.494    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.989ns  (logic 11.519ns (34.919%)  route 21.470ns (65.081%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=2 LUT4=8 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  D_countdown_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_countdown_q_reg[13]/Q
                         net (fo=12, routed)          1.615     7.292    aseg_driver/decimal_renderer/D_countdown_q_reg[13]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.157     7.449 r  aseg_driver/decimal_renderer/i__carry_i_28__0/O
                         net (fo=4, routed)           0.997     8.446    aseg_driver/decimal_renderer/i__carry_i_28__0_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.355     8.801 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.758     9.560    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.828    10.512    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.636 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.549    11.184    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.731 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry/O[2]
                         net (fo=2, routed)           0.821    12.552    aseg_driver/decimal_renderer/L_78315ea5_remainder0[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.301    12.853 r  aseg_driver/decimal_renderer/i__carry_i_14__0/O
                         net (fo=12, routed)          1.038    13.891    aseg_driver/decimal_renderer/i__carry_i_14__0_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.152    14.043 r  aseg_driver/decimal_renderer/i__carry_i_37/O
                         net (fo=2, routed)           0.921    14.965    aseg_driver/decimal_renderer/i__carry_i_37_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I2_O)        0.326    15.291 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=2, routed)           0.469    15.760    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.118    15.878 r  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=3, routed)           0.886    16.763    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.326    17.089 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    17.504    aseg_driver/decimal_renderer/i__carry_i_25__0_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.116    17.620 r  aseg_driver/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.677    18.297    aseg_driver/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.354    18.651 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.476    19.127    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.842 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.842    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.956 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.956    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.290 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.983    21.272    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1_n_6
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.303    21.575 r  aseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=1, routed)           0.526    22.101    aseg_driver/decimal_renderer/i__carry_i_30__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.225 r  aseg_driver/decimal_renderer/i__carry_i_29__0/O
                         net (fo=1, routed)           0.680    22.905    aseg_driver/decimal_renderer/i__carry_i_29__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.150    23.055 r  aseg_driver/decimal_renderer/i__carry_i_21/O
                         net (fo=15, routed)          0.926    23.981    aseg_driver/decimal_renderer/i__carry_i_21_n_0
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.356    24.337 f  aseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=1, routed)           0.832    25.169    aseg_driver/decimal_renderer/i__carry_i_24_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.326    25.495 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=4, routed)           0.661    26.157    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X62Y46         LUT3 (Prop_lut3_I1_O)        0.124    26.281 r  aseg_driver/decimal_renderer/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    26.281    aseg_driver/decimal_renderer/i__carry_i_7__0_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.813 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.813    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.927 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.927    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.149 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    28.006    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.299    28.305 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    29.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.124    29.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.993    30.228    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.352 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.416    30.769    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I3_O)        0.124    30.893 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.865    31.758    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.882 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.612    32.494    aseg_driver/decimal_renderer/aseg[0]
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.153    32.647 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.862    34.509    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.701    38.210 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.210    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.858ns  (logic 11.312ns (34.427%)  route 21.546ns (65.573%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=2 LUT4=8 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  D_countdown_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_countdown_q_reg[13]/Q
                         net (fo=12, routed)          1.615     7.292    aseg_driver/decimal_renderer/D_countdown_q_reg[13]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.157     7.449 r  aseg_driver/decimal_renderer/i__carry_i_28__0/O
                         net (fo=4, routed)           0.997     8.446    aseg_driver/decimal_renderer/i__carry_i_28__0_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.355     8.801 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.758     9.560    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.828    10.512    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.636 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.549    11.184    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.731 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry/O[2]
                         net (fo=2, routed)           0.821    12.552    aseg_driver/decimal_renderer/L_78315ea5_remainder0[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.301    12.853 r  aseg_driver/decimal_renderer/i__carry_i_14__0/O
                         net (fo=12, routed)          1.038    13.891    aseg_driver/decimal_renderer/i__carry_i_14__0_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.152    14.043 r  aseg_driver/decimal_renderer/i__carry_i_37/O
                         net (fo=2, routed)           0.921    14.965    aseg_driver/decimal_renderer/i__carry_i_37_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I2_O)        0.326    15.291 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=2, routed)           0.469    15.760    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.118    15.878 r  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=3, routed)           0.886    16.763    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.326    17.089 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    17.504    aseg_driver/decimal_renderer/i__carry_i_25__0_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.116    17.620 r  aseg_driver/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.677    18.297    aseg_driver/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.354    18.651 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.476    19.127    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.842 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.842    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.956 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.956    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.290 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.983    21.272    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1_n_6
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.303    21.575 r  aseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=1, routed)           0.526    22.101    aseg_driver/decimal_renderer/i__carry_i_30__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.225 r  aseg_driver/decimal_renderer/i__carry_i_29__0/O
                         net (fo=1, routed)           0.680    22.905    aseg_driver/decimal_renderer/i__carry_i_29__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.150    23.055 r  aseg_driver/decimal_renderer/i__carry_i_21/O
                         net (fo=15, routed)          0.926    23.981    aseg_driver/decimal_renderer/i__carry_i_21_n_0
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.356    24.337 f  aseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=1, routed)           0.832    25.169    aseg_driver/decimal_renderer/i__carry_i_24_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.326    25.495 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=4, routed)           0.661    26.157    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X62Y46         LUT3 (Prop_lut3_I1_O)        0.124    26.281 r  aseg_driver/decimal_renderer/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    26.281    aseg_driver/decimal_renderer/i__carry_i_7__0_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.813 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.813    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.927 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.927    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.149 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    28.006    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.299    28.305 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    29.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.124    29.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.993    30.228    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.352 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.416    30.769    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I3_O)        0.124    30.893 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.865    31.758    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.882 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.885    32.767    aseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X64Y44         LUT4 (Prop_lut4_I0_O)        0.124    32.891 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.666    34.556    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    38.079 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.079    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.856ns  (logic 11.311ns (34.426%)  route 21.545ns (65.574%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=2 LUT4=8 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  D_countdown_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_countdown_q_reg[13]/Q
                         net (fo=12, routed)          1.615     7.292    aseg_driver/decimal_renderer/D_countdown_q_reg[13]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.157     7.449 r  aseg_driver/decimal_renderer/i__carry_i_28__0/O
                         net (fo=4, routed)           0.997     8.446    aseg_driver/decimal_renderer/i__carry_i_28__0_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.355     8.801 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.758     9.560    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.828    10.512    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.636 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.549    11.184    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.731 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry/O[2]
                         net (fo=2, routed)           0.821    12.552    aseg_driver/decimal_renderer/L_78315ea5_remainder0[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.301    12.853 r  aseg_driver/decimal_renderer/i__carry_i_14__0/O
                         net (fo=12, routed)          1.038    13.891    aseg_driver/decimal_renderer/i__carry_i_14__0_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.152    14.043 r  aseg_driver/decimal_renderer/i__carry_i_37/O
                         net (fo=2, routed)           0.921    14.965    aseg_driver/decimal_renderer/i__carry_i_37_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I2_O)        0.326    15.291 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=2, routed)           0.469    15.760    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.118    15.878 r  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=3, routed)           0.886    16.763    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.326    17.089 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    17.504    aseg_driver/decimal_renderer/i__carry_i_25__0_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.116    17.620 r  aseg_driver/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.677    18.297    aseg_driver/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.354    18.651 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.476    19.127    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.842 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.842    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.956 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.956    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.290 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.983    21.272    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1_n_6
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.303    21.575 r  aseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=1, routed)           0.526    22.101    aseg_driver/decimal_renderer/i__carry_i_30__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.225 r  aseg_driver/decimal_renderer/i__carry_i_29__0/O
                         net (fo=1, routed)           0.680    22.905    aseg_driver/decimal_renderer/i__carry_i_29__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.150    23.055 r  aseg_driver/decimal_renderer/i__carry_i_21/O
                         net (fo=15, routed)          0.926    23.981    aseg_driver/decimal_renderer/i__carry_i_21_n_0
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.356    24.337 f  aseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=1, routed)           0.832    25.169    aseg_driver/decimal_renderer/i__carry_i_24_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.326    25.495 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=4, routed)           0.661    26.157    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X62Y46         LUT3 (Prop_lut3_I1_O)        0.124    26.281 r  aseg_driver/decimal_renderer/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    26.281    aseg_driver/decimal_renderer/i__carry_i_7__0_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.813 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.813    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.927 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.927    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.149 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    28.006    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.299    28.305 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    29.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.124    29.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.993    30.228    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.352 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.416    30.769    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I3_O)        0.124    30.893 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.865    31.758    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.882 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.883    32.765    aseg_driver/decimal_renderer/aseg[0]
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.124    32.889 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.667    34.555    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    38.077 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.077    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.634ns  (logic 11.313ns (34.666%)  route 21.321ns (65.334%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=2 LUT4=8 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.637     5.221    clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  D_countdown_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  D_countdown_q_reg[13]/Q
                         net (fo=12, routed)          1.615     7.292    aseg_driver/decimal_renderer/D_countdown_q_reg[13]
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.157     7.449 r  aseg_driver/decimal_renderer/i__carry_i_28__0/O
                         net (fo=4, routed)           0.997     8.446    aseg_driver/decimal_renderer/i__carry_i_28__0_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I3_O)        0.355     8.801 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.758     9.560    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_18_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.684 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.828    10.512    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_10_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.636 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3/O
                         net (fo=1, routed)           0.549    11.184    aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry_i_3_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.731 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_carry/O[2]
                         net (fo=2, routed)           0.821    12.552    aseg_driver/decimal_renderer/L_78315ea5_remainder0[5]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.301    12.853 r  aseg_driver/decimal_renderer/i__carry_i_14__0/O
                         net (fo=12, routed)          1.038    13.891    aseg_driver/decimal_renderer/i__carry_i_14__0_n_0
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.152    14.043 r  aseg_driver/decimal_renderer/i__carry_i_37/O
                         net (fo=2, routed)           0.921    14.965    aseg_driver/decimal_renderer/i__carry_i_37_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I2_O)        0.326    15.291 r  aseg_driver/decimal_renderer/i__carry_i_32/O
                         net (fo=2, routed)           0.469    15.760    aseg_driver/decimal_renderer/i__carry_i_32_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I1_O)        0.118    15.878 r  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=3, routed)           0.886    16.763    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.326    17.089 f  aseg_driver/decimal_renderer/i__carry_i_25__0/O
                         net (fo=2, routed)           0.415    17.504    aseg_driver/decimal_renderer/i__carry_i_25__0_n_0
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.116    17.620 r  aseg_driver/decimal_renderer/i__carry_i_12__0/O
                         net (fo=3, routed)           0.677    18.297    aseg_driver/decimal_renderer/i__carry_i_12__0_n_0
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.354    18.651 r  aseg_driver/decimal_renderer/i__carry_i_3/O
                         net (fo=1, routed)           0.476    19.127    aseg_driver/decimal_renderer/i__carry_i_3_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.842 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.842    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.956 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.956    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.290 f  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=6, routed)           0.983    21.272    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__0/i__carry__1_n_6
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.303    21.575 r  aseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=1, routed)           0.526    22.101    aseg_driver/decimal_renderer/i__carry_i_30__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.225 r  aseg_driver/decimal_renderer/i__carry_i_29__0/O
                         net (fo=1, routed)           0.680    22.905    aseg_driver/decimal_renderer/i__carry_i_29__0_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I0_O)        0.150    23.055 r  aseg_driver/decimal_renderer/i__carry_i_21/O
                         net (fo=15, routed)          0.926    23.981    aseg_driver/decimal_renderer/i__carry_i_21_n_0
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.356    24.337 f  aseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=1, routed)           0.832    25.169    aseg_driver/decimal_renderer/i__carry_i_24_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.326    25.495 r  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=4, routed)           0.661    26.157    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X62Y46         LUT3 (Prop_lut3_I1_O)        0.124    26.281 r  aseg_driver/decimal_renderer/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    26.281    aseg_driver/decimal_renderer/i__carry_i_7__0_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.813 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.813    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.927 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.927    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.149 r  aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    28.006    aseg_driver/decimal_renderer/L_78315ea5_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.299    28.305 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.806    29.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_31_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I0_O)        0.124    29.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.993    30.228    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I0_O)        0.124    30.352 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.416    30.769    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I3_O)        0.124    30.893 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.865    31.758    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X61Y44         LUT6 (Prop_lut6_I1_O)        0.124    31.882 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.612    32.494    aseg_driver/decimal_renderer/aseg[0]
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.124    32.618 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714    34.332    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    37.856 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.856    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.705ns  (logic 4.381ns (45.147%)  route 5.323ns (54.853%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.222    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.065     6.744    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X58Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.894 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           4.258    11.152    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.775    14.927 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.927    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.148ns (44.646%)  route 5.143ns (55.354%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.222    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.791     6.470    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X58Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.352    10.946    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.568    14.514 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.514    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 4.313ns (59.436%)  route 2.944ns (40.564%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.638     5.222    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.874     6.552    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X61Y44         LUT2 (Prop_lut2_I1_O)        0.150     6.702 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.070     8.772    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         3.707    12.480 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.480    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.470ns (69.597%)  route 0.642ns (30.403%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.235     1.914    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.962 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.407     2.370    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.281     3.651 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.651    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.458ns (65.695%)  route 0.761ns (34.305%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.251     1.931    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X61Y44         LUT2 (Prop_lut2_I0_O)        0.048     1.979 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.510     2.489    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.757 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.757    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.456ns (64.608%)  route 0.798ns (35.392%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.235     1.914    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.959 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.209     2.168    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.045     2.213 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.567    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     3.792 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.792    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.499ns (63.321%)  route 0.868ns (36.679%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.235     1.914    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.959 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.209     2.168    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.049     2.217 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.642    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.264     3.905 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.905    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.454ns (61.419%)  route 0.913ns (38.581%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.235     1.914    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.344     2.303    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.045     2.348 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.683    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.906 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.906    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.455ns (61.357%)  route 0.916ns (38.643%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.235     1.914    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.349     2.308    aseg_driver/ctr/D_ctr_q_reg[16]_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.353 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.686    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.910 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.910    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.504ns (59.922%)  route 1.006ns (40.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.235     1.914    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.349     2.308    aseg_driver/ctr/D_ctr_q_reg[16]_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I2_O)        0.044     2.352 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.774    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.274     4.048 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.048    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.534ns (60.607%)  route 0.997ns (39.393%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.235     1.914    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.344     2.303    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.045     2.348 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.767    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         1.303     4.069 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.069    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.494ns (55.833%)  route 1.182ns (44.167%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  D_countdown_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_countdown_q_reg[0]/Q
                         net (fo=2, routed)           0.202     1.879    aseg_driver/decimal_renderer/D_countdown_q_reg[0]
    SLICE_X60Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.924 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.150     2.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.119 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.261     2.380    aseg_driver/decimal_renderer/D_countdown_q_reg_0_sn_1
    SLICE_X64Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.425 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.570     2.994    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     4.212 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.212    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.415ns  (logic 1.455ns (42.595%)  route 1.960ns (57.405%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.273     1.952    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X58Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.997 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.688     3.685    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         1.269     4.954 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.954    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.628ns (34.747%)  route 3.057ns (65.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576     4.685    reset_cond/M_reset_cond_in
    SLICE_X64Y47         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520     4.925    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.628ns (34.747%)  route 3.057ns (65.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576     4.685    reset_cond/M_reset_cond_in
    SLICE_X64Y47         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520     4.925    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.628ns (34.747%)  route 3.057ns (65.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576     4.685    reset_cond/M_reset_cond_in
    SLICE_X64Y47         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520     4.925    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.628ns (34.747%)  route 3.057ns (65.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.108 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576     4.685    reset_cond/M_reset_cond_in
    SLICE_X64Y47         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.520     4.925    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.316ns (21.060%)  route 1.186ns (78.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.007     1.278    reset_cond/butt_reset_IBUF
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.323 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     1.502    reset_cond/M_reset_cond_in
    SLICE_X64Y47         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     2.057    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.316ns (21.060%)  route 1.186ns (78.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.007     1.278    reset_cond/butt_reset_IBUF
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.323 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     1.502    reset_cond/M_reset_cond_in
    SLICE_X64Y47         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     2.057    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.316ns (21.060%)  route 1.186ns (78.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.007     1.278    reset_cond/butt_reset_IBUF
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.323 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     1.502    reset_cond/M_reset_cond_in
    SLICE_X64Y47         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     2.057    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.316ns (21.060%)  route 1.186ns (78.940%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.007     1.278    reset_cond/butt_reset_IBUF
    SLICE_X64Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.323 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     1.502    reset_cond/M_reset_cond_in
    SLICE_X64Y47         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     2.057    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





