library ieee;
use ieee.std_logic_1164.all;
entity DecodeurInstruction is
	port(
			C,Z : in std_logic;
			clk : in std_logic;
			IR : in std_logic_vector(7 downto 0);
			jump_pc,inc_pc,ld_ir,ld_ir_lsn,writ,en_ALU : out std_logic;
			AOP : out std_logic_vector(2 downto 0)
	);
end DecodeurInstruction;
architecture arch of DecodeurInstruction is
	component DecodeurInstructionStateLogic is
		port(
				C,Z : in std_logic;
				IR : in std_logic_vector(7 downto 0);
				state : in std_logic_vector(1 downto 0);
				state_next : out std_logic_vector(1 downto 0)
		);
	end component;
	component DecodeurInstructionOutputLogic is
		port(
				C,Z : in std_logic;
				IR : in std_logic_vector(7 downto 0);
				state : in std_logic_vector(1 downto 0);
				jump_pc,inc_pc,ld_ir,ld_ir_lsn,writ,en_ALU : out std_logic;
				AOP : out std_logic_vector(2 downto 0)
		);
	end component;
	component Registre is
		generic(N: integer:=8);
		port(
				d: in std_logic_vector(N-1 downto 0);
				reset, clk : in std_logic;
				s : out std_logic_vector(N-1 downto 0)
		);
	end component;
	signal state_next, state_reg : std_logic_vector(1 downto 0);
begin 
	stateLogic : DecodeurInstructionStateLogic port map(C,Z,IR, state_reg, state_next);
	outputLogic : DecodeurInstructionOutputLogic port map(C,Z,IR, state_reg, jump_pc,inc_pc,ld_ir,ld_ir_lsn,writ,en_ALU ,AOP);
	stateReg : Registre generic map (2) port map(d => state_next, reset => '0', clk => clk, s => state_reg);
end arch;