Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Aprendiendo/VHDL_Verilog/10.-NumDiferentesDisp7SegVHDL/divisorDeReloj_isim_beh.exe -prj /home/ise/Aprendiendo/VHDL_Verilog/10.-NumDiferentesDisp7SegVHDL/divisorDeReloj_beh.prj work.divisorDeReloj 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Aprendiendo/VHDL_Verilog/10.-NumDiferentesDisp7SegVHDL/divisorDeReloj.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96648 KB
Fuse CPU Usage: 430 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture frecuencianueva of entity divisordereloj
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/Aprendiendo/VHDL_Verilog/10.-NumDiferentesDisp7SegVHDL/divisorDeReloj_isim_beh.exe
Fuse Memory Usage: 112264 KB
Fuse CPU Usage: 560 ms
GCC CPU Usage: 1140 ms
