
4-3. i-Bus Parsing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005600  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  08005790  08005790  00015790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a30  08005a30  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005a30  08005a30  00015a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a38  08005a38  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a38  08005a38  00015a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a3c  08005a3c  00015a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005a40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  20000070  08005ab0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08005ab0  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dec0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f54  00000000  00000000  0002df60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  00030eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da0  00000000  00000000  00031db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023c44  00000000  00000000  00032b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000edd5  00000000  00000000  0005679c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8e68  00000000  00000000  00065571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012e3d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004394  00000000  00000000  0012e42c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005778 	.word	0x08005778

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005778 	.word	0x08005778

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000578:	4b0e      	ldr	r3, [pc, #56]	; (80005b4 <HAL_Init+0x40>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a0d      	ldr	r2, [pc, #52]	; (80005b4 <HAL_Init+0x40>)
 800057e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000582:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000584:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <HAL_Init+0x40>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a0a      	ldr	r2, [pc, #40]	; (80005b4 <HAL_Init+0x40>)
 800058a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800058e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000590:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <HAL_Init+0x40>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a07      	ldr	r2, [pc, #28]	; (80005b4 <HAL_Init+0x40>)
 8000596:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800059a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f931 	bl	8000804 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f000 f808 	bl	80005b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f003 faa4 	bl	8003af4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005ac:	2300      	movs	r3, #0
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40023c00 	.word	0x40023c00

080005b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <HAL_InitTick+0x54>)
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	4b12      	ldr	r3, [pc, #72]	; (8000610 <HAL_InitTick+0x58>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	4619      	mov	r1, r3
 80005ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80005d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 f93b 	bl	8000852 <HAL_SYSTICK_Config>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005e2:	2301      	movs	r3, #1
 80005e4:	e00e      	b.n	8000604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2b0f      	cmp	r3, #15
 80005ea:	d80a      	bhi.n	8000602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ec:	2200      	movs	r2, #0
 80005ee:	6879      	ldr	r1, [r7, #4]
 80005f0:	f04f 30ff 	mov.w	r0, #4294967295
 80005f4:	f000 f911 	bl	800081a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <HAL_InitTick+0x5c>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005fe:	2300      	movs	r3, #0
 8000600:	e000      	b.n	8000604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000602:	2301      	movs	r3, #1
}
 8000604:	4618      	mov	r0, r3
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000008 	.word	0x20000008
 8000610:	20000004 	.word	0x20000004
 8000614:	20000000 	.word	0x20000000

08000618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800061c:	4b06      	ldr	r3, [pc, #24]	; (8000638 <HAL_IncTick+0x20>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	461a      	mov	r2, r3
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <HAL_IncTick+0x24>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4413      	add	r3, r2
 8000628:	4a04      	ldr	r2, [pc, #16]	; (800063c <HAL_IncTick+0x24>)
 800062a:	6013      	str	r3, [r2, #0]
}
 800062c:	bf00      	nop
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000004 	.word	0x20000004
 800063c:	2000008c 	.word	0x2000008c

08000640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  return uwTick;
 8000644:	4b03      	ldr	r3, [pc, #12]	; (8000654 <HAL_GetTick+0x14>)
 8000646:	681b      	ldr	r3, [r3, #0]
}
 8000648:	4618      	mov	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	2000008c 	.word	0x2000008c

08000658 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000660:	f7ff ffee 	bl	8000640 <HAL_GetTick>
 8000664:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000670:	d005      	beq.n	800067e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <HAL_Delay+0x44>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	461a      	mov	r2, r3
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	4413      	add	r3, r2
 800067c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800067e:	bf00      	nop
 8000680:	f7ff ffde 	bl	8000640 <HAL_GetTick>
 8000684:	4602      	mov	r2, r0
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	1ad3      	subs	r3, r2, r3
 800068a:	68fa      	ldr	r2, [r7, #12]
 800068c:	429a      	cmp	r2, r3
 800068e:	d8f7      	bhi.n	8000680 <HAL_Delay+0x28>
  {
  }
}
 8000690:	bf00      	nop
 8000692:	bf00      	nop
 8000694:	3710      	adds	r7, #16
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	20000004 	.word	0x20000004

080006a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b085      	sub	sp, #20
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b0:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <__NVIC_SetPriorityGrouping+0x44>)
 80006b2:	68db      	ldr	r3, [r3, #12]
 80006b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006b6:	68ba      	ldr	r2, [r7, #8]
 80006b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006bc:	4013      	ands	r3, r2
 80006be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006d2:	4a04      	ldr	r2, [pc, #16]	; (80006e4 <__NVIC_SetPriorityGrouping+0x44>)
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	60d3      	str	r3, [r2, #12]
}
 80006d8:	bf00      	nop
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006ec:	4b04      	ldr	r3, [pc, #16]	; (8000700 <__NVIC_GetPriorityGrouping+0x18>)
 80006ee:	68db      	ldr	r3, [r3, #12]
 80006f0:	0a1b      	lsrs	r3, r3, #8
 80006f2:	f003 0307 	and.w	r3, r3, #7
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	6039      	str	r1, [r7, #0]
 800070e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000714:	2b00      	cmp	r3, #0
 8000716:	db0a      	blt.n	800072e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	b2da      	uxtb	r2, r3
 800071c:	490c      	ldr	r1, [pc, #48]	; (8000750 <__NVIC_SetPriority+0x4c>)
 800071e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000722:	0112      	lsls	r2, r2, #4
 8000724:	b2d2      	uxtb	r2, r2
 8000726:	440b      	add	r3, r1
 8000728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800072c:	e00a      	b.n	8000744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	b2da      	uxtb	r2, r3
 8000732:	4908      	ldr	r1, [pc, #32]	; (8000754 <__NVIC_SetPriority+0x50>)
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	f003 030f 	and.w	r3, r3, #15
 800073a:	3b04      	subs	r3, #4
 800073c:	0112      	lsls	r2, r2, #4
 800073e:	b2d2      	uxtb	r2, r2
 8000740:	440b      	add	r3, r1
 8000742:	761a      	strb	r2, [r3, #24]
}
 8000744:	bf00      	nop
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	e000e100 	.word	0xe000e100
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000758:	b480      	push	{r7}
 800075a:	b089      	sub	sp, #36	; 0x24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	f003 0307 	and.w	r3, r3, #7
 800076a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800076c:	69fb      	ldr	r3, [r7, #28]
 800076e:	f1c3 0307 	rsb	r3, r3, #7
 8000772:	2b04      	cmp	r3, #4
 8000774:	bf28      	it	cs
 8000776:	2304      	movcs	r3, #4
 8000778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	3304      	adds	r3, #4
 800077e:	2b06      	cmp	r3, #6
 8000780:	d902      	bls.n	8000788 <NVIC_EncodePriority+0x30>
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	3b03      	subs	r3, #3
 8000786:	e000      	b.n	800078a <NVIC_EncodePriority+0x32>
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800078c:	f04f 32ff 	mov.w	r2, #4294967295
 8000790:	69bb      	ldr	r3, [r7, #24]
 8000792:	fa02 f303 	lsl.w	r3, r2, r3
 8000796:	43da      	mvns	r2, r3
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	401a      	ands	r2, r3
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007a0:	f04f 31ff 	mov.w	r1, #4294967295
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	fa01 f303 	lsl.w	r3, r1, r3
 80007aa:	43d9      	mvns	r1, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b0:	4313      	orrs	r3, r2
         );
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3724      	adds	r7, #36	; 0x24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
	...

080007c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	3b01      	subs	r3, #1
 80007cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007d0:	d301      	bcc.n	80007d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007d2:	2301      	movs	r3, #1
 80007d4:	e00f      	b.n	80007f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007d6:	4a0a      	ldr	r2, [pc, #40]	; (8000800 <SysTick_Config+0x40>)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	3b01      	subs	r3, #1
 80007dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007de:	210f      	movs	r1, #15
 80007e0:	f04f 30ff 	mov.w	r0, #4294967295
 80007e4:	f7ff ff8e 	bl	8000704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007e8:	4b05      	ldr	r3, [pc, #20]	; (8000800 <SysTick_Config+0x40>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ee:	4b04      	ldr	r3, [pc, #16]	; (8000800 <SysTick_Config+0x40>)
 80007f0:	2207      	movs	r2, #7
 80007f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007f4:	2300      	movs	r3, #0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	e000e010 	.word	0xe000e010

08000804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f7ff ff47 	bl	80006a0 <__NVIC_SetPriorityGrouping>
}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}

0800081a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800081a:	b580      	push	{r7, lr}
 800081c:	b086      	sub	sp, #24
 800081e:	af00      	add	r7, sp, #0
 8000820:	4603      	mov	r3, r0
 8000822:	60b9      	str	r1, [r7, #8]
 8000824:	607a      	str	r2, [r7, #4]
 8000826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800082c:	f7ff ff5c 	bl	80006e8 <__NVIC_GetPriorityGrouping>
 8000830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	68b9      	ldr	r1, [r7, #8]
 8000836:	6978      	ldr	r0, [r7, #20]
 8000838:	f7ff ff8e 	bl	8000758 <NVIC_EncodePriority>
 800083c:	4602      	mov	r2, r0
 800083e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000842:	4611      	mov	r1, r2
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff5d 	bl	8000704 <__NVIC_SetPriority>
}
 800084a:	bf00      	nop
 800084c:	3718      	adds	r7, #24
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	b082      	sub	sp, #8
 8000856:	af00      	add	r7, sp, #0
 8000858:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f7ff ffb0 	bl	80007c0 <SysTick_Config>
 8000860:	4603      	mov	r3, r0
}
 8000862:	4618      	mov	r0, r3
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
	...

0800086c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d101      	bne.n	800087e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800087a:	2301      	movs	r3, #1
 800087c:	e22a      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	2b00      	cmp	r3, #0
 8000888:	d075      	beq.n	8000976 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800088a:	4b88      	ldr	r3, [pc, #544]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 800088c:	689b      	ldr	r3, [r3, #8]
 800088e:	f003 030c 	and.w	r3, r3, #12
 8000892:	2b04      	cmp	r3, #4
 8000894:	d00c      	beq.n	80008b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000896:	4b85      	ldr	r3, [pc, #532]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000898:	689b      	ldr	r3, [r3, #8]
 800089a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800089e:	2b08      	cmp	r3, #8
 80008a0:	d112      	bne.n	80008c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008a2:	4b82      	ldr	r3, [pc, #520]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80008ae:	d10b      	bne.n	80008c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008b0:	4b7e      	ldr	r3, [pc, #504]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d05b      	beq.n	8000974 <HAL_RCC_OscConfig+0x108>
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d157      	bne.n	8000974 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80008c4:	2301      	movs	r3, #1
 80008c6:	e205      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008d0:	d106      	bne.n	80008e0 <HAL_RCC_OscConfig+0x74>
 80008d2:	4b76      	ldr	r3, [pc, #472]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4a75      	ldr	r2, [pc, #468]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80008d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008dc:	6013      	str	r3, [r2, #0]
 80008de:	e01d      	b.n	800091c <HAL_RCC_OscConfig+0xb0>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008e8:	d10c      	bne.n	8000904 <HAL_RCC_OscConfig+0x98>
 80008ea:	4b70      	ldr	r3, [pc, #448]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a6f      	ldr	r2, [pc, #444]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80008f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008f4:	6013      	str	r3, [r2, #0]
 80008f6:	4b6d      	ldr	r3, [pc, #436]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4a6c      	ldr	r2, [pc, #432]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80008fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000900:	6013      	str	r3, [r2, #0]
 8000902:	e00b      	b.n	800091c <HAL_RCC_OscConfig+0xb0>
 8000904:	4b69      	ldr	r3, [pc, #420]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a68      	ldr	r2, [pc, #416]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 800090a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800090e:	6013      	str	r3, [r2, #0]
 8000910:	4b66      	ldr	r3, [pc, #408]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a65      	ldr	r2, [pc, #404]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800091a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d013      	beq.n	800094c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000924:	f7ff fe8c 	bl	8000640 <HAL_GetTick>
 8000928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800092a:	e008      	b.n	800093e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800092c:	f7ff fe88 	bl	8000640 <HAL_GetTick>
 8000930:	4602      	mov	r2, r0
 8000932:	693b      	ldr	r3, [r7, #16]
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	2b64      	cmp	r3, #100	; 0x64
 8000938:	d901      	bls.n	800093e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800093a:	2303      	movs	r3, #3
 800093c:	e1ca      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800093e:	4b5b      	ldr	r3, [pc, #364]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000946:	2b00      	cmp	r3, #0
 8000948:	d0f0      	beq.n	800092c <HAL_RCC_OscConfig+0xc0>
 800094a:	e014      	b.n	8000976 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800094c:	f7ff fe78 	bl	8000640 <HAL_GetTick>
 8000950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000952:	e008      	b.n	8000966 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000954:	f7ff fe74 	bl	8000640 <HAL_GetTick>
 8000958:	4602      	mov	r2, r0
 800095a:	693b      	ldr	r3, [r7, #16]
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	2b64      	cmp	r3, #100	; 0x64
 8000960:	d901      	bls.n	8000966 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000962:	2303      	movs	r3, #3
 8000964:	e1b6      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000966:	4b51      	ldr	r3, [pc, #324]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800096e:	2b00      	cmp	r3, #0
 8000970:	d1f0      	bne.n	8000954 <HAL_RCC_OscConfig+0xe8>
 8000972:	e000      	b.n	8000976 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f003 0302 	and.w	r3, r3, #2
 800097e:	2b00      	cmp	r3, #0
 8000980:	d063      	beq.n	8000a4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000982:	4b4a      	ldr	r3, [pc, #296]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	f003 030c 	and.w	r3, r3, #12
 800098a:	2b00      	cmp	r3, #0
 800098c:	d00b      	beq.n	80009a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800098e:	4b47      	ldr	r3, [pc, #284]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000990:	689b      	ldr	r3, [r3, #8]
 8000992:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000996:	2b08      	cmp	r3, #8
 8000998:	d11c      	bne.n	80009d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800099a:	4b44      	ldr	r3, [pc, #272]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d116      	bne.n	80009d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009a6:	4b41      	ldr	r3, [pc, #260]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f003 0302 	and.w	r3, r3, #2
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d005      	beq.n	80009be <HAL_RCC_OscConfig+0x152>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d001      	beq.n	80009be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e18a      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009be:	4b3b      	ldr	r3, [pc, #236]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	691b      	ldr	r3, [r3, #16]
 80009ca:	00db      	lsls	r3, r3, #3
 80009cc:	4937      	ldr	r1, [pc, #220]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80009ce:	4313      	orrs	r3, r2
 80009d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009d2:	e03a      	b.n	8000a4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	68db      	ldr	r3, [r3, #12]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d020      	beq.n	8000a1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80009dc:	4b34      	ldr	r3, [pc, #208]	; (8000ab0 <HAL_RCC_OscConfig+0x244>)
 80009de:	2201      	movs	r2, #1
 80009e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009e2:	f7ff fe2d 	bl	8000640 <HAL_GetTick>
 80009e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009e8:	e008      	b.n	80009fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009ea:	f7ff fe29 	bl	8000640 <HAL_GetTick>
 80009ee:	4602      	mov	r2, r0
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d901      	bls.n	80009fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80009f8:	2303      	movs	r3, #3
 80009fa:	e16b      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009fc:	4b2b      	ldr	r3, [pc, #172]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f003 0302 	and.w	r3, r3, #2
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d0f0      	beq.n	80009ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a08:	4b28      	ldr	r3, [pc, #160]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	691b      	ldr	r3, [r3, #16]
 8000a14:	00db      	lsls	r3, r3, #3
 8000a16:	4925      	ldr	r1, [pc, #148]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	600b      	str	r3, [r1, #0]
 8000a1c:	e015      	b.n	8000a4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a1e:	4b24      	ldr	r3, [pc, #144]	; (8000ab0 <HAL_RCC_OscConfig+0x244>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a24:	f7ff fe0c 	bl	8000640 <HAL_GetTick>
 8000a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a2a:	e008      	b.n	8000a3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a2c:	f7ff fe08 	bl	8000640 <HAL_GetTick>
 8000a30:	4602      	mov	r2, r0
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	1ad3      	subs	r3, r2, r3
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d901      	bls.n	8000a3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	e14a      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f003 0302 	and.w	r3, r3, #2
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d1f0      	bne.n	8000a2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f003 0308 	and.w	r3, r3, #8
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d036      	beq.n	8000ac4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	695b      	ldr	r3, [r3, #20]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d016      	beq.n	8000a8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000a5e:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <HAL_RCC_OscConfig+0x248>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a64:	f7ff fdec 	bl	8000640 <HAL_GetTick>
 8000a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a6a:	e008      	b.n	8000a7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a6c:	f7ff fde8 	bl	8000640 <HAL_GetTick>
 8000a70:	4602      	mov	r2, r0
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	2b02      	cmp	r3, #2
 8000a78:	d901      	bls.n	8000a7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	e12a      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <HAL_RCC_OscConfig+0x240>)
 8000a80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000a82:	f003 0302 	and.w	r3, r3, #2
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d0f0      	beq.n	8000a6c <HAL_RCC_OscConfig+0x200>
 8000a8a:	e01b      	b.n	8000ac4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a8c:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <HAL_RCC_OscConfig+0x248>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a92:	f7ff fdd5 	bl	8000640 <HAL_GetTick>
 8000a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a98:	e00e      	b.n	8000ab8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a9a:	f7ff fdd1 	bl	8000640 <HAL_GetTick>
 8000a9e:	4602      	mov	r2, r0
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	1ad3      	subs	r3, r2, r3
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d907      	bls.n	8000ab8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	e113      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	42470000 	.word	0x42470000
 8000ab4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ab8:	4b88      	ldr	r3, [pc, #544]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000aba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000abc:	f003 0302 	and.w	r3, r3, #2
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d1ea      	bne.n	8000a9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 0304 	and.w	r3, r3, #4
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	f000 8097 	beq.w	8000c00 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ad6:	4b81      	ldr	r3, [pc, #516]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d10f      	bne.n	8000b02 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	4b7d      	ldr	r3, [pc, #500]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aea:	4a7c      	ldr	r2, [pc, #496]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af0:	6413      	str	r3, [r2, #64]	; 0x40
 8000af2:	4b7a      	ldr	r3, [pc, #488]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000afa:	60fb      	str	r3, [r7, #12]
 8000afc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000afe:	2301      	movs	r3, #1
 8000b00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b02:	4b77      	ldr	r3, [pc, #476]	; (8000ce0 <HAL_RCC_OscConfig+0x474>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d118      	bne.n	8000b40 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b0e:	4b74      	ldr	r3, [pc, #464]	; (8000ce0 <HAL_RCC_OscConfig+0x474>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a73      	ldr	r2, [pc, #460]	; (8000ce0 <HAL_RCC_OscConfig+0x474>)
 8000b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b1a:	f7ff fd91 	bl	8000640 <HAL_GetTick>
 8000b1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b20:	e008      	b.n	8000b34 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b22:	f7ff fd8d 	bl	8000640 <HAL_GetTick>
 8000b26:	4602      	mov	r2, r0
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d901      	bls.n	8000b34 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000b30:	2303      	movs	r3, #3
 8000b32:	e0cf      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b34:	4b6a      	ldr	r3, [pc, #424]	; (8000ce0 <HAL_RCC_OscConfig+0x474>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d0f0      	beq.n	8000b22 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d106      	bne.n	8000b56 <HAL_RCC_OscConfig+0x2ea>
 8000b48:	4b64      	ldr	r3, [pc, #400]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b4c:	4a63      	ldr	r2, [pc, #396]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b4e:	f043 0301 	orr.w	r3, r3, #1
 8000b52:	6713      	str	r3, [r2, #112]	; 0x70
 8000b54:	e01c      	b.n	8000b90 <HAL_RCC_OscConfig+0x324>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	2b05      	cmp	r3, #5
 8000b5c:	d10c      	bne.n	8000b78 <HAL_RCC_OscConfig+0x30c>
 8000b5e:	4b5f      	ldr	r3, [pc, #380]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b62:	4a5e      	ldr	r2, [pc, #376]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b64:	f043 0304 	orr.w	r3, r3, #4
 8000b68:	6713      	str	r3, [r2, #112]	; 0x70
 8000b6a:	4b5c      	ldr	r3, [pc, #368]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b6e:	4a5b      	ldr	r2, [pc, #364]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	6713      	str	r3, [r2, #112]	; 0x70
 8000b76:	e00b      	b.n	8000b90 <HAL_RCC_OscConfig+0x324>
 8000b78:	4b58      	ldr	r3, [pc, #352]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b7c:	4a57      	ldr	r2, [pc, #348]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b7e:	f023 0301 	bic.w	r3, r3, #1
 8000b82:	6713      	str	r3, [r2, #112]	; 0x70
 8000b84:	4b55      	ldr	r3, [pc, #340]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b88:	4a54      	ldr	r2, [pc, #336]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000b8a:	f023 0304 	bic.w	r3, r3, #4
 8000b8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	689b      	ldr	r3, [r3, #8]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d015      	beq.n	8000bc4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b98:	f7ff fd52 	bl	8000640 <HAL_GetTick>
 8000b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b9e:	e00a      	b.n	8000bb6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ba0:	f7ff fd4e 	bl	8000640 <HAL_GetTick>
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d901      	bls.n	8000bb6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	e08e      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bb6:	4b49      	ldr	r3, [pc, #292]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000bba:	f003 0302 	and.w	r3, r3, #2
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d0ee      	beq.n	8000ba0 <HAL_RCC_OscConfig+0x334>
 8000bc2:	e014      	b.n	8000bee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bc4:	f7ff fd3c 	bl	8000640 <HAL_GetTick>
 8000bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bca:	e00a      	b.n	8000be2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bcc:	f7ff fd38 	bl	8000640 <HAL_GetTick>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d901      	bls.n	8000be2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000bde:	2303      	movs	r3, #3
 8000be0:	e078      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000be2:	4b3e      	ldr	r3, [pc, #248]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000be6:	f003 0302 	and.w	r3, r3, #2
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1ee      	bne.n	8000bcc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000bee:	7dfb      	ldrb	r3, [r7, #23]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d105      	bne.n	8000c00 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bf4:	4b39      	ldr	r3, [pc, #228]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf8:	4a38      	ldr	r2, [pc, #224]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000bfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bfe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d064      	beq.n	8000cd2 <HAL_RCC_OscConfig+0x466>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000c08:	4b34      	ldr	r3, [pc, #208]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000c0a:	689b      	ldr	r3, [r3, #8]
 8000c0c:	f003 030c 	and.w	r3, r3, #12
 8000c10:	2b08      	cmp	r3, #8
 8000c12:	d05c      	beq.n	8000cce <HAL_RCC_OscConfig+0x462>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	699b      	ldr	r3, [r3, #24]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d141      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x434>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c1c:	4b31      	ldr	r3, [pc, #196]	; (8000ce4 <HAL_RCC_OscConfig+0x478>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c22:	f7ff fd0d 	bl	8000640 <HAL_GetTick>
 8000c26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000c28:	e008      	b.n	8000c3c <HAL_RCC_OscConfig+0x3d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c2a:	f7ff fd09 	bl	8000640 <HAL_GetTick>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	2b02      	cmp	r3, #2
 8000c36:	d901      	bls.n	8000c3c <HAL_RCC_OscConfig+0x3d0>
          {
            return HAL_TIMEOUT;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	e04b      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000c3c:	4b27      	ldr	r3, [pc, #156]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d1f0      	bne.n	8000c2a <HAL_RCC_OscConfig+0x3be>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	69da      	ldr	r2, [r3, #28]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6a1b      	ldr	r3, [r3, #32]
 8000c50:	431a      	orrs	r2, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c56:	019b      	lsls	r3, r3, #6
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c5e:	085b      	lsrs	r3, r3, #1
 8000c60:	3b01      	subs	r3, #1
 8000c62:	041b      	lsls	r3, r3, #16
 8000c64:	431a      	orrs	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c6a:	061b      	lsls	r3, r3, #24
 8000c6c:	491b      	ldr	r1, [pc, #108]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c72:	4b1c      	ldr	r3, [pc, #112]	; (8000ce4 <HAL_RCC_OscConfig+0x478>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c78:	f7ff fce2 	bl	8000640 <HAL_GetTick>
 8000c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c7e:	e008      	b.n	8000c92 <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c80:	f7ff fcde 	bl	8000640 <HAL_GetTick>
 8000c84:	4602      	mov	r2, r0
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d901      	bls.n	8000c92 <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e020      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c92:	4b12      	ldr	r3, [pc, #72]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d0f0      	beq.n	8000c80 <HAL_RCC_OscConfig+0x414>
 8000c9e:	e018      	b.n	8000cd2 <HAL_RCC_OscConfig+0x466>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ca0:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <HAL_RCC_OscConfig+0x478>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ca6:	f7ff fccb 	bl	8000640 <HAL_GetTick>
 8000caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000cac:	e008      	b.n	8000cc0 <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cae:	f7ff fcc7 	bl	8000640 <HAL_GetTick>
 8000cb2:	4602      	mov	r2, r0
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d901      	bls.n	8000cc0 <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	e009      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <HAL_RCC_OscConfig+0x470>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d1f0      	bne.n	8000cae <HAL_RCC_OscConfig+0x442>
 8000ccc:	e001      	b.n	8000cd2 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e000      	b.n	8000cd4 <HAL_RCC_OscConfig+0x468>
    }
  }
  return HAL_OK;
 8000cd2:	2300      	movs	r3, #0
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40007000 	.word	0x40007000
 8000ce4:	42470060 	.word	0x42470060

08000ce8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d101      	bne.n	8000cfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	e0ca      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000cfc:	4b67      	ldr	r3, [pc, #412]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f003 030f 	and.w	r3, r3, #15
 8000d04:	683a      	ldr	r2, [r7, #0]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d90c      	bls.n	8000d24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d0a:	4b64      	ldr	r3, [pc, #400]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000d0c:	683a      	ldr	r2, [r7, #0]
 8000d0e:	b2d2      	uxtb	r2, r2
 8000d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d12:	4b62      	ldr	r3, [pc, #392]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 030f 	and.w	r3, r3, #15
 8000d1a:	683a      	ldr	r2, [r7, #0]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d001      	beq.n	8000d24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	e0b6      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 0302 	and.w	r3, r3, #2
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d020      	beq.n	8000d72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f003 0304 	and.w	r3, r3, #4
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d005      	beq.n	8000d48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d3c:	4b58      	ldr	r3, [pc, #352]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	4a57      	ldr	r2, [pc, #348]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000d46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f003 0308 	and.w	r3, r3, #8
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d005      	beq.n	8000d60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d54:	4b52      	ldr	r3, [pc, #328]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d56:	689b      	ldr	r3, [r3, #8]
 8000d58:	4a51      	ldr	r2, [pc, #324]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000d5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d60:	4b4f      	ldr	r3, [pc, #316]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	494c      	ldr	r1, [pc, #304]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0301 	and.w	r3, r3, #1
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d044      	beq.n	8000e08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d107      	bne.n	8000d96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d86:	4b46      	ldr	r3, [pc, #280]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d119      	bne.n	8000dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e07d      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d003      	beq.n	8000da6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000da2:	2b03      	cmp	r3, #3
 8000da4:	d107      	bne.n	8000db6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000da6:	4b3e      	ldr	r3, [pc, #248]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d109      	bne.n	8000dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e06d      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db6:	4b3a      	ldr	r3, [pc, #232]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e065      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dc6:	4b36      	ldr	r3, [pc, #216]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	f023 0203 	bic.w	r2, r3, #3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	4933      	ldr	r1, [pc, #204]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000dd8:	f7ff fc32 	bl	8000640 <HAL_GetTick>
 8000ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dde:	e00a      	b.n	8000df6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000de0:	f7ff fc2e 	bl	8000640 <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d901      	bls.n	8000df6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e04d      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000df6:	4b2a      	ldr	r3, [pc, #168]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000df8:	689b      	ldr	r3, [r3, #8]
 8000dfa:	f003 020c 	and.w	r2, r3, #12
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d1eb      	bne.n	8000de0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e08:	4b24      	ldr	r3, [pc, #144]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 030f 	and.w	r3, r3, #15
 8000e10:	683a      	ldr	r2, [r7, #0]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d20c      	bcs.n	8000e30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e16:	4b21      	ldr	r3, [pc, #132]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e1e:	4b1f      	ldr	r3, [pc, #124]	; (8000e9c <HAL_RCC_ClockConfig+0x1b4>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f003 030f 	and.w	r3, r3, #15
 8000e26:	683a      	ldr	r2, [r7, #0]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d001      	beq.n	8000e30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e030      	b.n	8000e92 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d008      	beq.n	8000e4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e3c:	4b18      	ldr	r3, [pc, #96]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	4915      	ldr	r1, [pc, #84]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f003 0308 	and.w	r3, r3, #8
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d009      	beq.n	8000e6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e5a:	4b11      	ldr	r3, [pc, #68]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	691b      	ldr	r3, [r3, #16]
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	490d      	ldr	r1, [pc, #52]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e6e:	f000 f81d 	bl	8000eac <HAL_RCC_GetSysClockFreq>
 8000e72:	4602      	mov	r2, r0
 8000e74:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	091b      	lsrs	r3, r3, #4
 8000e7a:	f003 030f 	and.w	r3, r3, #15
 8000e7e:	4909      	ldr	r1, [pc, #36]	; (8000ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8000e80:	5ccb      	ldrb	r3, [r1, r3]
 8000e82:	fa22 f303 	lsr.w	r3, r2, r3
 8000e86:	4a08      	ldr	r2, [pc, #32]	; (8000ea8 <HAL_RCC_ClockConfig+0x1c0>)
 8000e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f7ff fb94 	bl	80005b8 <HAL_InitTick>

  return HAL_OK;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40023c00 	.word	0x40023c00
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	08005970 	.word	0x08005970
 8000ea8:	20000008 	.word	0x20000008

08000eac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000eac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000eb0:	b094      	sub	sp, #80	; 0x50
 8000eb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	647b      	str	r3, [r7, #68]	; 0x44
 8000eb8:	2300      	movs	r3, #0
 8000eba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ec4:	4b79      	ldr	r3, [pc, #484]	; (80010ac <HAL_RCC_GetSysClockFreq+0x200>)
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	f003 030c 	and.w	r3, r3, #12
 8000ecc:	2b08      	cmp	r3, #8
 8000ece:	d00d      	beq.n	8000eec <HAL_RCC_GetSysClockFreq+0x40>
 8000ed0:	2b08      	cmp	r3, #8
 8000ed2:	f200 80e1 	bhi.w	8001098 <HAL_RCC_GetSysClockFreq+0x1ec>
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d002      	beq.n	8000ee0 <HAL_RCC_GetSysClockFreq+0x34>
 8000eda:	2b04      	cmp	r3, #4
 8000edc:	d003      	beq.n	8000ee6 <HAL_RCC_GetSysClockFreq+0x3a>
 8000ede:	e0db      	b.n	8001098 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000ee0:	4b73      	ldr	r3, [pc, #460]	; (80010b0 <HAL_RCC_GetSysClockFreq+0x204>)
 8000ee2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8000ee4:	e0db      	b.n	800109e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000ee6:	4b73      	ldr	r3, [pc, #460]	; (80010b4 <HAL_RCC_GetSysClockFreq+0x208>)
 8000ee8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8000eea:	e0d8      	b.n	800109e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000eec:	4b6f      	ldr	r3, [pc, #444]	; (80010ac <HAL_RCC_GetSysClockFreq+0x200>)
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000ef4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ef6:	4b6d      	ldr	r3, [pc, #436]	; (80010ac <HAL_RCC_GetSysClockFreq+0x200>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d063      	beq.n	8000fca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000f02:	4b6a      	ldr	r3, [pc, #424]	; (80010ac <HAL_RCC_GetSysClockFreq+0x200>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	099b      	lsrs	r3, r3, #6
 8000f08:	2200      	movs	r2, #0
 8000f0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8000f0c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8000f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f14:	633b      	str	r3, [r7, #48]	; 0x30
 8000f16:	2300      	movs	r3, #0
 8000f18:	637b      	str	r3, [r7, #52]	; 0x34
 8000f1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8000f1e:	4622      	mov	r2, r4
 8000f20:	462b      	mov	r3, r5
 8000f22:	f04f 0000 	mov.w	r0, #0
 8000f26:	f04f 0100 	mov.w	r1, #0
 8000f2a:	0159      	lsls	r1, r3, #5
 8000f2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000f30:	0150      	lsls	r0, r2, #5
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	4621      	mov	r1, r4
 8000f38:	1a51      	subs	r1, r2, r1
 8000f3a:	6139      	str	r1, [r7, #16]
 8000f3c:	4629      	mov	r1, r5
 8000f3e:	eb63 0301 	sbc.w	r3, r3, r1
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	f04f 0200 	mov.w	r2, #0
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8000f50:	4659      	mov	r1, fp
 8000f52:	018b      	lsls	r3, r1, #6
 8000f54:	4651      	mov	r1, sl
 8000f56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000f5a:	4651      	mov	r1, sl
 8000f5c:	018a      	lsls	r2, r1, #6
 8000f5e:	4651      	mov	r1, sl
 8000f60:	ebb2 0801 	subs.w	r8, r2, r1
 8000f64:	4659      	mov	r1, fp
 8000f66:	eb63 0901 	sbc.w	r9, r3, r1
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	f04f 0300 	mov.w	r3, #0
 8000f72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000f76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000f7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f7e:	4690      	mov	r8, r2
 8000f80:	4699      	mov	r9, r3
 8000f82:	4623      	mov	r3, r4
 8000f84:	eb18 0303 	adds.w	r3, r8, r3
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	462b      	mov	r3, r5
 8000f8c:	eb49 0303 	adc.w	r3, r9, r3
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	f04f 0200 	mov.w	r2, #0
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8000f9e:	4629      	mov	r1, r5
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	4621      	mov	r1, r4
 8000fa4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8000fa8:	4621      	mov	r1, r4
 8000faa:	024a      	lsls	r2, r1, #9
 8000fac:	4610      	mov	r0, r2
 8000fae:	4619      	mov	r1, r3
 8000fb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fb6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000fb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000fbc:	f7ff f958 	bl	8000270 <__aeabi_uldivmod>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000fc8:	e058      	b.n	800107c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000fca:	4b38      	ldr	r3, [pc, #224]	; (80010ac <HAL_RCC_GetSysClockFreq+0x200>)
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	099b      	lsrs	r3, r3, #6
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8000fda:	623b      	str	r3, [r7, #32]
 8000fdc:	2300      	movs	r3, #0
 8000fde:	627b      	str	r3, [r7, #36]	; 0x24
 8000fe0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000fe4:	4642      	mov	r2, r8
 8000fe6:	464b      	mov	r3, r9
 8000fe8:	f04f 0000 	mov.w	r0, #0
 8000fec:	f04f 0100 	mov.w	r1, #0
 8000ff0:	0159      	lsls	r1, r3, #5
 8000ff2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000ff6:	0150      	lsls	r0, r2, #5
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4641      	mov	r1, r8
 8000ffe:	ebb2 0a01 	subs.w	sl, r2, r1
 8001002:	4649      	mov	r1, r9
 8001004:	eb63 0b01 	sbc.w	fp, r3, r1
 8001008:	f04f 0200 	mov.w	r2, #0
 800100c:	f04f 0300 	mov.w	r3, #0
 8001010:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001014:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001018:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800101c:	ebb2 040a 	subs.w	r4, r2, sl
 8001020:	eb63 050b 	sbc.w	r5, r3, fp
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	f04f 0300 	mov.w	r3, #0
 800102c:	00eb      	lsls	r3, r5, #3
 800102e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001032:	00e2      	lsls	r2, r4, #3
 8001034:	4614      	mov	r4, r2
 8001036:	461d      	mov	r5, r3
 8001038:	4643      	mov	r3, r8
 800103a:	18e3      	adds	r3, r4, r3
 800103c:	603b      	str	r3, [r7, #0]
 800103e:	464b      	mov	r3, r9
 8001040:	eb45 0303 	adc.w	r3, r5, r3
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	f04f 0200 	mov.w	r2, #0
 800104a:	f04f 0300 	mov.w	r3, #0
 800104e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001052:	4629      	mov	r1, r5
 8001054:	028b      	lsls	r3, r1, #10
 8001056:	4621      	mov	r1, r4
 8001058:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800105c:	4621      	mov	r1, r4
 800105e:	028a      	lsls	r2, r1, #10
 8001060:	4610      	mov	r0, r2
 8001062:	4619      	mov	r1, r3
 8001064:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001066:	2200      	movs	r2, #0
 8001068:	61bb      	str	r3, [r7, #24]
 800106a:	61fa      	str	r2, [r7, #28]
 800106c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001070:	f7ff f8fe 	bl	8000270 <__aeabi_uldivmod>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4613      	mov	r3, r2
 800107a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800107c:	4b0b      	ldr	r3, [pc, #44]	; (80010ac <HAL_RCC_GetSysClockFreq+0x200>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	0c1b      	lsrs	r3, r3, #16
 8001082:	f003 0303 	and.w	r3, r3, #3
 8001086:	3301      	adds	r3, #1
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800108c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800108e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001090:	fbb2 f3f3 	udiv	r3, r2, r3
 8001094:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001096:	e002      	b.n	800109e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800109a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800109c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800109e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3750      	adds	r7, #80	; 0x50
 80010a4:	46bd      	mov	sp, r7
 80010a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800
 80010b0:	00f42400 	.word	0x00f42400
 80010b4:	007a1200 	.word	0x007a1200

080010b8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b089      	sub	sp, #36	; 0x24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	fa93 f3a3 	rbit	r3, r3
 80010d2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	fab3 f383 	clz	r3, r3
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	2103      	movs	r1, #3
 80010e0:	fa01 f303 	lsl.w	r3, r1, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	401a      	ands	r2, r3
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	fa93 f3a3 	rbit	r3, r3
 80010f2:	61bb      	str	r3, [r7, #24]
  return result;
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	fab3 f383 	clz	r3, r3
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	6879      	ldr	r1, [r7, #4]
 8001100:	fa01 f303 	lsl.w	r3, r1, r3
 8001104:	431a      	orrs	r2, r3
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	601a      	str	r2, [r3, #0]
}
 800110a:	bf00      	nop
 800110c:	3724      	adds	r7, #36	; 0x24
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001116:	b480      	push	{r7}
 8001118:	b085      	sub	sp, #20
 800111a:	af00      	add	r7, sp, #0
 800111c:	60f8      	str	r0, [r7, #12]
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	685a      	ldr	r2, [r3, #4]
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	43db      	mvns	r3, r3
 800112a:	401a      	ands	r2, r3
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	6879      	ldr	r1, [r7, #4]
 8001130:	fb01 f303 	mul.w	r3, r1, r3
 8001134:	431a      	orrs	r2, r3
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	605a      	str	r2, [r3, #4]
}
 800113a:	bf00      	nop
 800113c:	3714      	adds	r7, #20
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001146:	b480      	push	{r7}
 8001148:	b089      	sub	sp, #36	; 0x24
 800114a:	af00      	add	r7, sp, #0
 800114c:	60f8      	str	r0, [r7, #12]
 800114e:	60b9      	str	r1, [r7, #8]
 8001150:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	689a      	ldr	r2, [r3, #8]
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	fa93 f3a3 	rbit	r3, r3
 8001160:	613b      	str	r3, [r7, #16]
  return result;
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	fab3 f383 	clz	r3, r3
 8001168:	b2db      	uxtb	r3, r3
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	2103      	movs	r1, #3
 800116e:	fa01 f303 	lsl.w	r3, r1, r3
 8001172:	43db      	mvns	r3, r3
 8001174:	401a      	ands	r2, r3
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	fa93 f3a3 	rbit	r3, r3
 8001180:	61bb      	str	r3, [r7, #24]
  return result;
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	fab3 f383 	clz	r3, r3
 8001188:	b2db      	uxtb	r3, r3
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	6879      	ldr	r1, [r7, #4]
 800118e:	fa01 f303 	lsl.w	r3, r1, r3
 8001192:	431a      	orrs	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001198:	bf00      	nop
 800119a:	3724      	adds	r7, #36	; 0x24
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b089      	sub	sp, #36	; 0x24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	68da      	ldr	r2, [r3, #12]
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	fa93 f3a3 	rbit	r3, r3
 80011be:	613b      	str	r3, [r7, #16]
  return result;
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	fab3 f383 	clz	r3, r3
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	2103      	movs	r1, #3
 80011cc:	fa01 f303 	lsl.w	r3, r1, r3
 80011d0:	43db      	mvns	r3, r3
 80011d2:	401a      	ands	r2, r3
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	fa93 f3a3 	rbit	r3, r3
 80011de:	61bb      	str	r3, [r7, #24]
  return result;
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	fab3 f383 	clz	r3, r3
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	fa01 f303 	lsl.w	r3, r1, r3
 80011f0:	431a      	orrs	r2, r3
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	60da      	str	r2, [r3, #12]
}
 80011f6:	bf00      	nop
 80011f8:	3724      	adds	r7, #36	; 0x24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001202:	b480      	push	{r7}
 8001204:	b089      	sub	sp, #36	; 0x24
 8001206:	af00      	add	r7, sp, #0
 8001208:	60f8      	str	r0, [r7, #12]
 800120a:	60b9      	str	r1, [r7, #8]
 800120c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	6a1a      	ldr	r2, [r3, #32]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	fa93 f3a3 	rbit	r3, r3
 800121c:	613b      	str	r3, [r7, #16]
  return result;
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	fab3 f383 	clz	r3, r3
 8001224:	b2db      	uxtb	r3, r3
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	210f      	movs	r1, #15
 800122a:	fa01 f303 	lsl.w	r3, r1, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	401a      	ands	r2, r3
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	fa93 f3a3 	rbit	r3, r3
 800123c:	61bb      	str	r3, [r7, #24]
  return result;
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	fab3 f383 	clz	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	fa01 f303 	lsl.w	r3, r1, r3
 800124e:	431a      	orrs	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001254:	bf00      	nop
 8001256:	3724      	adds	r7, #36	; 0x24
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001260:	b480      	push	{r7}
 8001262:	b089      	sub	sp, #36	; 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	0a1b      	lsrs	r3, r3, #8
 8001274:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	fa93 f3a3 	rbit	r3, r3
 800127c:	613b      	str	r3, [r7, #16]
  return result;
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	fab3 f383 	clz	r3, r3
 8001284:	b2db      	uxtb	r3, r3
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	210f      	movs	r1, #15
 800128a:	fa01 f303 	lsl.w	r3, r1, r3
 800128e:	43db      	mvns	r3, r3
 8001290:	401a      	ands	r2, r3
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	0a1b      	lsrs	r3, r3, #8
 8001296:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	fa93 f3a3 	rbit	r3, r3
 800129e:	61bb      	str	r3, [r7, #24]
  return result;
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	fab3 f383 	clz	r3, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	6879      	ldr	r1, [r7, #4]
 80012ac:	fa01 f303 	lsl.w	r3, r1, r3
 80012b0:	431a      	orrs	r2, r3
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80012b6:	bf00      	nop
 80012b8:	3724      	adds	r7, #36	; 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b088      	sub	sp, #32
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	fa93 f3a3 	rbit	r3, r3
 80012e0:	613b      	str	r3, [r7, #16]
  return result;
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	fab3 f383 	clz	r3, r3
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80012ec:	e049      	b.n	8001382 <LL_GPIO_Init+0xc0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	2101      	movs	r1, #1
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	fa01 f303 	lsl.w	r3, r1, r3
 80012fa:	4013      	ands	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d03b      	beq.n	800137c <LL_GPIO_Init+0xba>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	461a      	mov	r2, r3
 800130a:	69b9      	ldr	r1, [r7, #24]
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fed3 	bl	80010b8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d003      	beq.n	8001322 <LL_GPIO_Init+0x60>
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	2b02      	cmp	r3, #2
 8001320:	d106      	bne.n	8001330 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	461a      	mov	r2, r3
 8001328:	69b9      	ldr	r1, [r7, #24]
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ff0b 	bl	8001146 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	691b      	ldr	r3, [r3, #16]
 8001334:	461a      	mov	r2, r3
 8001336:	69b9      	ldr	r1, [r7, #24]
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ff33 	bl	80011a4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2b02      	cmp	r3, #2
 8001344:	d11a      	bne.n	800137c <LL_GPIO_Init+0xba>
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	fa93 f3a3 	rbit	r3, r3
 8001350:	60bb      	str	r3, [r7, #8]
  return result;
 8001352:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001354:	fab3 f383 	clz	r3, r3
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b07      	cmp	r3, #7
 800135c:	d807      	bhi.n	800136e <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	461a      	mov	r2, r3
 8001364:	69b9      	ldr	r1, [r7, #24]
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff ff4b 	bl	8001202 <LL_GPIO_SetAFPin_0_7>
 800136c:	e006      	b.n	800137c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	695b      	ldr	r3, [r3, #20]
 8001372:	461a      	mov	r2, r3
 8001374:	69b9      	ldr	r1, [r7, #24]
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff ff72 	bl	8001260 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	3301      	adds	r3, #1
 8001380:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	fa22 f303 	lsr.w	r3, r2, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1ae      	bne.n	80012ee <LL_GPIO_Init+0x2c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d003      	beq.n	80013a0 <LL_GPIO_Init+0xde>
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d107      	bne.n	80013b0 <LL_GPIO_Init+0xee>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	6819      	ldr	r1, [r3, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	461a      	mov	r2, r3
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f7ff feb3 	bl	8001116 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3720      	adds	r7, #32
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80013c0:	4b04      	ldr	r3, [pc, #16]	; (80013d4 <LL_RCC_GetSysClkSource+0x18>)
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 030c 	and.w	r3, r3, #12
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40023800 	.word	0x40023800

080013d8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80013dc:	4b04      	ldr	r3, [pc, #16]	; (80013f0 <LL_RCC_GetAHBPrescaler+0x18>)
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800

080013f4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80013f8:	4b04      	ldr	r3, [pc, #16]	; (800140c <LL_RCC_GetAPB1Prescaler+0x18>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8001400:	4618      	mov	r0, r3
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	40023800 	.word	0x40023800

08001410 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001414:	4b04      	ldr	r3, [pc, #16]	; (8001428 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800141c:	4618      	mov	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40023800 	.word	0x40023800

0800142c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001430:	4b04      	ldr	r3, [pc, #16]	; (8001444 <LL_RCC_PLL_GetMainSource+0x18>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8001438:	4618      	mov	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40023800 	.word	0x40023800

08001448 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <LL_RCC_PLL_GetN+0x18>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	099b      	lsrs	r3, r3, #6
 8001452:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001456:	4618      	mov	r0, r3
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40023800 	.word	0x40023800

08001464 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8001468:	4b04      	ldr	r3, [pc, #16]	; (800147c <LL_RCC_PLL_GetP+0x18>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8001470:	4618      	mov	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800

08001480 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001484:	4b04      	ldr	r3, [pc, #16]	; (8001498 <LL_RCC_PLL_GetDivider+0x18>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800148c:	4618      	mov	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	40023800 	.word	0x40023800

0800149c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80014a4:	f000 f820 	bl	80014e8 <RCC_GetSystemClockFreq>
 80014a8:	4602      	mov	r2, r0
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f840 	bl	8001538 <RCC_GetHCLKClockFreq>
 80014b8:	4602      	mov	r2, r0
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 f84e 	bl	8001564 <RCC_GetPCLK1ClockFreq>
 80014c8:	4602      	mov	r2, r0
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 f85a 	bl	800158c <RCC_GetPCLK2ClockFreq>
 80014d8:	4602      	mov	r2, r0
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	60da      	str	r2, [r3, #12]
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
	...

080014e8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80014f2:	f7ff ff63 	bl	80013bc <LL_RCC_GetSysClkSource>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b08      	cmp	r3, #8
 80014fa:	d00c      	beq.n	8001516 <RCC_GetSystemClockFreq+0x2e>
 80014fc:	2b08      	cmp	r3, #8
 80014fe:	d80f      	bhi.n	8001520 <RCC_GetSystemClockFreq+0x38>
 8001500:	2b00      	cmp	r3, #0
 8001502:	d002      	beq.n	800150a <RCC_GetSystemClockFreq+0x22>
 8001504:	2b04      	cmp	r3, #4
 8001506:	d003      	beq.n	8001510 <RCC_GetSystemClockFreq+0x28>
 8001508:	e00a      	b.n	8001520 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <RCC_GetSystemClockFreq+0x48>)
 800150c:	607b      	str	r3, [r7, #4]
      break;
 800150e:	e00a      	b.n	8001526 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <RCC_GetSystemClockFreq+0x4c>)
 8001512:	607b      	str	r3, [r7, #4]
      break;
 8001514:	e007      	b.n	8001526 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8001516:	2008      	movs	r0, #8
 8001518:	f000 f84c 	bl	80015b4 <RCC_PLL_GetFreqDomain_SYS>
 800151c:	6078      	str	r0, [r7, #4]
      break;
 800151e:	e002      	b.n	8001526 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8001520:	4b03      	ldr	r3, [pc, #12]	; (8001530 <RCC_GetSystemClockFreq+0x48>)
 8001522:	607b      	str	r3, [r7, #4]
      break;
 8001524:	bf00      	nop
  }

  return frequency;
 8001526:	687b      	ldr	r3, [r7, #4]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	00f42400 	.word	0x00f42400
 8001534:	007a1200 	.word	0x007a1200

08001538 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001540:	f7ff ff4a 	bl	80013d8 <LL_RCC_GetAHBPrescaler>
 8001544:	4603      	mov	r3, r0
 8001546:	091b      	lsrs	r3, r3, #4
 8001548:	f003 030f 	and.w	r3, r3, #15
 800154c:	4a04      	ldr	r2, [pc, #16]	; (8001560 <RCC_GetHCLKClockFreq+0x28>)
 800154e:	5cd3      	ldrb	r3, [r2, r3]
 8001550:	461a      	mov	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	40d3      	lsrs	r3, r2
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	08005970 	.word	0x08005970

08001564 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800156c:	f7ff ff42 	bl	80013f4 <LL_RCC_GetAPB1Prescaler>
 8001570:	4603      	mov	r3, r0
 8001572:	0a9b      	lsrs	r3, r3, #10
 8001574:	4a04      	ldr	r2, [pc, #16]	; (8001588 <RCC_GetPCLK1ClockFreq+0x24>)
 8001576:	5cd3      	ldrb	r3, [r2, r3]
 8001578:	461a      	mov	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	40d3      	lsrs	r3, r2
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	08005980 	.word	0x08005980

0800158c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001594:	f7ff ff3c 	bl	8001410 <LL_RCC_GetAPB2Prescaler>
 8001598:	4603      	mov	r3, r0
 800159a:	0b5b      	lsrs	r3, r3, #13
 800159c:	4a04      	ldr	r2, [pc, #16]	; (80015b0 <RCC_GetPCLK2ClockFreq+0x24>)
 800159e:	5cd3      	ldrb	r3, [r2, r3]
 80015a0:	461a      	mov	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	40d3      	lsrs	r3, r2
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	08005980 	.word	0x08005980

080015b4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80015b4:	b590      	push	{r4, r7, lr}
 80015b6:	b087      	sub	sp, #28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	2300      	movs	r3, #0
 80015c6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80015c8:	f7ff ff30 	bl	800142c <LL_RCC_PLL_GetMainSource>
 80015cc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d004      	beq.n	80015de <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015da:	d003      	beq.n	80015e4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80015dc:	e005      	b.n	80015ea <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80015e0:	617b      	str	r3, [r7, #20]
      break;
 80015e2:	e005      	b.n	80015f0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80015e6:	617b      	str	r3, [r7, #20]
      break;
 80015e8:	e002      	b.n	80015f0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80015ec:	617b      	str	r3, [r7, #20]
      break;
 80015ee:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2b08      	cmp	r3, #8
 80015f4:	d113      	bne.n	800161e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80015f6:	f7ff ff43 	bl	8001480 <LL_RCC_PLL_GetDivider>
 80015fa:	4602      	mov	r2, r0
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	fbb3 f4f2 	udiv	r4, r3, r2
 8001602:	f7ff ff21 	bl	8001448 <LL_RCC_PLL_GetN>
 8001606:	4603      	mov	r3, r0
 8001608:	fb03 f404 	mul.w	r4, r3, r4
 800160c:	f7ff ff2a 	bl	8001464 <LL_RCC_PLL_GetP>
 8001610:	4603      	mov	r3, r0
 8001612:	0c1b      	lsrs	r3, r3, #16
 8001614:	3301      	adds	r3, #1
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	fbb4 f3f3 	udiv	r3, r4, r3
 800161c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800161e:	693b      	ldr	r3, [r7, #16]
}
 8001620:	4618      	mov	r0, r3
 8001622:	371c      	adds	r7, #28
 8001624:	46bd      	mov	sp, r7
 8001626:	bd90      	pop	{r4, r7, pc}
 8001628:	00f42400 	.word	0x00f42400
 800162c:	007a1200 	.word	0x007a1200

08001630 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001640:	2b40      	cmp	r3, #64	; 0x40
 8001642:	d101      	bne.n	8001648 <LL_SPI_IsEnabled+0x18>
 8001644:	2301      	movs	r3, #1
 8001646:	e000      	b.n	800164a <LL_SPI_IsEnabled+0x1a>
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8001656:	b480      	push	{r7}
 8001658:	b083      	sub	sp, #12
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	b29b      	uxth	r3, r3
 8001664:	461a      	mov	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	611a      	str	r2, [r3, #16]
}
 800166a:	bf00      	nop
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b084      	sub	sp, #16
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
 800167e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff ffd3 	bl	8001630 <LL_SPI_IsEnabled>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d139      	bne.n	8001704 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001698:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800169c:	683a      	ldr	r2, [r7, #0]
 800169e:	6811      	ldr	r1, [r2, #0]
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	6852      	ldr	r2, [r2, #4]
 80016a4:	4311      	orrs	r1, r2
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	6892      	ldr	r2, [r2, #8]
 80016aa:	4311      	orrs	r1, r2
 80016ac:	683a      	ldr	r2, [r7, #0]
 80016ae:	68d2      	ldr	r2, [r2, #12]
 80016b0:	4311      	orrs	r1, r2
 80016b2:	683a      	ldr	r2, [r7, #0]
 80016b4:	6912      	ldr	r2, [r2, #16]
 80016b6:	4311      	orrs	r1, r2
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	6952      	ldr	r2, [r2, #20]
 80016bc:	4311      	orrs	r1, r2
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	6992      	ldr	r2, [r2, #24]
 80016c2:	4311      	orrs	r1, r2
 80016c4:	683a      	ldr	r2, [r7, #0]
 80016c6:	69d2      	ldr	r2, [r2, #28]
 80016c8:	4311      	orrs	r1, r2
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	6a12      	ldr	r2, [r2, #32]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	431a      	orrs	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f023 0204 	bic.w	r2, r3, #4
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	0c1b      	lsrs	r3, r3, #16
 80016e4:	431a      	orrs	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	6a1b      	ldr	r3, [r3, #32]
 80016ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016f2:	d105      	bne.n	8001700 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f8:	4619      	mov	r1, r3
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff ffab 	bl	8001656 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8001700:	2300      	movs	r3, #0
 8001702:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	61da      	str	r2, [r3, #28]
  return status;
 8001710:	7bfb      	ldrb	r3, [r7, #15]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	683a      	ldr	r2, [r7, #0]
 8001728:	629a      	str	r2, [r3, #40]	; 0x28
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
 800173e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	683a      	ldr	r2, [r7, #0]
 8001744:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	683a      	ldr	r2, [r7, #0]
 8001760:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr

0800176e <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800176e:	b480      	push	{r7}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800178a:	b480      	push	{r7}
 800178c:	b083      	sub	sp, #12
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
 8001792:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	639a      	str	r2, [r3, #56]	; 0x38
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
 80017ae:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	683a      	ldr	r2, [r7, #0]
 80017b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr

080017c2 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b083      	sub	sp, #12
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
 80017ca:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr

080017de <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80017de:	b480      	push	{r7}
 80017e0:	b083      	sub	sp, #12
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	f043 0201 	orr.w	r2, r3, #1
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	615a      	str	r2, [r3, #20]
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
	...

08001800 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a3d      	ldr	r2, [pc, #244]	; (8001908 <LL_TIM_Init+0x108>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d013      	beq.n	8001840 <LL_TIM_Init+0x40>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800181e:	d00f      	beq.n	8001840 <LL_TIM_Init+0x40>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4a3a      	ldr	r2, [pc, #232]	; (800190c <LL_TIM_Init+0x10c>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d00b      	beq.n	8001840 <LL_TIM_Init+0x40>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a39      	ldr	r2, [pc, #228]	; (8001910 <LL_TIM_Init+0x110>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d007      	beq.n	8001840 <LL_TIM_Init+0x40>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a38      	ldr	r2, [pc, #224]	; (8001914 <LL_TIM_Init+0x114>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d003      	beq.n	8001840 <LL_TIM_Init+0x40>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a37      	ldr	r2, [pc, #220]	; (8001918 <LL_TIM_Init+0x118>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d106      	bne.n	800184e <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	4313      	orrs	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a2d      	ldr	r2, [pc, #180]	; (8001908 <LL_TIM_Init+0x108>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d02b      	beq.n	80018ae <LL_TIM_Init+0xae>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800185c:	d027      	beq.n	80018ae <LL_TIM_Init+0xae>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a2a      	ldr	r2, [pc, #168]	; (800190c <LL_TIM_Init+0x10c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d023      	beq.n	80018ae <LL_TIM_Init+0xae>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a29      	ldr	r2, [pc, #164]	; (8001910 <LL_TIM_Init+0x110>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d01f      	beq.n	80018ae <LL_TIM_Init+0xae>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a28      	ldr	r2, [pc, #160]	; (8001914 <LL_TIM_Init+0x114>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d01b      	beq.n	80018ae <LL_TIM_Init+0xae>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a27      	ldr	r2, [pc, #156]	; (8001918 <LL_TIM_Init+0x118>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d017      	beq.n	80018ae <LL_TIM_Init+0xae>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a26      	ldr	r2, [pc, #152]	; (800191c <LL_TIM_Init+0x11c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d013      	beq.n	80018ae <LL_TIM_Init+0xae>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a25      	ldr	r2, [pc, #148]	; (8001920 <LL_TIM_Init+0x120>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d00f      	beq.n	80018ae <LL_TIM_Init+0xae>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a24      	ldr	r2, [pc, #144]	; (8001924 <LL_TIM_Init+0x124>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d00b      	beq.n	80018ae <LL_TIM_Init+0xae>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a23      	ldr	r2, [pc, #140]	; (8001928 <LL_TIM_Init+0x128>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d007      	beq.n	80018ae <LL_TIM_Init+0xae>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a22      	ldr	r2, [pc, #136]	; (800192c <LL_TIM_Init+0x12c>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d003      	beq.n	80018ae <LL_TIM_Init+0xae>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a21      	ldr	r2, [pc, #132]	; (8001930 <LL_TIM_Init+0x130>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d106      	bne.n	80018bc <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68fa      	ldr	r2, [r7, #12]
 80018c0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	4619      	mov	r1, r3
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff ff34 	bl	8001736 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	881b      	ldrh	r3, [r3, #0]
 80018d2:	4619      	mov	r1, r3
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ff20 	bl	800171a <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a0a      	ldr	r2, [pc, #40]	; (8001908 <LL_TIM_Init+0x108>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d003      	beq.n	80018ea <LL_TIM_Init+0xea>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a0c      	ldr	r2, [pc, #48]	; (8001918 <LL_TIM_Init+0x118>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d105      	bne.n	80018f6 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	7c1b      	ldrb	r3, [r3, #16]
 80018ee:	4619      	mov	r1, r3
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ff2e 	bl	8001752 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ff71 	bl	80017de <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40010000 	.word	0x40010000
 800190c:	40000400 	.word	0x40000400
 8001910:	40000800 	.word	0x40000800
 8001914:	40000c00 	.word	0x40000c00
 8001918:	40010400 	.word	0x40010400
 800191c:	40014000 	.word	0x40014000
 8001920:	40014400 	.word	0x40014400
 8001924:	40014800 	.word	0x40014800
 8001928:	40001800 	.word	0x40001800
 800192c:	40001c00 	.word	0x40001c00
 8001930:	40002000 	.word	0x40002000

08001934 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800194a:	d027      	beq.n	800199c <LL_TIM_OC_Init+0x68>
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001952:	d82a      	bhi.n	80019aa <LL_TIM_OC_Init+0x76>
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800195a:	d018      	beq.n	800198e <LL_TIM_OC_Init+0x5a>
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001962:	d822      	bhi.n	80019aa <LL_TIM_OC_Init+0x76>
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d003      	beq.n	8001972 <LL_TIM_OC_Init+0x3e>
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	2b10      	cmp	r3, #16
 800196e:	d007      	beq.n	8001980 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8001970:	e01b      	b.n	80019aa <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	68f8      	ldr	r0, [r7, #12]
 8001976:	f000 f81f 	bl	80019b8 <OC1Config>
 800197a:	4603      	mov	r3, r0
 800197c:	75fb      	strb	r3, [r7, #23]
      break;
 800197e:	e015      	b.n	80019ac <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001980:	6879      	ldr	r1, [r7, #4]
 8001982:	68f8      	ldr	r0, [r7, #12]
 8001984:	f000 f884 	bl	8001a90 <OC2Config>
 8001988:	4603      	mov	r3, r0
 800198a:	75fb      	strb	r3, [r7, #23]
      break;
 800198c:	e00e      	b.n	80019ac <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f000 f8ed 	bl	8001b70 <OC3Config>
 8001996:	4603      	mov	r3, r0
 8001998:	75fb      	strb	r3, [r7, #23]
      break;
 800199a:	e007      	b.n	80019ac <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f000 f956 	bl	8001c50 <OC4Config>
 80019a4:	4603      	mov	r3, r0
 80019a6:	75fb      	strb	r3, [r7, #23]
      break;
 80019a8:	e000      	b.n	80019ac <LL_TIM_OC_Init+0x78>
      break;
 80019aa:	bf00      	nop
  }

  return result;
 80019ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
	...

080019b8 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	f023 0201 	bic.w	r2, r3, #1
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f023 0303 	bic.w	r3, r3, #3
 80019e6:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	f023 0202 	bic.w	r2, r3, #2
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	691b      	ldr	r3, [r3, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f023 0201 	bic.w	r2, r3, #1
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a1c      	ldr	r2, [pc, #112]	; (8001a88 <OC1Config+0xd0>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d003      	beq.n	8001a22 <OC1Config+0x6a>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a1b      	ldr	r2, [pc, #108]	; (8001a8c <OC1Config+0xd4>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d11e      	bne.n	8001a60 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f023 0208 	bic.w	r2, r3, #8
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	695b      	ldr	r3, [r3, #20]
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f023 0204 	bic.w	r2, r3, #4
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	4619      	mov	r1, r3
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff fe7b 	bl	800176e <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3718      	adds	r7, #24
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40010000 	.word	0x40010000
 8001a8c:	40010400 	.word	0x40010400

08001a90 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a1b      	ldr	r3, [r3, #32]
 8001a9e:	f023 0210 	bic.w	r2, r3, #16
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a1b      	ldr	r3, [r3, #32]
 8001aaa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001abe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	021b      	lsls	r3, r3, #8
 8001acc:	4313      	orrs	r3, r2
 8001ace:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f023 0220 	bic.w	r2, r3, #32
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	011b      	lsls	r3, r3, #4
 8001adc:	4313      	orrs	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	f023 0210 	bic.w	r2, r3, #16
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	011b      	lsls	r3, r3, #4
 8001aec:	4313      	orrs	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a1d      	ldr	r2, [pc, #116]	; (8001b68 <OC2Config+0xd8>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d003      	beq.n	8001b00 <OC2Config+0x70>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a1c      	ldr	r2, [pc, #112]	; (8001b6c <OC2Config+0xdc>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d11f      	bne.n	8001b40 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	019b      	lsls	r3, r3, #6
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	019b      	lsls	r3, r3, #6
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	69db      	ldr	r3, [r3, #28]
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	4619      	mov	r1, r3
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f7ff fe19 	bl	800178a <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	697a      	ldr	r2, [r7, #20]
 8001b5c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3718      	adds	r7, #24
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40010000 	.word	0x40010000
 8001b6c:	40010400 	.word	0x40010400

08001b70 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a1b      	ldr	r3, [r3, #32]
 8001b7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a1b      	ldr	r3, [r3, #32]
 8001b8a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f023 0303 	bic.w	r3, r3, #3
 8001b9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	021b      	lsls	r3, r3, #8
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	021b      	lsls	r3, r3, #8
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a1d      	ldr	r2, [pc, #116]	; (8001c48 <OC3Config+0xd8>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d003      	beq.n	8001bde <OC3Config+0x6e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <OC3Config+0xdc>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d11f      	bne.n	8001c1e <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	029b      	lsls	r3, r3, #10
 8001bea:	4313      	orrs	r3, r2
 8001bec:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	029b      	lsls	r3, r3, #10
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	011b      	lsls	r3, r3, #4
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	015b      	lsls	r3, r3, #5
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	4619      	mov	r1, r3
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff fdb8 	bl	80017a6 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40010000 	.word	0x40010000
 8001c4c:	40010400 	.word	0x40010400

08001c50 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	021b      	lsls	r3, r3, #8
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	691b      	ldr	r3, [r3, #16]
 8001c9a:	031b      	lsls	r3, r3, #12
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	031b      	lsls	r3, r3, #12
 8001cac:	4313      	orrs	r3, r2
 8001cae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a11      	ldr	r2, [pc, #68]	; (8001cf8 <OC4Config+0xa8>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d003      	beq.n	8001cc0 <OC4Config+0x70>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a10      	ldr	r2, [pc, #64]	; (8001cfc <OC4Config+0xac>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d107      	bne.n	8001cd0 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	019b      	lsls	r3, r3, #6
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff fd6d 	bl	80017c2 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40010000 	.word	0x40010000
 8001cfc:	40010400 	.word	0x40010400

08001d00 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d14:	bf0c      	ite	eq
 8001d16:	2301      	moveq	r3, #1
 8001d18:	2300      	movne	r3, #0
 8001d1a:	b2db      	uxtb	r3, r3
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	611a      	str	r2, [r3, #16]
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b083      	sub	sp, #12
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
 8001d56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	695b      	ldr	r3, [r3, #20]
 8001d5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	431a      	orrs	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	615a      	str	r2, [r3, #20]
}
 8001d68:	bf00      	nop
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
 8001d80:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d88:	d152      	bne.n	8001e30 <LL_USART_SetBaudRate+0xbc>
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	009a      	lsls	r2, r3, #2
 8001d94:	441a      	add	r2, r3
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9e:	4a4f      	ldr	r2, [pc, #316]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001da0:	fba2 2303 	umull	r2, r3, r2, r3
 8001da4:	095b      	lsrs	r3, r3, #5
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	011b      	lsls	r3, r3, #4
 8001daa:	b299      	uxth	r1, r3
 8001dac:	68ba      	ldr	r2, [r7, #8]
 8001dae:	4613      	mov	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	009a      	lsls	r2, r3, #2
 8001db6:	441a      	add	r2, r3
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dc0:	4b46      	ldr	r3, [pc, #280]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001dc2:	fba3 0302 	umull	r0, r3, r3, r2
 8001dc6:	095b      	lsrs	r3, r3, #5
 8001dc8:	2064      	movs	r0, #100	; 0x64
 8001dca:	fb00 f303 	mul.w	r3, r0, r3
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	00db      	lsls	r3, r3, #3
 8001dd2:	3332      	adds	r3, #50	; 0x32
 8001dd4:	4a41      	ldr	r2, [pc, #260]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	440b      	add	r3, r1
 8001dea:	b299      	uxth	r1, r3
 8001dec:	68ba      	ldr	r2, [r7, #8]
 8001dee:	4613      	mov	r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	4413      	add	r3, r2
 8001df4:	009a      	lsls	r2, r3, #2
 8001df6:	441a      	add	r2, r3
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e00:	4b36      	ldr	r3, [pc, #216]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001e02:	fba3 0302 	umull	r0, r3, r3, r2
 8001e06:	095b      	lsrs	r3, r3, #5
 8001e08:	2064      	movs	r0, #100	; 0x64
 8001e0a:	fb00 f303 	mul.w	r3, r0, r3
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	00db      	lsls	r3, r3, #3
 8001e12:	3332      	adds	r3, #50	; 0x32
 8001e14:	4a31      	ldr	r2, [pc, #196]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001e16:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1a:	095b      	lsrs	r3, r3, #5
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	440b      	add	r3, r1
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	461a      	mov	r2, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8001e2e:	e04f      	b.n	8001ed0 <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001e30:	68ba      	ldr	r2, [r7, #8]
 8001e32:	4613      	mov	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4413      	add	r3, r2
 8001e38:	009a      	lsls	r2, r3, #2
 8001e3a:	441a      	add	r2, r3
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e44:	4a25      	ldr	r2, [pc, #148]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001e46:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4a:	095b      	lsrs	r3, r3, #5
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	011b      	lsls	r3, r3, #4
 8001e50:	b299      	uxth	r1, r3
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	4613      	mov	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	4413      	add	r3, r2
 8001e5a:	009a      	lsls	r2, r3, #2
 8001e5c:	441a      	add	r2, r3
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e66:	4b1d      	ldr	r3, [pc, #116]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001e68:	fba3 0302 	umull	r0, r3, r3, r2
 8001e6c:	095b      	lsrs	r3, r3, #5
 8001e6e:	2064      	movs	r0, #100	; 0x64
 8001e70:	fb00 f303 	mul.w	r3, r0, r3
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	011b      	lsls	r3, r3, #4
 8001e78:	3332      	adds	r3, #50	; 0x32
 8001e7a:	4a18      	ldr	r2, [pc, #96]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e80:	095b      	lsrs	r3, r3, #5
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	440b      	add	r3, r1
 8001e8c:	b299      	uxth	r1, r3
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	4613      	mov	r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	009a      	lsls	r2, r3, #2
 8001e98:	441a      	add	r2, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001ea4:	fba3 0302 	umull	r0, r3, r3, r2
 8001ea8:	095b      	lsrs	r3, r3, #5
 8001eaa:	2064      	movs	r0, #100	; 0x64
 8001eac:	fb00 f303 	mul.w	r3, r0, r3
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	3332      	adds	r3, #50	; 0x32
 8001eb6:	4a09      	ldr	r2, [pc, #36]	; (8001edc <LL_USART_SetBaudRate+0x168>)
 8001eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebc:	095b      	lsrs	r3, r3, #5
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	f003 030f 	and.w	r3, r3, #15
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	440b      	add	r3, r1
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	461a      	mov	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	609a      	str	r2, [r3, #8]
}
 8001ed0:	bf00      	nop
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	51eb851f 	.word	0x51eb851f

08001ee0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff ff04 	bl	8001d00 <LL_USART_IsEnabled>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d15e      	bne.n	8001fbc <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001f06:	f023 030c 	bic.w	r3, r3, #12
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	6851      	ldr	r1, [r2, #4]
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	68d2      	ldr	r2, [r2, #12]
 8001f12:	4311      	orrs	r1, r2
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	6912      	ldr	r2, [r2, #16]
 8001f18:	4311      	orrs	r1, r2
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	6992      	ldr	r2, [r2, #24]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	431a      	orrs	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f7ff fefb 	bl	8001d28 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	695b      	ldr	r3, [r3, #20]
 8001f36:	4619      	mov	r1, r3
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f7ff ff08 	bl	8001d4e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001f3e:	f107 0308 	add.w	r3, r7, #8
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff faaa 	bl	800149c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a1f      	ldr	r2, [pc, #124]	; (8001fc8 <LL_USART_Init+0xe8>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d102      	bne.n	8001f56 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	61bb      	str	r3, [r7, #24]
 8001f54:	e021      	b.n	8001f9a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a1c      	ldr	r2, [pc, #112]	; (8001fcc <LL_USART_Init+0xec>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d102      	bne.n	8001f64 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	61bb      	str	r3, [r7, #24]
 8001f62:	e01a      	b.n	8001f9a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a1a      	ldr	r2, [pc, #104]	; (8001fd0 <LL_USART_Init+0xf0>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d102      	bne.n	8001f72 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	61bb      	str	r3, [r7, #24]
 8001f70:	e013      	b.n	8001f9a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a17      	ldr	r2, [pc, #92]	; (8001fd4 <LL_USART_Init+0xf4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d102      	bne.n	8001f80 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	61bb      	str	r3, [r7, #24]
 8001f7e:	e00c      	b.n	8001f9a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a15      	ldr	r2, [pc, #84]	; (8001fd8 <LL_USART_Init+0xf8>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d102      	bne.n	8001f8e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	61bb      	str	r3, [r7, #24]
 8001f8c:	e005      	b.n	8001f9a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a12      	ldr	r2, [pc, #72]	; (8001fdc <LL_USART_Init+0xfc>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d101      	bne.n	8001f9a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d00d      	beq.n	8001fbc <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d009      	beq.n	8001fbc <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	699a      	ldr	r2, [r3, #24]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	69b9      	ldr	r1, [r7, #24]
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7ff fedc 	bl	8001d74 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001fbc:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3720      	adds	r7, #32
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40011000 	.word	0x40011000
 8001fcc:	40004400 	.word	0x40004400
 8001fd0:	40004800 	.word	0x40004800
 8001fd4:	40011400 	.word	0x40011400
 8001fd8:	40004c00 	.word	0x40004c00
 8001fdc:	40005000 	.word	0x40005000

08001fe0 <LL_SPI_Enable>:
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	601a      	str	r2, [r3, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <LL_SPI_SetStandard>:
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f023 0210 	bic.w	r2, r3, #16
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	431a      	orrs	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	605a      	str	r2, [r3, #4]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b01      	cmp	r3, #1
 8002038:	d101      	bne.n	800203e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800203a:	2301      	movs	r3, #1
 800203c:	e000      	b.n	8002040 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b02      	cmp	r3, #2
 800205e:	d101      	bne.n	8002064 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002060:	2301      	movs	r3, #1
 8002062:	e000      	b.n	8002066 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	b2db      	uxtb	r3, r3
}
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	460b      	mov	r3, r1
 8002096:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	330c      	adds	r3, #12
 800209c:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	78fa      	ldrb	r2, [r7, #3]
 80020a2:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif
}
 80020a4:	bf00      	nop
 80020a6:	3714      	adds	r7, #20
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	691a      	ldr	r2, [r3, #16]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	4013      	ands	r3, r2
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	bf0c      	ite	eq
 80020c8:	2301      	moveq	r3, #1
 80020ca:	2300      	movne	r3, #0
 80020cc:	b2db      	uxtb	r3, r3
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	619a      	str	r2, [r3, #24]
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
 80020fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	041a      	lsls	r2, r3, #16
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	619a      	str	r2, [r3, #24]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800211c:	4b08      	ldr	r3, [pc, #32]	; (8002140 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800211e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002120:	4907      	ldr	r1, [pc, #28]	; (8002140 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4313      	orrs	r3, r2
 8002126:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002128:	4b05      	ldr	r3, [pc, #20]	; (8002140 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800212a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4013      	ands	r3, r2
 8002130:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002132:	68fb      	ldr	r3, [r7, #12]
}
 8002134:	bf00      	nop
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	40023800 	.word	0x40023800

08002144 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800214c:	4b08      	ldr	r3, [pc, #32]	; (8002170 <LL_APB1_GRP1_EnableClock+0x2c>)
 800214e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002150:	4907      	ldr	r1, [pc, #28]	; (8002170 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4313      	orrs	r3, r2
 8002156:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <LL_APB1_GRP1_EnableClock+0x2c>)
 800215a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4013      	ands	r3, r2
 8002160:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	bf00      	nop
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	40023800 	.word	0x40023800

08002174 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b090      	sub	sp, #64	; 0x40
 8002178:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800217a:	f107 0318 	add.w	r3, r7, #24
 800217e:	2228      	movs	r2, #40	; 0x28
 8002180:	2100      	movs	r1, #0
 8002182:	4618      	mov	r0, r3
 8002184:	f002 faec 	bl	8004760 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	463b      	mov	r3, r7
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
 8002194:	611a      	str	r2, [r3, #16]
 8002196:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002198:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800219c:	f7ff ffd2 	bl	8002144 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80021a0:	2002      	movs	r0, #2
 80021a2:	f7ff ffb7 	bl	8002114 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80021a6:	2004      	movs	r0, #4
 80021a8:	f7ff ffb4 	bl	8002114 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80021ac:	2001      	movs	r0, #1
 80021ae:	f7ff ffb1 	bl	8002114 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 80021b2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80021b6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80021b8:	2302      	movs	r3, #2
 80021ba:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80021bc:	2303      	movs	r3, #3
 80021be:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021c4:	2300      	movs	r3, #0
 80021c6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80021c8:	2305      	movs	r3, #5
 80021ca:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021cc:	463b      	mov	r3, r7
 80021ce:	4619      	mov	r1, r3
 80021d0:	4841      	ldr	r0, [pc, #260]	; (80022d8 <BNO080_GPIO_SPI_Initialization+0x164>)
 80021d2:	f7ff f876 	bl	80012c2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80021da:	f44f 7382 	mov.w	r3, #260	; 0x104
 80021de:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80021e0:	2300      	movs	r3, #0
 80021e2:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80021e4:	2302      	movs	r3, #2
 80021e6:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80021e8:	2301      	movs	r3, #1
 80021ea:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80021ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80021f2:	2318      	movs	r3, #24
 80021f4:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80021f6:	2300      	movs	r3, #0
 80021f8:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80021fa:	2300      	movs	r3, #0
 80021fc:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80021fe:	230a      	movs	r3, #10
 8002200:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 8002202:	f107 0318 	add.w	r3, r7, #24
 8002206:	4619      	mov	r1, r3
 8002208:	4834      	ldr	r0, [pc, #208]	; (80022dc <BNO080_GPIO_SPI_Initialization+0x168>)
 800220a:	f7ff fa34 	bl	8001676 <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800220e:	2100      	movs	r1, #0
 8002210:	4832      	ldr	r0, [pc, #200]	; (80022dc <BNO080_GPIO_SPI_Initialization+0x168>)
 8002212:	f7ff fef5 	bl	8002000 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 8002216:	f44f 7100 	mov.w	r1, #512	; 0x200
 800221a:	4831      	ldr	r0, [pc, #196]	; (80022e0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 800221c:	f7ff ff6b 	bl	80020f6 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 8002220:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002224:	482c      	ldr	r0, [pc, #176]	; (80022d8 <BNO080_GPIO_SPI_Initialization+0x164>)
 8002226:	f7ff ff66 	bl	80020f6 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 800222a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800222e:	482d      	ldr	r0, [pc, #180]	; (80022e4 <BNO080_GPIO_SPI_Initialization+0x170>)
 8002230:	f7ff ff61 	bl	80020f6 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 8002234:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002238:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800223a:	2301      	movs	r3, #1
 800223c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800223e:	2303      	movs	r3, #3
 8002240:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 800224a:	463b      	mov	r3, r7
 800224c:	4619      	mov	r1, r3
 800224e:	4822      	ldr	r0, [pc, #136]	; (80022d8 <BNO080_GPIO_SPI_Initialization+0x164>)
 8002250:	f7ff f837 	bl	80012c2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8002254:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002258:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800225a:	2301      	movs	r3, #1
 800225c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800225e:	2303      	movs	r3, #3
 8002260:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002266:	2300      	movs	r3, #0
 8002268:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 800226a:	463b      	mov	r3, r7
 800226c:	4619      	mov	r1, r3
 800226e:	481c      	ldr	r0, [pc, #112]	; (80022e0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8002270:	f7ff f827 	bl	80012c2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8002274:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002278:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800227a:	2301      	movs	r3, #1
 800227c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800227e:	2303      	movs	r3, #3
 8002280:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 800228a:	463b      	mov	r3, r7
 800228c:	4619      	mov	r1, r3
 800228e:	4815      	ldr	r0, [pc, #84]	; (80022e4 <BNO080_GPIO_SPI_Initialization+0x170>)
 8002290:	f7ff f817 	bl	80012c2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8002294:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002298:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800229a:	2300      	movs	r3, #0
 800229c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800229e:	2301      	movs	r3, #1
 80022a0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 80022a2:	463b      	mov	r3, r7
 80022a4:	4619      	mov	r1, r3
 80022a6:	480e      	ldr	r0, [pc, #56]	; (80022e0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80022a8:	f7ff f80b 	bl	80012c2 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 80022ac:	480b      	ldr	r0, [pc, #44]	; (80022dc <BNO080_GPIO_SPI_Initialization+0x168>)
 80022ae:	f7ff fe97 	bl	8001fe0 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 80022b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022b6:	4808      	ldr	r0, [pc, #32]	; (80022d8 <BNO080_GPIO_SPI_Initialization+0x164>)
 80022b8:	f7ff ff0f 	bl	80020da <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 80022bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022c0:	4808      	ldr	r0, [pc, #32]	; (80022e4 <BNO080_GPIO_SPI_Initialization+0x170>)
 80022c2:	f7ff ff0a 	bl	80020da <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 80022c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022ca:	4805      	ldr	r0, [pc, #20]	; (80022e0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80022cc:	f7ff ff05 	bl	80020da <LL_GPIO_SetOutputPin>
}
 80022d0:	bf00      	nop
 80022d2:	3740      	adds	r7, #64	; 0x40
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40020400 	.word	0x40020400
 80022dc:	40003800 	.word	0x40003800
 80022e0:	40020800 	.word	0x40020800
 80022e4:	40020000 	.word	0x40020000

080022e8 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80022ee:	f7ff ff41 	bl	8002174 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80022f2:	482e      	ldr	r0, [pc, #184]	; (80023ac <BNO080_Initialization+0xc4>)
 80022f4:	f002 fa3c 	bl	8004770 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80022f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022fc:	482c      	ldr	r0, [pc, #176]	; (80023b0 <BNO080_Initialization+0xc8>)
 80022fe:	f7ff feec 	bl	80020da <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 8002302:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002306:	482b      	ldr	r0, [pc, #172]	; (80023b4 <BNO080_Initialization+0xcc>)
 8002308:	f7ff fee7 	bl	80020da <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 800230c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002310:	4829      	ldr	r0, [pc, #164]	; (80023b8 <BNO080_Initialization+0xd0>)
 8002312:	f7ff fef0 	bl	80020f6 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 8002316:	20c8      	movs	r0, #200	; 0xc8
 8002318:	f7fe f99e 	bl	8000658 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 800231c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002320:	4825      	ldr	r0, [pc, #148]	; (80023b8 <BNO080_Initialization+0xd0>)
 8002322:	f7ff feda 	bl	80020da <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 8002326:	f000 f8d7 	bl	80024d8 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 800232a:	f000 f8d5 	bl	80024d8 <BNO080_waitForSPI>
	BNO080_receivePacket();
 800232e:	f000 f8f7 	bl	8002520 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 8002332:	f000 f8d1 	bl	80024d8 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8002336:	f000 f8f3 	bl	8002520 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 800233a:	4b20      	ldr	r3, [pc, #128]	; (80023bc <BNO080_Initialization+0xd4>)
 800233c:	22f9      	movs	r2, #249	; 0xf9
 800233e:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8002340:	4b1e      	ldr	r3, [pc, #120]	; (80023bc <BNO080_Initialization+0xd4>)
 8002342:	2200      	movs	r2, #0
 8002344:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8002346:	2102      	movs	r1, #2
 8002348:	2002      	movs	r0, #2
 800234a:	f000 f959 	bl	8002600 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 800234e:	f000 f8c3 	bl	80024d8 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8002352:	f000 f8e5 	bl	8002520 <BNO080_receivePacket>
 8002356:	4603      	mov	r3, r0
 8002358:	2b01      	cmp	r3, #1
 800235a:	d11b      	bne.n	8002394 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 800235c:	4b18      	ldr	r3, [pc, #96]	; (80023c0 <BNO080_Initialization+0xd8>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	4619      	mov	r1, r3
 8002362:	4b17      	ldr	r3, [pc, #92]	; (80023c0 <BNO080_Initialization+0xd8>)
 8002364:	785b      	ldrb	r3, [r3, #1]
 8002366:	461a      	mov	r2, r3
 8002368:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <BNO080_Initialization+0xd8>)
 800236a:	789b      	ldrb	r3, [r3, #2]
 800236c:	4618      	mov	r0, r3
 800236e:	4b14      	ldr	r3, [pc, #80]	; (80023c0 <BNO080_Initialization+0xd8>)
 8002370:	78db      	ldrb	r3, [r3, #3]
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	4603      	mov	r3, r0
 8002376:	4813      	ldr	r0, [pc, #76]	; (80023c4 <BNO080_Initialization+0xdc>)
 8002378:	f002 f9fa 	bl	8004770 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 800237c:	4b0f      	ldr	r3, [pc, #60]	; (80023bc <BNO080_Initialization+0xd4>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2bf8      	cmp	r3, #248	; 0xf8
 8002382:	d107      	bne.n	8002394 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8002384:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <BNO080_Initialization+0xd4>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	4619      	mov	r1, r3
 800238a:	480f      	ldr	r0, [pc, #60]	; (80023c8 <BNO080_Initialization+0xe0>)
 800238c:	f002 f9f0 	bl	8004770 <iprintf>
			return (0);
 8002390:	2300      	movs	r3, #0
 8002392:	e007      	b.n	80023a4 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8002394:	4b09      	ldr	r3, [pc, #36]	; (80023bc <BNO080_Initialization+0xd4>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	22f8      	movs	r2, #248	; 0xf8
 800239a:	4619      	mov	r1, r3
 800239c:	480b      	ldr	r0, [pc, #44]	; (80023cc <BNO080_Initialization+0xe4>)
 800239e:	f002 f9e7 	bl	8004770 <iprintf>
	return (1); //Something went wrong
 80023a2:	2301      	movs	r3, #1
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	08005790 	.word	0x08005790
 80023b0:	40020400 	.word	0x40020400
 80023b4:	40020000 	.word	0x40020000
 80023b8:	40020800 	.word	0x40020800
 80023bc:	20000094 	.word	0x20000094
 80023c0:	20000090 	.word	0x20000090
 80023c4:	080057a4 	.word	0x080057a4
 80023c8:	080057bc 	.word	0x080057bc
 80023cc:	080057dc 	.word	0x080057dc

080023d0 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80023da:	bf00      	nop
 80023dc:	480c      	ldr	r0, [pc, #48]	; (8002410 <SPI2_SendByte+0x40>)
 80023de:	f7ff fe35 	bl	800204c <LL_SPI_IsActiveFlag_TXE>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d0f9      	beq.n	80023dc <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	4619      	mov	r1, r3
 80023ec:	4808      	ldr	r0, [pc, #32]	; (8002410 <SPI2_SendByte+0x40>)
 80023ee:	f7ff fe4d 	bl	800208c <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80023f2:	bf00      	nop
 80023f4:	4806      	ldr	r0, [pc, #24]	; (8002410 <SPI2_SendByte+0x40>)
 80023f6:	f7ff fe16 	bl	8002026 <LL_SPI_IsActiveFlag_RXNE>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f9      	beq.n	80023f4 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 8002400:	4803      	ldr	r0, [pc, #12]	; (8002410 <SPI2_SendByte+0x40>)
 8002402:	f7ff fe36 	bl	8002072 <LL_SPI_ReceiveData8>
 8002406:	4603      	mov	r3, r0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40003800 	.word	0x40003800

08002414 <BNO080_enableRotationVector>:
	return fixedPointValue * powf(2, qPoint * -1);
}

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 800241e:	88fb      	ldrh	r3, [r7, #6]
 8002420:	2200      	movs	r2, #0
 8002422:	4619      	mov	r1, r3
 8002424:	2005      	movs	r0, #5
 8002426:	f000 f805 	bl	8002434 <BNO080_setFeatureCommand>
}
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8002442:	4b24      	ldr	r3, [pc, #144]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 8002444:	22fd      	movs	r2, #253	; 0xfd
 8002446:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8002448:	4a22      	ldr	r2, [pc, #136]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 800244e:	4b21      	ldr	r3, [pc, #132]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 8002450:	2200      	movs	r2, #0
 8002452:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8002454:	4b1f      	ldr	r3, [pc, #124]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 8002456:	2200      	movs	r2, #0
 8002458:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 800245a:	4b1e      	ldr	r3, [pc, #120]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 800245c:	2200      	movs	r2, #0
 800245e:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	b2da      	uxtb	r2, r3
 8002464:	4b1b      	ldr	r3, [pc, #108]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 8002466:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	0a1b      	lsrs	r3, r3, #8
 800246c:	b2da      	uxtb	r2, r3
 800246e:	4b19      	ldr	r3, [pc, #100]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 8002470:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	0c1b      	lsrs	r3, r3, #16
 8002476:	b2da      	uxtb	r2, r3
 8002478:	4b16      	ldr	r3, [pc, #88]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 800247a:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	0e1b      	lsrs	r3, r3, #24
 8002480:	b2da      	uxtb	r2, r3
 8002482:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 8002484:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8002486:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 8002488:	2200      	movs	r2, #0
 800248a:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 800248c:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 800248e:	2200      	movs	r2, #0
 8002490:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8002492:	4b10      	ldr	r3, [pc, #64]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 8002494:	2200      	movs	r2, #0
 8002496:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8002498:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 800249a:	2200      	movs	r2, #0
 800249c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 80024a4:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	0a1b      	lsrs	r3, r3, #8
 80024aa:	b2da      	uxtb	r2, r3
 80024ac:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 80024ae:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	0c1b      	lsrs	r3, r3, #16
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 80024b8:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	0e1b      	lsrs	r3, r3, #24
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <BNO080_setFeatureCommand+0xa0>)
 80024c2:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 80024c4:	2111      	movs	r1, #17
 80024c6:	2002      	movs	r0, #2
 80024c8:	f000 f89a 	bl	8002600 <BNO080_sendPacket>
}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20000094 	.word	0x20000094

080024d8 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
 80024e2:	e00c      	b.n	80024fe <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 80024e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024e8:	480b      	ldr	r0, [pc, #44]	; (8002518 <BNO080_waitForSPI+0x40>)
 80024ea:	f7ff fde1 	bl	80020b0 <LL_GPIO_IsInputPinSet>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 80024f4:	2301      	movs	r3, #1
 80024f6:	e00a      	b.n	800250e <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3301      	adds	r3, #1
 80024fc:	607b      	str	r3, [r7, #4]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002504:	d1ee      	bne.n	80024e4 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 8002506:	4805      	ldr	r0, [pc, #20]	; (800251c <BNO080_waitForSPI+0x44>)
 8002508:	f002 f9b8 	bl	800487c <puts>
	return (0);
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40020800 	.word	0x40020800
 800251c:	08005828 	.word	0x08005828

08002520 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8002526:	f44f 7180 	mov.w	r1, #256	; 0x100
 800252a:	4831      	ldr	r0, [pc, #196]	; (80025f0 <BNO080_receivePacket+0xd0>)
 800252c:	f7ff fdc0 	bl	80020b0 <LL_GPIO_IsInputPinSet>
 8002530:	4603      	mov	r3, r0
 8002532:	2b01      	cmp	r3, #1
 8002534:	d101      	bne.n	800253a <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8002536:	2300      	movs	r3, #0
 8002538:	e056      	b.n	80025e8 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 800253a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800253e:	482d      	ldr	r0, [pc, #180]	; (80025f4 <BNO080_receivePacket+0xd4>)
 8002540:	f7ff fdd9 	bl	80020f6 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8002544:	2000      	movs	r0, #0
 8002546:	f7ff ff43 	bl	80023d0 <SPI2_SendByte>
 800254a:	4603      	mov	r3, r0
 800254c:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 800254e:	2000      	movs	r0, #0
 8002550:	f7ff ff3e 	bl	80023d0 <SPI2_SendByte>
 8002554:	4603      	mov	r3, r0
 8002556:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8002558:	2000      	movs	r0, #0
 800255a:	f7ff ff39 	bl	80023d0 <SPI2_SendByte>
 800255e:	4603      	mov	r3, r0
 8002560:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8002562:	2000      	movs	r0, #0
 8002564:	f7ff ff34 	bl	80023d0 <SPI2_SendByte>
 8002568:	4603      	mov	r3, r0
 800256a:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 800256c:	4a22      	ldr	r2, [pc, #136]	; (80025f8 <BNO080_receivePacket+0xd8>)
 800256e:	7b7b      	ldrb	r3, [r7, #13]
 8002570:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8002572:	4a21      	ldr	r2, [pc, #132]	; (80025f8 <BNO080_receivePacket+0xd8>)
 8002574:	7b3b      	ldrb	r3, [r7, #12]
 8002576:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8002578:	4a1f      	ldr	r2, [pc, #124]	; (80025f8 <BNO080_receivePacket+0xd8>)
 800257a:	7afb      	ldrb	r3, [r7, #11]
 800257c:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 800257e:	4a1e      	ldr	r2, [pc, #120]	; (80025f8 <BNO080_receivePacket+0xd8>)
 8002580:	7abb      	ldrb	r3, [r7, #10]
 8002582:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8002584:	7b3b      	ldrb	r3, [r7, #12]
 8002586:	021b      	lsls	r3, r3, #8
 8002588:	b21a      	sxth	r2, r3
 800258a:	7b7b      	ldrb	r3, [r7, #13]
 800258c:	b21b      	sxth	r3, r3
 800258e:	4313      	orrs	r3, r2
 8002590:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8002592:	893b      	ldrh	r3, [r7, #8]
 8002594:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002598:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800259a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 80025a2:	2300      	movs	r3, #0
 80025a4:	e020      	b.n	80025e8 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 80025a6:	893b      	ldrh	r3, [r7, #8]
 80025a8:	3b04      	subs	r3, #4
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 80025ae:	2300      	movs	r3, #0
 80025b0:	81fb      	strh	r3, [r7, #14]
 80025b2:	e00e      	b.n	80025d2 <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 80025b4:	20ff      	movs	r0, #255	; 0xff
 80025b6:	f7ff ff0b 	bl	80023d0 <SPI2_SendByte>
 80025ba:	4603      	mov	r3, r0
 80025bc:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 80025be:	89fb      	ldrh	r3, [r7, #14]
 80025c0:	2b7f      	cmp	r3, #127	; 0x7f
 80025c2:	d803      	bhi.n	80025cc <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 80025c4:	89fb      	ldrh	r3, [r7, #14]
 80025c6:	490d      	ldr	r1, [pc, #52]	; (80025fc <BNO080_receivePacket+0xdc>)
 80025c8:	79fa      	ldrb	r2, [r7, #7]
 80025ca:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 80025cc:	89fb      	ldrh	r3, [r7, #14]
 80025ce:	3301      	adds	r3, #1
 80025d0:	81fb      	strh	r3, [r7, #14]
 80025d2:	89fa      	ldrh	r2, [r7, #14]
 80025d4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80025d8:	429a      	cmp	r2, r3
 80025da:	dbeb      	blt.n	80025b4 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 80025dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025e0:	4804      	ldr	r0, [pc, #16]	; (80025f4 <BNO080_receivePacket+0xd4>)
 80025e2:	f7ff fd7a 	bl	80020da <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 80025e6:	2301      	movs	r3, #1
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40020800 	.word	0x40020800
 80025f4:	40020400 	.word	0x40020400
 80025f8:	20000090 	.word	0x20000090
 80025fc:	20000094 	.word	0x20000094

08002600 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	460a      	mov	r2, r1
 800260a:	71fb      	strb	r3, [r7, #7]
 800260c:	4613      	mov	r3, r2
 800260e:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8002610:	79bb      	ldrb	r3, [r7, #6]
 8002612:	3304      	adds	r3, #4
 8002614:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 8002616:	f7ff ff5f 	bl	80024d8 <BNO080_waitForSPI>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8002620:	2300      	movs	r3, #0
 8002622:	e032      	b.n	800268a <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 8002624:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002628:	481a      	ldr	r0, [pc, #104]	; (8002694 <BNO080_sendPacket+0x94>)
 800262a:	f7ff fd64 	bl	80020f6 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 800262e:	7bbb      	ldrb	r3, [r7, #14]
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff fecd 	bl	80023d0 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8002636:	7bbb      	ldrb	r3, [r7, #14]
 8002638:	121b      	asrs	r3, r3, #8
 800263a:	b2db      	uxtb	r3, r3
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff fec7 	bl	80023d0 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8002642:	79fb      	ldrb	r3, [r7, #7]
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fec3 	bl	80023d0 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	4a12      	ldr	r2, [pc, #72]	; (8002698 <BNO080_sendPacket+0x98>)
 800264e:	5cd2      	ldrb	r2, [r2, r3]
 8002650:	1c51      	adds	r1, r2, #1
 8002652:	b2c8      	uxtb	r0, r1
 8002654:	4910      	ldr	r1, [pc, #64]	; (8002698 <BNO080_sendPacket+0x98>)
 8002656:	54c8      	strb	r0, [r1, r3]
 8002658:	4610      	mov	r0, r2
 800265a:	f7ff feb9 	bl	80023d0 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 800265e:	2300      	movs	r3, #0
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	e008      	b.n	8002676 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	4a0d      	ldr	r2, [pc, #52]	; (800269c <BNO080_sendPacket+0x9c>)
 8002668:	5cd3      	ldrb	r3, [r2, r3]
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff feb0 	bl	80023d0 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8002670:	7bfb      	ldrb	r3, [r7, #15]
 8002672:	3301      	adds	r3, #1
 8002674:	73fb      	strb	r3, [r7, #15]
 8002676:	7bfa      	ldrb	r2, [r7, #15]
 8002678:	79bb      	ldrb	r3, [r7, #6]
 800267a:	429a      	cmp	r2, r3
 800267c:	d3f2      	bcc.n	8002664 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 800267e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002682:	4804      	ldr	r0, [pc, #16]	; (8002694 <BNO080_sendPacket+0x94>)
 8002684:	f7ff fd29 	bl	80020da <LL_GPIO_SetOutputPin>

	return (1);
 8002688:	2301      	movs	r3, #1
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40020400 	.word	0x40020400
 8002698:	20000114 	.word	0x20000114
 800269c:	20000094 	.word	0x20000094

080026a0 <iBus_Check_CHKSUM>:
#include "FS-iA6B.h"

FSiA6B_iBus iBus;

unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	70fb      	strb	r3, [r7, #3]
	unsigned short chksum = 0xffff;
 80026ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026b0:	81fb      	strh	r3, [r7, #14]

	for(int i=0;i<len-2;i++)
 80026b2:	2300      	movs	r3, #0
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	e00a      	b.n	80026ce <iBus_Check_CHKSUM+0x2e>
	{
		chksum = chksum - data[i];
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	89fa      	ldrh	r2, [r7, #14]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	81fb      	strh	r3, [r7, #14]
	for(int i=0;i<len-2;i++)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	3301      	adds	r3, #1
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	78fb      	ldrb	r3, [r7, #3]
 80026d0:	3b02      	subs	r3, #2
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	dbef      	blt.n	80026b8 <iBus_Check_CHKSUM+0x18>
	}

	return ((chksum&0x00ff)==data[30]) && ((chksum>>8)==data[31]);
 80026d8:	89fb      	ldrh	r3, [r7, #14]
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	321e      	adds	r2, #30
 80026e0:	7812      	ldrb	r2, [r2, #0]
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d10a      	bne.n	80026fc <iBus_Check_CHKSUM+0x5c>
 80026e6:	89fb      	ldrh	r3, [r7, #14]
 80026e8:	0a1b      	lsrs	r3, r3, #8
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	331f      	adds	r3, #31
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d101      	bne.n	80026fc <iBus_Check_CHKSUM+0x5c>
 80026f8:	2301      	movs	r3, #1
 80026fa:	e000      	b.n	80026fe <iBus_Check_CHKSUM+0x5e>
 80026fc:	2300      	movs	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
}
 8002700:	4618      	mov	r0, r3
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <iBus_Parsing>:

void iBus_Parsing(unsigned char* data, FSiA6B_iBus* iBus)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3]<<8) & 0x0fff;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3302      	adds	r3, #2
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	b21a      	sxth	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	3303      	adds	r3, #3
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	021b      	lsls	r3, r3, #8
 8002726:	b21b      	sxth	r3, r3
 8002728:	4313      	orrs	r3, r2
 800272a:	b21b      	sxth	r3, r3
 800272c:	b29b      	uxth	r3, r3
 800272e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002732:	b29a      	uxth	r2, r3
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5]<<8) & 0x0fff;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3304      	adds	r3, #4
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	b21a      	sxth	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3305      	adds	r3, #5
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	b21b      	sxth	r3, r3
 800274a:	4313      	orrs	r3, r2
 800274c:	b21b      	sxth	r3, r3
 800274e:	b29b      	uxth	r3, r3
 8002750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002754:	b29a      	uxth	r2, r3
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7]<<8) & 0x0fff;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	3306      	adds	r3, #6
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	b21a      	sxth	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	3307      	adds	r3, #7
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	021b      	lsls	r3, r3, #8
 800276a:	b21b      	sxth	r3, r3
 800276c:	4313      	orrs	r3, r2
 800276e:	b21b      	sxth	r3, r3
 8002770:	b29b      	uxth	r3, r3
 8002772:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002776:	b29a      	uxth	r2, r3
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	809a      	strh	r2, [r3, #4]
	iBus->LH = (data[8] | data[9]<<8) & 0x0fff;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3308      	adds	r3, #8
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	b21a      	sxth	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3309      	adds	r3, #9
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	021b      	lsls	r3, r3, #8
 800278c:	b21b      	sxth	r3, r3
 800278e:	4313      	orrs	r3, r2
 8002790:	b21b      	sxth	r3, r3
 8002792:	b29b      	uxth	r3, r3
 8002794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002798:	b29a      	uxth	r2, r3
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	80da      	strh	r2, [r3, #6]
	iBus->SwA = (data[10] | data[11]<<8) & 0x0fff;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	330a      	adds	r3, #10
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	b21a      	sxth	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	330b      	adds	r3, #11
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	021b      	lsls	r3, r3, #8
 80027ae:	b21b      	sxth	r3, r3
 80027b0:	4313      	orrs	r3, r2
 80027b2:	b21b      	sxth	r3, r3
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	811a      	strh	r2, [r3, #8]
	iBus->SwC = (data[12] | data[13]<<8) & 0x0fff;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	330c      	adds	r3, #12
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	330d      	adds	r3, #13
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	021b      	lsls	r3, r3, #8
 80027d0:	b21b      	sxth	r3, r3
 80027d2:	4313      	orrs	r3, r2
 80027d4:	b21b      	sxth	r3, r3
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027dc:	b29a      	uxth	r2, r3
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	819a      	strh	r2, [r3, #12]
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <LL_SPI_Enable>:
{
 80027ee:	b480      	push	{r7}
 80027f0:	b083      	sub	sp, #12
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	601a      	str	r2, [r3, #0]
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <LL_SPI_SetStandard>:
{
 800280e:	b480      	push	{r7}
 8002810:	b083      	sub	sp, #12
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f023 0210 	bic.w	r2, r3, #16
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	605a      	str	r2, [r3, #4]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <LL_SPI_IsActiveFlag_RXNE>:
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002848:	2301      	movs	r3, #1
 800284a:	e000      	b.n	800284e <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <LL_SPI_IsActiveFlag_TXE>:
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b02      	cmp	r3, #2
 800286c:	d101      	bne.n	8002872 <LL_SPI_IsActiveFlag_TXE+0x18>
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <LL_SPI_ReceiveData8>:
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	b2db      	uxtb	r3, r3
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <LL_SPI_TransmitData8>:
{
 800289a:	b480      	push	{r7}
 800289c:	b085      	sub	sp, #20
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
 80028a2:	460b      	mov	r3, r1
 80028a4:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	330c      	adds	r3, #12
 80028aa:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	78fa      	ldrb	r2, [r7, #3]
 80028b0:	701a      	strb	r2, [r3, #0]
}
 80028b2:	bf00      	nop
 80028b4:	3714      	adds	r7, #20
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr

080028be <LL_GPIO_SetOutputPin>:
{
 80028be:	b480      	push	{r7}
 80028c0:	b083      	sub	sp, #12
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
 80028c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	619a      	str	r2, [r3, #24]
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <LL_GPIO_ResetOutputPin>:
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
 80028e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	041a      	lsls	r2, r3, #16
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	619a      	str	r2, [r3, #24]
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_AHB1_GRP1_EnableClock>:
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002900:	4b08      	ldr	r3, [pc, #32]	; (8002924 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002904:	4907      	ldr	r1, [pc, #28]	; (8002924 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4313      	orrs	r3, r2
 800290a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800290c:	4b05      	ldr	r3, [pc, #20]	; (8002924 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800290e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4013      	ands	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002916:	68fb      	ldr	r3, [r7, #12]
}
 8002918:	bf00      	nop
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	40023800 	.word	0x40023800

08002928 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002930:	4b08      	ldr	r3, [pc, #32]	; (8002954 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002932:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002934:	4907      	ldr	r1, [pc, #28]	; (8002954 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4313      	orrs	r3, r2
 800293a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800293c:	4b05      	ldr	r3, [pc, #20]	; (8002954 <LL_APB2_GRP1_EnableClock+0x2c>)
 800293e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4013      	ands	r3, r2
 8002944:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002946:	68fb      	ldr	r3, [r7, #12]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	40023800 	.word	0x40023800

08002958 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b090      	sub	sp, #64	; 0x40
 800295c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800295e:	f107 0318 	add.w	r3, r7, #24
 8002962:	2228      	movs	r2, #40	; 0x28
 8002964:	2100      	movs	r1, #0
 8002966:	4618      	mov	r0, r3
 8002968:	f001 fefa 	bl	8004760 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800296c:	463b      	mov	r3, r7
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	605a      	str	r2, [r3, #4]
 8002974:	609a      	str	r2, [r3, #8]
 8002976:	60da      	str	r2, [r3, #12]
 8002978:	611a      	str	r2, [r3, #16]
 800297a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800297c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002980:	f7ff ffd2 	bl	8002928 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002984:	2001      	movs	r0, #1
 8002986:	f7ff ffb7 	bl	80028f8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800298a:	2004      	movs	r0, #4
 800298c:	f7ff ffb4 	bl	80028f8 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002990:	23e0      	movs	r3, #224	; 0xe0
 8002992:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002994:	2302      	movs	r3, #2
 8002996:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002998:	2303      	movs	r3, #3
 800299a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800299c:	2300      	movs	r3, #0
 800299e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80029a0:	2300      	movs	r3, #0
 80029a2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80029a4:	2305      	movs	r3, #5
 80029a6:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a8:	463b      	mov	r3, r7
 80029aa:	4619      	mov	r1, r3
 80029ac:	4825      	ldr	r0, [pc, #148]	; (8002a44 <ICM20602_GPIO_SPI_Initialization+0xec>)
 80029ae:	f7fe fc88 	bl	80012c2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80029b6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80029ba:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80029bc:	2300      	movs	r3, #0
 80029be:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80029c0:	2302      	movs	r3, #2
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80029c4:	2301      	movs	r3, #1
 80029c6:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80029c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 80029ce:	2310      	movs	r3, #16
 80029d0:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80029d2:	2300      	movs	r3, #0
 80029d4:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80029d6:	2300      	movs	r3, #0
 80029d8:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80029da:	230a      	movs	r3, #10
 80029dc:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 80029de:	f107 0318 	add.w	r3, r7, #24
 80029e2:	4619      	mov	r1, r3
 80029e4:	4818      	ldr	r0, [pc, #96]	; (8002a48 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80029e6:	f7fe fe46 	bl	8001676 <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80029ea:	2100      	movs	r1, #0
 80029ec:	4816      	ldr	r0, [pc, #88]	; (8002a48 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80029ee:	f7ff ff0e 	bl	800280e <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 80029f2:	2110      	movs	r1, #16
 80029f4:	4815      	ldr	r0, [pc, #84]	; (8002a4c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80029f6:	f7ff ff70 	bl	80028da <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 80029fa:	2310      	movs	r3, #16
 80029fc:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80029fe:	2301      	movs	r3, #1
 8002a00:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a02:	2303      	movs	r3, #3
 8002a04:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 8002a0e:	463b      	mov	r3, r7
 8002a10:	4619      	mov	r1, r3
 8002a12:	480e      	ldr	r0, [pc, #56]	; (8002a4c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002a14:	f7fe fc55 	bl	80012c2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 8002a18:	2320      	movs	r3, #32
 8002a1a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002a20:	2301      	movs	r3, #1
 8002a22:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8002a24:	463b      	mov	r3, r7
 8002a26:	4619      	mov	r1, r3
 8002a28:	4808      	ldr	r0, [pc, #32]	; (8002a4c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002a2a:	f7fe fc4a 	bl	80012c2 <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 8002a2e:	4806      	ldr	r0, [pc, #24]	; (8002a48 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8002a30:	f7ff fedd 	bl	80027ee <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8002a34:	2110      	movs	r1, #16
 8002a36:	4805      	ldr	r0, [pc, #20]	; (8002a4c <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002a38:	f7ff ff41 	bl	80028be <LL_GPIO_SetOutputPin>
}
 8002a3c:	bf00      	nop
 8002a3e:	3740      	adds	r7, #64	; 0x40
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40020000 	.word	0x40020000
 8002a48:	40013000 	.word	0x40013000
 8002a4c:	40020800 	.word	0x40020800

08002a50 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	4603      	mov	r3, r0
 8002a58:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 8002a5a:	bf00      	nop
 8002a5c:	480c      	ldr	r0, [pc, #48]	; (8002a90 <SPI1_SendByte+0x40>)
 8002a5e:	f7ff fefc 	bl	800285a <LL_SPI_IsActiveFlag_TXE>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d0f9      	beq.n	8002a5c <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4808      	ldr	r0, [pc, #32]	; (8002a90 <SPI1_SendByte+0x40>)
 8002a6e:	f7ff ff14 	bl	800289a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8002a72:	bf00      	nop
 8002a74:	4806      	ldr	r0, [pc, #24]	; (8002a90 <SPI1_SendByte+0x40>)
 8002a76:	f7ff fedd 	bl	8002834 <LL_SPI_IsActiveFlag_RXNE>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0f9      	beq.n	8002a74 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8002a80:	4803      	ldr	r0, [pc, #12]	; (8002a90 <SPI1_SendByte+0x40>)
 8002a82:	f7ff fefd 	bl	8002880 <LL_SPI_ReceiveData8>
 8002a86:	4603      	mov	r3, r0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40013000 	.word	0x40013000

08002a94 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 8002a9e:	2110      	movs	r1, #16
 8002aa0:	480b      	ldr	r0, [pc, #44]	; (8002ad0 <ICM20602_Readbyte+0x3c>)
 8002aa2:	f7ff ff1a 	bl	80028da <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff ffce 	bl	8002a50 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	f7ff ffcb 	bl	8002a50 <SPI1_SendByte>
 8002aba:	4603      	mov	r3, r0
 8002abc:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 8002abe:	2110      	movs	r1, #16
 8002ac0:	4803      	ldr	r0, [pc, #12]	; (8002ad0 <ICM20602_Readbyte+0x3c>)
 8002ac2:	f7ff fefc 	bl	80028be <LL_GPIO_SetOutputPin>
	
	return val;
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3710      	adds	r7, #16
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40020800 	.word	0x40020800

08002ad4 <ICM20602_Writebyte>:
	}
	CHIP_DESELECT(ICM20602);
}

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	4603      	mov	r3, r0
 8002adc:	460a      	mov	r2, r1
 8002ade:	71fb      	strb	r3, [r7, #7]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8002ae4:	2110      	movs	r1, #16
 8002ae6:	480b      	ldr	r0, [pc, #44]	; (8002b14 <ICM20602_Writebyte+0x40>)
 8002ae8:	f7ff fef7 	bl	80028da <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff ffab 	bl	8002a50 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8002afa:	79bb      	ldrb	r3, [r7, #6]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff ffa7 	bl	8002a50 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8002b02:	2110      	movs	r1, #16
 8002b04:	4803      	ldr	r0, [pc, #12]	; (8002b14 <ICM20602_Writebyte+0x40>)
 8002b06:	f7ff feda 	bl	80028be <LL_GPIO_SetOutputPin>
}
 8002b0a:	bf00      	nop
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	40020800 	.word	0x40020800

08002b18 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8002b22:	f107 0308 	add.w	r3, r7, #8
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]
 8002b2a:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8002b2c:	463b      	mov	r3, r7
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8002b34:	f7ff ff10 	bl	8002958 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8002b38:	4833      	ldr	r0, [pc, #204]	; (8002c08 <ICM20602_Initialization+0xf0>)
 8002b3a:	f001 fe19 	bl	8004770 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 8002b3e:	2075      	movs	r0, #117	; 0x75
 8002b40:	f7ff ffa8 	bl	8002a94 <ICM20602_Readbyte>
 8002b44:	4603      	mov	r3, r0
 8002b46:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8002b48:	7bfb      	ldrb	r3, [r7, #15]
 8002b4a:	2b12      	cmp	r3, #18
 8002b4c:	d105      	bne.n	8002b5a <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 8002b4e:	7bfb      	ldrb	r3, [r7, #15]
 8002b50:	4619      	mov	r1, r3
 8002b52:	482e      	ldr	r0, [pc, #184]	; (8002c0c <ICM20602_Initialization+0xf4>)
 8002b54:	f001 fe0c 	bl	8004770 <iprintf>
 8002b58:	e012      	b.n	8002b80 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
 8002b5c:	2b12      	cmp	r3, #18
 8002b5e:	d00f      	beq.n	8002b80 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8002b60:	2075      	movs	r0, #117	; 0x75
 8002b62:	f7ff ff97 	bl	8002a94 <ICM20602_Readbyte>
 8002b66:	4603      	mov	r3, r0
 8002b68:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	2b12      	cmp	r3, #18
 8002b6e:	d007      	beq.n	8002b80 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
 8002b72:	2212      	movs	r2, #18
 8002b74:	4619      	mov	r1, r3
 8002b76:	4826      	ldr	r0, [pc, #152]	; (8002c10 <ICM20602_Initialization+0xf8>)
 8002b78:	f001 fdfa 	bl	8004770 <iprintf>
			return 1; //ERROR
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e03f      	b.n	8002c00 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8002b80:	2180      	movs	r1, #128	; 0x80
 8002b82:	206b      	movs	r0, #107	; 0x6b
 8002b84:	f7ff ffa6 	bl	8002ad4 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002b88:	2032      	movs	r0, #50	; 0x32
 8002b8a:	f7fd fd65 	bl	8000658 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8002b8e:	2101      	movs	r1, #1
 8002b90:	206b      	movs	r0, #107	; 0x6b
 8002b92:	f7ff ff9f 	bl	8002ad4 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 8002b96:	2032      	movs	r0, #50	; 0x32
 8002b98:	f7fd fd5e 	bl	8000658 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8002b9c:	2138      	movs	r1, #56	; 0x38
 8002b9e:	206c      	movs	r0, #108	; 0x6c
 8002ba0:	f7ff ff98 	bl	8002ad4 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 8002ba4:	2032      	movs	r0, #50	; 0x32
 8002ba6:	f7fd fd57 	bl	8000658 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 8002baa:	2100      	movs	r1, #0
 8002bac:	2019      	movs	r0, #25
 8002bae:	f7ff ff91 	bl	8002ad4 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002bb2:	2032      	movs	r0, #50	; 0x32
 8002bb4:	f7fd fd50 	bl	8000658 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 8002bb8:	2105      	movs	r1, #5
 8002bba:	201a      	movs	r0, #26
 8002bbc:	f7ff ff8a 	bl	8002ad4 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002bc0:	2032      	movs	r0, #50	; 0x32
 8002bc2:	f7fd fd49 	bl	8000658 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 8002bc6:	2118      	movs	r1, #24
 8002bc8:	201b      	movs	r0, #27
 8002bca:	f7ff ff83 	bl	8002ad4 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002bce:	2032      	movs	r0, #50	; 0x32
 8002bd0:	f7fd fd42 	bl	8000658 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8002bd4:	2118      	movs	r1, #24
 8002bd6:	201c      	movs	r0, #28
 8002bd8:	f7ff ff7c 	bl	8002ad4 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002bdc:	2032      	movs	r0, #50	; 0x32
 8002bde:	f7fd fd3b 	bl	8000658 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8002be2:	2103      	movs	r1, #3
 8002be4:	201d      	movs	r0, #29
 8002be6:	f7ff ff75 	bl	8002ad4 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002bea:	2032      	movs	r0, #50	; 0x32
 8002bec:	f7fd fd34 	bl	8000658 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	2038      	movs	r0, #56	; 0x38
 8002bf4:	f7ff ff6e 	bl	8002ad4 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002bf8:	2032      	movs	r0, #50	; 0x32
 8002bfa:	f7fd fd2d 	bl	8000658 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	0800583c 	.word	0x0800583c
 8002c0c:	08005854 	.word	0x08005854
 8002c10:	08005878 	.word	0x08005878

08002c14 <LL_SPI_Enable>:
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	601a      	str	r2, [r3, #0]
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <LL_SPI_SetStandard>:
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f023 0210 	bic.w	r2, r3, #16
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	605a      	str	r2, [r3, #4]
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <LL_SPI_IsActiveFlag_RXNE>:
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <LL_SPI_IsActiveFlag_TXE>:
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d101      	bne.n	8002c98 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <LL_SPI_ReceiveData8>:
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	b2db      	uxtb	r3, r3
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <LL_SPI_TransmitData8>:
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	330c      	adds	r3, #12
 8002cd0:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	78fa      	ldrb	r2, [r7, #3]
 8002cd6:	701a      	strb	r2, [r3, #0]
}
 8002cd8:	bf00      	nop
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <LL_GPIO_SetOutputPin>:
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	619a      	str	r2, [r3, #24]
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <LL_GPIO_ResetOutputPin>:
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	041a      	lsls	r2, r3, #16
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	619a      	str	r2, [r3, #24]
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
	...

08002d20 <LL_AHB1_GRP1_EnableClock>:
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002d28:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002d2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d2c:	4907      	ldr	r1, [pc, #28]	; (8002d4c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002d34:	4b05      	ldr	r3, [pc, #20]	; (8002d4c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002d36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
}
 8002d40:	bf00      	nop
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	40023800 	.word	0x40023800

08002d50 <LL_APB1_GRP1_EnableClock>:
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002d58:	4b08      	ldr	r3, [pc, #32]	; (8002d7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d5c:	4907      	ldr	r1, [pc, #28]	; (8002d7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002d64:	4b05      	ldr	r3, [pc, #20]	; (8002d7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
}
 8002d70:	bf00      	nop
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	40023800 	.word	0x40023800

08002d80 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b090      	sub	sp, #64	; 0x40
 8002d84:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002d86:	f107 0318 	add.w	r3, r7, #24
 8002d8a:	2228      	movs	r2, #40	; 0x28
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f001 fce6 	bl	8004760 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d94:	463b      	mov	r3, r7
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	605a      	str	r2, [r3, #4]
 8002d9c:	609a      	str	r2, [r3, #8]
 8002d9e:	60da      	str	r2, [r3, #12]
 8002da0:	611a      	str	r2, [r3, #16]
 8002da2:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002da4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002da8:	f7ff ffd2 	bl	8002d50 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002dac:	2002      	movs	r0, #2
 8002dae:	f7ff ffb7 	bl	8002d20 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002db2:	2338      	movs	r3, #56	; 0x38
 8002db4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002db6:	2302      	movs	r3, #2
 8002db8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002dc6:	2306      	movs	r3, #6
 8002dc8:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dca:	463b      	mov	r3, r7
 8002dcc:	4619      	mov	r1, r3
 8002dce:	4826      	ldr	r0, [pc, #152]	; (8002e68 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002dd0:	f7fe fa77 	bl	80012c2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002dd8:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002ddc:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002dde:	2300      	movs	r3, #0
 8002de0:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002de2:	2302      	movs	r3, #2
 8002de4:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002de6:	2301      	movs	r3, #1
 8002de8:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002dea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dee:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8002df0:	2308      	movs	r3, #8
 8002df2:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002df4:	2300      	movs	r3, #0
 8002df6:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8002dfc:	230a      	movs	r3, #10
 8002dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 8002e00:	f107 0318 	add.w	r3, r7, #24
 8002e04:	4619      	mov	r1, r3
 8002e06:	4819      	ldr	r0, [pc, #100]	; (8002e6c <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002e08:	f7fe fc35 	bl	8001676 <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	4817      	ldr	r0, [pc, #92]	; (8002e6c <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002e10:	f7ff ff10 	bl	8002c34 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 8002e14:	2140      	movs	r1, #64	; 0x40
 8002e16:	4814      	ldr	r0, [pc, #80]	; (8002e68 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002e18:	f7ff ff72 	bl	8002d00 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 8002e1c:	2340      	movs	r3, #64	; 0x40
 8002e1e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002e20:	2301      	movs	r3, #1
 8002e22:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002e24:	2303      	movs	r3, #3
 8002e26:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 8002e30:	463b      	mov	r3, r7
 8002e32:	4619      	mov	r1, r3
 8002e34:	480c      	ldr	r0, [pc, #48]	; (8002e68 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002e36:	f7fe fa44 	bl	80012c2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 8002e3a:	2380      	movs	r3, #128	; 0x80
 8002e3c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002e42:	2301      	movs	r3, #1
 8002e44:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 8002e46:	463b      	mov	r3, r7
 8002e48:	4619      	mov	r1, r3
 8002e4a:	4807      	ldr	r0, [pc, #28]	; (8002e68 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002e4c:	f7fe fa39 	bl	80012c2 <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8002e50:	4806      	ldr	r0, [pc, #24]	; (8002e6c <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002e52:	f7ff fedf 	bl	8002c14 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 8002e56:	2140      	movs	r1, #64	; 0x40
 8002e58:	4803      	ldr	r0, [pc, #12]	; (8002e68 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002e5a:	f7ff ff43 	bl	8002ce4 <LL_GPIO_SetOutputPin>
}
 8002e5e:	bf00      	nop
 8002e60:	3740      	adds	r7, #64	; 0x40
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40020400 	.word	0x40020400
 8002e6c:	40003c00 	.word	0x40003c00

08002e70 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	4603      	mov	r3, r0
 8002e78:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8002e7a:	bf00      	nop
 8002e7c:	480c      	ldr	r0, [pc, #48]	; (8002eb0 <SPI3_SendByte+0x40>)
 8002e7e:	f7ff feff 	bl	8002c80 <LL_SPI_IsActiveFlag_TXE>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0f9      	beq.n	8002e7c <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4808      	ldr	r0, [pc, #32]	; (8002eb0 <SPI3_SendByte+0x40>)
 8002e8e:	f7ff ff17 	bl	8002cc0 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 8002e92:	bf00      	nop
 8002e94:	4806      	ldr	r0, [pc, #24]	; (8002eb0 <SPI3_SendByte+0x40>)
 8002e96:	f7ff fee0 	bl	8002c5a <LL_SPI_IsActiveFlag_RXNE>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d0f9      	beq.n	8002e94 <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8002ea0:	4803      	ldr	r0, [pc, #12]	; (8002eb0 <SPI3_SendByte+0x40>)
 8002ea2:	f7ff ff00 	bl	8002ca6 <LL_SPI_ReceiveData8>
 8002ea6:	4603      	mov	r3, r0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40003c00 	.word	0x40003c00

08002eb4 <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 8002ebe:	2140      	movs	r1, #64	; 0x40
 8002ec0:	480b      	ldr	r0, [pc, #44]	; (8002ef0 <LPS22HH_Readbyte+0x3c>)
 8002ec2:	f7ff ff1d 	bl	8002d00 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7ff ffce 	bl	8002e70 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	f7ff ffcb 	bl	8002e70 <SPI3_SendByte>
 8002eda:	4603      	mov	r3, r0
 8002edc:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 8002ede:	2140      	movs	r1, #64	; 0x40
 8002ee0:	4803      	ldr	r0, [pc, #12]	; (8002ef0 <LPS22HH_Readbyte+0x3c>)
 8002ee2:	f7ff feff 	bl	8002ce4 <LL_GPIO_SetOutputPin>
	
	return val;
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40020400 	.word	0x40020400

08002ef4 <LPS22HH_Writebyte>:
	}
	CHIP_DESELECT(LPS22HH);
}

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	4603      	mov	r3, r0
 8002efc:	460a      	mov	r2, r1
 8002efe:	71fb      	strb	r3, [r7, #7]
 8002f00:	4613      	mov	r3, r2
 8002f02:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8002f04:	2140      	movs	r1, #64	; 0x40
 8002f06:	480b      	ldr	r0, [pc, #44]	; (8002f34 <LPS22HH_Writebyte+0x40>)
 8002f08:	f7ff fefa 	bl	8002d00 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff ffab 	bl	8002e70 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 8002f1a:	79bb      	ldrb	r3, [r7, #6]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff ffa7 	bl	8002e70 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8002f22:	2140      	movs	r1, #64	; 0x40
 8002f24:	4803      	ldr	r0, [pc, #12]	; (8002f34 <LPS22HH_Writebyte+0x40>)
 8002f26:	f7ff fedd 	bl	8002ce4 <LL_GPIO_SetOutputPin>
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40020400 	.word	0x40020400

08002f38 <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8002f42:	f7ff ff1d 	bl	8002d80 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 8002f46:	4841      	ldr	r0, [pc, #260]	; (800304c <LPS22HH_Initialization+0x114>)
 8002f48:	f001 fc12 	bl	8004770 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8002f4c:	200f      	movs	r0, #15
 8002f4e:	f7ff ffb1 	bl	8002eb4 <LPS22HH_Readbyte>
 8002f52:	4603      	mov	r3, r0
 8002f54:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	2bb3      	cmp	r3, #179	; 0xb3
 8002f5a:	d105      	bne.n	8002f68 <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8002f5c:	79fb      	ldrb	r3, [r7, #7]
 8002f5e:	4619      	mov	r1, r3
 8002f60:	483b      	ldr	r0, [pc, #236]	; (8003050 <LPS22HH_Initialization+0x118>)
 8002f62:	f001 fc05 	bl	8004770 <iprintf>
 8002f66:	e012      	b.n	8002f8e <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 8002f68:	79fb      	ldrb	r3, [r7, #7]
 8002f6a:	2bb3      	cmp	r3, #179	; 0xb3
 8002f6c:	d00f      	beq.n	8002f8e <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8002f6e:	200f      	movs	r0, #15
 8002f70:	f7ff ffa0 	bl	8002eb4 <LPS22HH_Readbyte>
 8002f74:	4603      	mov	r3, r0
 8002f76:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 8002f78:	79fb      	ldrb	r3, [r7, #7]
 8002f7a:	2bb3      	cmp	r3, #179	; 0xb3
 8002f7c:	d007      	beq.n	8002f8e <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	22b3      	movs	r2, #179	; 0xb3
 8002f82:	4619      	mov	r1, r3
 8002f84:	4833      	ldr	r0, [pc, #204]	; (8003054 <LPS22HH_Initialization+0x11c>)
 8002f86:	f001 fbf3 	bl	8004770 <iprintf>
			return 1; //ERROR
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e059      	b.n	8003042 <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 8002f8e:	2104      	movs	r1, #4
 8002f90:	2011      	movs	r0, #17
 8002f92:	f7ff ffaf 	bl	8002ef4 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 8002f96:	2011      	movs	r0, #17
 8002f98:	f7ff ff8c 	bl	8002eb4 <LPS22HH_Readbyte>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1f7      	bne.n	8002f96 <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002fa6:	2010      	movs	r0, #16
 8002fa8:	f7ff ff84 	bl	8002eb4 <LPS22HH_Readbyte>
 8002fac:	4603      	mov	r3, r0
 8002fae:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8002fb0:	79bb      	ldrb	r3, [r7, #6]
 8002fb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fb6:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002fb8:	79bb      	ldrb	r3, [r7, #6]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	2010      	movs	r0, #16
 8002fbe:	f7ff ff99 	bl	8002ef4 <LPS22HH_Writebyte>
	temp_reg = 0;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002fc6:	2010      	movs	r0, #16
 8002fc8:	f7ff ff74 	bl	8002eb4 <LPS22HH_Readbyte>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002fd0:	2010      	movs	r0, #16
 8002fd2:	f7ff ff6f 	bl	8002eb4 <LPS22HH_Readbyte>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 8002fda:	79bb      	ldrb	r3, [r7, #6]
 8002fdc:	f043 030c 	orr.w	r3, r3, #12
 8002fe0:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002fe2:	79bb      	ldrb	r3, [r7, #6]
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	2010      	movs	r0, #16
 8002fe8:	f7ff ff84 	bl	8002ef4 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002fec:	2010      	movs	r0, #16
 8002fee:	f7ff ff61 	bl	8002eb4 <LPS22HH_Readbyte>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002ff6:	79bb      	ldrb	r3, [r7, #6]
 8002ff8:	f043 0302 	orr.w	r3, r3, #2
 8002ffc:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002ffe:	79bb      	ldrb	r3, [r7, #6]
 8003000:	4619      	mov	r1, r3
 8003002:	2010      	movs	r0, #16
 8003004:	f7ff ff76 	bl	8002ef4 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 8003008:	2011      	movs	r0, #17
 800300a:	f7ff ff53 	bl	8002eb4 <LPS22HH_Readbyte>
 800300e:	4603      	mov	r3, r0
 8003010:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8003012:	79bb      	ldrb	r3, [r7, #6]
 8003014:	f043 0302 	orr.w	r3, r3, #2
 8003018:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 800301a:	79bb      	ldrb	r3, [r7, #6]
 800301c:	4619      	mov	r1, r3
 800301e:	2011      	movs	r0, #17
 8003020:	f7ff ff68 	bl	8002ef4 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8003024:	2012      	movs	r0, #18
 8003026:	f7ff ff45 	bl	8002eb4 <LPS22HH_Readbyte>
 800302a:	4603      	mov	r3, r0
 800302c:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 800302e:	79bb      	ldrb	r3, [r7, #6]
 8003030:	f043 0304 	orr.w	r3, r3, #4
 8003034:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 8003036:	79bb      	ldrb	r3, [r7, #6]
 8003038:	4619      	mov	r1, r3
 800303a:	2012      	movs	r0, #18
 800303c:	f7ff ff5a 	bl	8002ef4 <LPS22HH_Writebyte>
	
	return 0; //OK
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	080058a4 	.word	0x080058a4
 8003050:	080058b8 	.word	0x080058b8
 8003054:	080058dc 	.word	0x080058dc

08003058 <__NVIC_GetPriorityGrouping>:
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800305c:	4b04      	ldr	r3, [pc, #16]	; (8003070 <__NVIC_GetPriorityGrouping+0x18>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	0a1b      	lsrs	r3, r3, #8
 8003062:	f003 0307 	and.w	r3, r3, #7
}
 8003066:	4618      	mov	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	e000ed00 	.word	0xe000ed00

08003074 <__NVIC_EnableIRQ>:
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	4603      	mov	r3, r0
 800307c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800307e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003082:	2b00      	cmp	r3, #0
 8003084:	db0b      	blt.n	800309e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003086:	79fb      	ldrb	r3, [r7, #7]
 8003088:	f003 021f 	and.w	r2, r3, #31
 800308c:	4907      	ldr	r1, [pc, #28]	; (80030ac <__NVIC_EnableIRQ+0x38>)
 800308e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003092:	095b      	lsrs	r3, r3, #5
 8003094:	2001      	movs	r0, #1
 8003096:	fa00 f202 	lsl.w	r2, r0, r2
 800309a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	e000e100 	.word	0xe000e100

080030b0 <__NVIC_SetPriority>:
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	4603      	mov	r3, r0
 80030b8:	6039      	str	r1, [r7, #0]
 80030ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	db0a      	blt.n	80030da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	b2da      	uxtb	r2, r3
 80030c8:	490c      	ldr	r1, [pc, #48]	; (80030fc <__NVIC_SetPriority+0x4c>)
 80030ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ce:	0112      	lsls	r2, r2, #4
 80030d0:	b2d2      	uxtb	r2, r2
 80030d2:	440b      	add	r3, r1
 80030d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80030d8:	e00a      	b.n	80030f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	b2da      	uxtb	r2, r3
 80030de:	4908      	ldr	r1, [pc, #32]	; (8003100 <__NVIC_SetPriority+0x50>)
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	f003 030f 	and.w	r3, r3, #15
 80030e6:	3b04      	subs	r3, #4
 80030e8:	0112      	lsls	r2, r2, #4
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	440b      	add	r3, r1
 80030ee:	761a      	strb	r2, [r3, #24]
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	e000e100 	.word	0xe000e100
 8003100:	e000ed00 	.word	0xe000ed00

08003104 <NVIC_EncodePriority>:
{
 8003104:	b480      	push	{r7}
 8003106:	b089      	sub	sp, #36	; 0x24
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f003 0307 	and.w	r3, r3, #7
 8003116:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	f1c3 0307 	rsb	r3, r3, #7
 800311e:	2b04      	cmp	r3, #4
 8003120:	bf28      	it	cs
 8003122:	2304      	movcs	r3, #4
 8003124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	3304      	adds	r3, #4
 800312a:	2b06      	cmp	r3, #6
 800312c:	d902      	bls.n	8003134 <NVIC_EncodePriority+0x30>
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	3b03      	subs	r3, #3
 8003132:	e000      	b.n	8003136 <NVIC_EncodePriority+0x32>
 8003134:	2300      	movs	r3, #0
 8003136:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003138:	f04f 32ff 	mov.w	r2, #4294967295
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43da      	mvns	r2, r3
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	401a      	ands	r2, r3
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800314c:	f04f 31ff 	mov.w	r1, #4294967295
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	fa01 f303 	lsl.w	r3, r1, r3
 8003156:	43d9      	mvns	r1, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800315c:	4313      	orrs	r3, r2
}
 800315e:	4618      	mov	r0, r3
 8003160:	3724      	adds	r7, #36	; 0x24
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <LL_USART_Enable>:
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	60da      	str	r2, [r3, #12]
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	615a      	str	r2, [r3, #20]
}
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031c6:	2b80      	cmp	r3, #128	; 0x80
 80031c8:	bf0c      	ite	eq
 80031ca:	2301      	moveq	r3, #1
 80031cc:	2300      	movne	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	460b      	mov	r3, r1
 80031e6:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80031e8:	78fa      	ldrb	r2, [r7, #3]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	605a      	str	r2, [r3, #4]
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
	...

080031fc <LL_AHB1_GRP1_EnableClock>:
{
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003204:	4b08      	ldr	r3, [pc, #32]	; (8003228 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003206:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003208:	4907      	ldr	r1, [pc, #28]	; (8003228 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4313      	orrs	r3, r2
 800320e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003210:	4b05      	ldr	r3, [pc, #20]	; (8003228 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003212:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4013      	ands	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800321a:	68fb      	ldr	r3, [r7, #12]
}
 800321c:	bf00      	nop
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	40023800 	.word	0x40023800

0800322c <LL_APB1_GRP1_EnableClock>:
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003234:	4b08      	ldr	r3, [pc, #32]	; (8003258 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003236:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003238:	4907      	ldr	r1, [pc, #28]	; (8003258 <LL_APB1_GRP1_EnableClock+0x2c>)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4313      	orrs	r3, r2
 800323e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003240:	4b05      	ldr	r3, [pc, #20]	; (8003258 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003242:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4013      	ands	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800324a:	68fb      	ldr	r3, [r7, #12]
}
 800324c:	bf00      	nop
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	40023800 	.word	0x40023800

0800325c <M8N_TransmitData>:
	0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x31,
	0xBF
};

void M8N_TransmitData(unsigned char* data, unsigned char len)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	460b      	mov	r3, r1
 8003266:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<len;i++)
 8003268:	2300      	movs	r3, #0
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	e011      	b.n	8003292 <M8N_TransmitData+0x36>
	{
		while(!LL_USART_IsActiveFlag_TXE(UART4));
 800326e:	bf00      	nop
 8003270:	480c      	ldr	r0, [pc, #48]	; (80032a4 <M8N_TransmitData+0x48>)
 8003272:	f7ff ffa0 	bl	80031b6 <LL_USART_IsActiveFlag_TXE>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f9      	beq.n	8003270 <M8N_TransmitData+0x14>
		LL_USART_TransmitData8(UART4, *(data+i));
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	4413      	add	r3, r2
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	4619      	mov	r1, r3
 8003286:	4807      	ldr	r0, [pc, #28]	; (80032a4 <M8N_TransmitData+0x48>)
 8003288:	f7ff ffa8 	bl	80031dc <LL_USART_TransmitData8>
	for(int i=0;i<len;i++)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	3301      	adds	r3, #1
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	78fb      	ldrb	r3, [r7, #3]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	429a      	cmp	r2, r3
 8003298:	dbe9      	blt.n	800326e <M8N_TransmitData+0x12>
	}
}
 800329a:	bf00      	nop
 800329c:	bf00      	nop
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40004c00 	.word	0x40004c00

080032a8 <M8N_UART4_Initialization>:

void M8N_UART4_Initialization(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08e      	sub	sp, #56	; 0x38
 80032ac:	af00      	add	r7, sp, #0
	LL_USART_InitTypeDef USART_InitStruct = {0};
 80032ae:	f107 031c 	add.w	r3, r7, #28
 80032b2:	2200      	movs	r2, #0
 80032b4:	601a      	str	r2, [r3, #0]
 80032b6:	605a      	str	r2, [r3, #4]
 80032b8:	609a      	str	r2, [r3, #8]
 80032ba:	60da      	str	r2, [r3, #12]
 80032bc:	611a      	str	r2, [r3, #16]
 80032be:	615a      	str	r2, [r3, #20]
 80032c0:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c2:	1d3b      	adds	r3, r7, #4
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]
 80032c8:	605a      	str	r2, [r3, #4]
 80032ca:	609a      	str	r2, [r3, #8]
 80032cc:	60da      	str	r2, [r3, #12]
 80032ce:	611a      	str	r2, [r3, #16]
 80032d0:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 80032d2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80032d6:	f7ff ffa9 	bl	800322c <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80032da:	2004      	movs	r0, #4
 80032dc:	f7ff ff8e 	bl	80031fc <LL_AHB1_GRP1_EnableClock>
	/**UART4 GPIO Configuration
	PC10   ------> UART4_TX
	PC11   ------> UART4_RX
	*/
	GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 80032e0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80032e4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80032e6:	2302      	movs	r3, #2
 80032e8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80032ea:	2303      	movs	r3, #3
 80032ec:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80032ee:	2300      	movs	r3, #0
 80032f0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80032f2:	2301      	movs	r3, #1
 80032f4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80032f6:	2308      	movs	r3, #8
 80032f8:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032fa:	1d3b      	adds	r3, r7, #4
 80032fc:	4619      	mov	r1, r3
 80032fe:	4819      	ldr	r0, [pc, #100]	; (8003364 <M8N_UART4_Initialization+0xbc>)
 8003300:	f7fd ffdf 	bl	80012c2 <LL_GPIO_Init>

	/* UART4 interrupt Init */
	NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003304:	f7ff fea8 	bl	8003058 <__NVIC_GetPriorityGrouping>
 8003308:	4603      	mov	r3, r0
 800330a:	2200      	movs	r2, #0
 800330c:	2100      	movs	r1, #0
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff fef8 	bl	8003104 <NVIC_EncodePriority>
 8003314:	4603      	mov	r3, r0
 8003316:	4619      	mov	r1, r3
 8003318:	2034      	movs	r0, #52	; 0x34
 800331a:	f7ff fec9 	bl	80030b0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(UART4_IRQn);
 800331e:	2034      	movs	r0, #52	; 0x34
 8003320:	f7ff fea8 	bl	8003074 <__NVIC_EnableIRQ>

	USART_InitStruct.BaudRate = 9600;
 8003324:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003328:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800332a:	2300      	movs	r3, #0
 800332c:	623b      	str	r3, [r7, #32]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800332e:	2300      	movs	r3, #0
 8003330:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003332:	2300      	movs	r3, #0
 8003334:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003336:	230c      	movs	r3, #12
 8003338:	62fb      	str	r3, [r7, #44]	; 0x2c
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800333a:	2300      	movs	r3, #0
 800333c:	633b      	str	r3, [r7, #48]	; 0x30
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800333e:	2300      	movs	r3, #0
 8003340:	637b      	str	r3, [r7, #52]	; 0x34
	LL_USART_Init(UART4, &USART_InitStruct);
 8003342:	f107 031c 	add.w	r3, r7, #28
 8003346:	4619      	mov	r1, r3
 8003348:	4807      	ldr	r0, [pc, #28]	; (8003368 <M8N_UART4_Initialization+0xc0>)
 800334a:	f7fe fdc9 	bl	8001ee0 <LL_USART_Init>
	LL_USART_ConfigAsyncMode(UART4);
 800334e:	4806      	ldr	r0, [pc, #24]	; (8003368 <M8N_UART4_Initialization+0xc0>)
 8003350:	f7ff ff1b 	bl	800318a <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(UART4);
 8003354:	4804      	ldr	r0, [pc, #16]	; (8003368 <M8N_UART4_Initialization+0xc0>)
 8003356:	f7ff ff08 	bl	800316a <LL_USART_Enable>
}
 800335a:	bf00      	nop
 800335c:	3738      	adds	r7, #56	; 0x38
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	40020800 	.word	0x40020800
 8003368:	40004c00 	.word	0x40004c00

0800336c <M8N_Initialization>:

void M8N_Initialization(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
	M8N_UART4_Initialization();
 8003370:	f7ff ff9a 	bl	80032a8 <M8N_UART4_Initialization>

	M8N_TransmitData(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 8003374:	211c      	movs	r1, #28
 8003376:	480d      	ldr	r0, [pc, #52]	; (80033ac <M8N_Initialization+0x40>)
 8003378:	f7ff ff70 	bl	800325c <M8N_TransmitData>
	HAL_Delay(100);
 800337c:	2064      	movs	r0, #100	; 0x64
 800337e:	f7fd f96b 	bl	8000658 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 8003382:	2110      	movs	r1, #16
 8003384:	480a      	ldr	r0, [pc, #40]	; (80033b0 <M8N_Initialization+0x44>)
 8003386:	f7ff ff69 	bl	800325c <M8N_TransmitData>
	HAL_Delay(100);
 800338a:	2064      	movs	r0, #100	; 0x64
 800338c:	f7fd f964 	bl	8000658 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 8003390:	210e      	movs	r1, #14
 8003392:	4808      	ldr	r0, [pc, #32]	; (80033b4 <M8N_Initialization+0x48>)
 8003394:	f7ff ff62 	bl	800325c <M8N_TransmitData>
	HAL_Delay(100);
 8003398:	2064      	movs	r0, #100	; 0x64
 800339a:	f7fd f95d 	bl	8000658 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 800339e:	2115      	movs	r1, #21
 80033a0:	4805      	ldr	r0, [pc, #20]	; (80033b8 <M8N_Initialization+0x4c>)
 80033a2:	f7ff ff5b 	bl	800325c <M8N_TransmitData>
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	0800591c 	.word	0x0800591c
 80033b0:	08005938 	.word	0x08005938
 80033b4:	08005948 	.word	0x08005948
 80033b8:	08005958 	.word	0x08005958

080033bc <LL_GPIO_ResetOutputPin>:
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	041a      	lsls	r2, r3, #16
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	619a      	str	r2, [r3, #24]
}
 80033ce:	bf00      	nop
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
	...

080033dc <LL_AHB1_GRP1_EnableClock>:
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80033e4:	4b08      	ldr	r3, [pc, #32]	; (8003408 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80033e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033e8:	4907      	ldr	r1, [pc, #28]	; (8003408 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80033f0:	4b05      	ldr	r3, [pc, #20]	; (8003408 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80033f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4013      	ands	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80033fa:	68fb      	ldr	r3, [r7, #12]
}
 80033fc:	bf00      	nop
 80033fe:	3714      	adds	r7, #20
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	40023800 	.word	0x40023800

0800340c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003412:	463b      	mov	r3, r7
 8003414:	2200      	movs	r2, #0
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	605a      	str	r2, [r3, #4]
 800341a:	609a      	str	r2, [r3, #8]
 800341c:	60da      	str	r2, [r3, #12]
 800341e:	611a      	str	r2, [r3, #16]
 8003420:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8003422:	2080      	movs	r0, #128	; 0x80
 8003424:	f7ff ffda 	bl	80033dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003428:	2004      	movs	r0, #4
 800342a:	f7ff ffd7 	bl	80033dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800342e:	2001      	movs	r0, #1
 8003430:	f7ff ffd4 	bl	80033dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003434:	2002      	movs	r0, #2
 8003436:	f7ff ffd1 	bl	80033dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800343a:	2008      	movs	r0, #8
 800343c:	f7ff ffce 	bl	80033dc <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4 
 8003440:	f240 2117 	movw	r1, #535	; 0x217
 8003444:	482b      	ldr	r0, [pc, #172]	; (80034f4 <MX_GPIO_Init+0xe8>)
 8003446:	f7ff ffb9 	bl	80033bc <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_6);
 800344a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 800344e:	482a      	ldr	r0, [pc, #168]	; (80034f8 <MX_GPIO_Init+0xec>)
 8003450:	f7ff ffb4 	bl	80033bc <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8003454:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003458:	4828      	ldr	r0, [pc, #160]	; (80034fc <MX_GPIO_Init+0xf0>)
 800345a:	f7ff ffaf 	bl	80033bc <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4 
 800345e:	f240 2317 	movw	r3, #535	; 0x217
 8003462:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003464:	2301      	movs	r3, #1
 8003466:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003468:	2300      	movs	r3, #0
 800346a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800346c:	2300      	movs	r3, #0
 800346e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003470:	2300      	movs	r3, #0
 8003472:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003474:	463b      	mov	r3, r7
 8003476:	4619      	mov	r1, r3
 8003478:	481e      	ldr	r0, [pc, #120]	; (80034f4 <MX_GPIO_Init+0xe8>)
 800347a:	f7fd ff22 	bl	80012c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 800347e:	f44f 7390 	mov.w	r3, #288	; 0x120
 8003482:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003484:	2300      	movs	r3, #0
 8003486:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003488:	2300      	movs	r3, #0
 800348a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800348c:	463b      	mov	r3, r7
 800348e:	4619      	mov	r1, r3
 8003490:	4818      	ldr	r0, [pc, #96]	; (80034f4 <MX_GPIO_Init+0xe8>)
 8003492:	f7fd ff16 	bl	80012c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_6;
 8003496:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 800349a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800349c:	2301      	movs	r3, #1
 800349e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80034a0:	2300      	movs	r3, #0
 80034a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80034a8:	2300      	movs	r3, #0
 80034aa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034ac:	463b      	mov	r3, r7
 80034ae:	4619      	mov	r1, r3
 80034b0:	4811      	ldr	r0, [pc, #68]	; (80034f8 <MX_GPIO_Init+0xec>)
 80034b2:	f7fd ff06 	bl	80012c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80034b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034ba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80034bc:	2301      	movs	r3, #1
 80034be:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80034c0:	2300      	movs	r3, #0
 80034c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80034c8:	2300      	movs	r3, #0
 80034ca:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034cc:	463b      	mov	r3, r7
 80034ce:	4619      	mov	r1, r3
 80034d0:	480a      	ldr	r0, [pc, #40]	; (80034fc <MX_GPIO_Init+0xf0>)
 80034d2:	f7fd fef6 	bl	80012c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80034d6:	2380      	movs	r3, #128	; 0x80
 80034d8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80034da:	2300      	movs	r3, #0
 80034dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034e2:	463b      	mov	r3, r7
 80034e4:	4619      	mov	r1, r3
 80034e6:	4804      	ldr	r0, [pc, #16]	; (80034f8 <MX_GPIO_Init+0xec>)
 80034e8:	f7fd feeb 	bl	80012c2 <LL_GPIO_Init>

}
 80034ec:	bf00      	nop
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	40020800 	.word	0x40020800
 80034f8:	40020400 	.word	0x40020400
 80034fc:	40020000 	.word	0x40020000

08003500 <LL_TIM_EnableCounter>:
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f043 0201 	orr.w	r2, r3, #1
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	601a      	str	r2, [r3, #0]
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <LL_TIM_CC_EnableChannel>:
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1a      	ldr	r2, [r3, #32]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	431a      	orrs	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	621a      	str	r2, [r3, #32]
}
 8003536:	bf00      	nop
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <LL_TIM_CC_DisableChannel>:
{
 8003542:	b480      	push	{r7}
 8003544:	b083      	sub	sp, #12
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
 800354a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a1a      	ldr	r2, [r3, #32]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	43db      	mvns	r3, r3
 8003554:	401a      	ands	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	621a      	str	r2, [r3, #32]
}
 800355a:	bf00      	nop
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <LL_USART_IsActiveFlag_TXE>:
{
 8003566:	b480      	push	{r7}
 8003568:	b083      	sub	sp, #12
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003576:	2b80      	cmp	r3, #128	; 0x80
 8003578:	bf0c      	ite	eq
 800357a:	2301      	moveq	r3, #1
 800357c:	2300      	movne	r3, #0
 800357e:	b2db      	uxtb	r3, r3
}
 8003580:	4618      	mov	r0, r3
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <LL_USART_EnableIT_RXNE>:
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f043 0220 	orr.w	r2, r3, #32
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	60da      	str	r2, [r3, #12]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <LL_USART_TransmitData8>:
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	460b      	mov	r3, r1
 80035b6:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80035b8:	78fa      	ldrb	r2, [r7, #3]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	605a      	str	r2, [r3, #4]
}
 80035be:	bf00      	nop
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b083      	sub	sp, #12
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
 80035d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	695a      	ldr	r2, [r3, #20]
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	405a      	eors	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	615a      	str	r2, [r3, #20]
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b086      	sub	sp, #24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
	for(int i=0;i<len;i++)
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
 80035fc:	e011      	b.n	8003622 <_write+0x36>
	{
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 80035fe:	bf00      	nop
 8003600:	480c      	ldr	r0, [pc, #48]	; (8003634 <_write+0x48>)
 8003602:	f7ff ffb0 	bl	8003566 <LL_USART_IsActiveFlag_TXE>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d0f9      	beq.n	8003600 <_write+0x14>
		LL_USART_TransmitData8(USART6, *(p+i));
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	4413      	add	r3, r2
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	4619      	mov	r1, r3
 8003616:	4807      	ldr	r0, [pc, #28]	; (8003634 <_write+0x48>)
 8003618:	f7ff ffc8 	bl	80035ac <LL_USART_TransmitData8>
	for(int i=0;i<len;i++)
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	3301      	adds	r3, #1
 8003620:	617b      	str	r3, [r7, #20]
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	429a      	cmp	r2, r3
 8003628:	dbe9      	blt.n	80035fe <_write+0x12>
	}
	return len;
 800362a:	687b      	ldr	r3, [r7, #4]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3718      	adds	r7, #24
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40011400 	.word	0x40011400

08003638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003638:	b5b0      	push	{r4, r5, r7, lr}
 800363a:	b08a      	sub	sp, #40	; 0x28
 800363c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	int count = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	617b      	str	r3, [r7, #20]
	float f = 1.234;
 8003642:	4b40      	ldr	r3, [pc, #256]	; (8003744 <main+0x10c>)
 8003644:	613b      	str	r3, [r7, #16]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003646:	f7fc ff95 	bl	8000574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800364a:	f000 f88f 	bl	800376c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800364e:	f7ff fedd 	bl	800340c <MX_GPIO_Init>
  MX_TIM3_Init();
 8003652:	f000 fd8d 	bl	8004170 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8003656:	f000 ffcf 	bl	80045f8 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 800365a:	f000 f9a5 	bl	80039a8 <MX_SPI2_Init>
  MX_SPI1_Init();
 800365e:	f000 f951 	bl	8003904 <MX_SPI1_Init>
  MX_SPI3_Init();
 8003662:	f000 f9f5 	bl	8003a50 <MX_SPI3_Init>
  MX_UART4_Init();
 8003666:	f000 feed 	bl	8004444 <MX_UART4_Init>
  MX_UART5_Init();
 800366a:	f000 ff4d 	bl	8004508 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 800366e:	4836      	ldr	r0, [pc, #216]	; (8003748 <main+0x110>)
 8003670:	f7ff ff46 	bl	8003500 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003674:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003678:	4833      	ldr	r0, [pc, #204]	; (8003748 <main+0x110>)
 800367a:	f7ff ff51 	bl	8003520 <LL_TIM_CC_EnableChannel>

  TIM3->PSC = 2000;
 800367e:	4b32      	ldr	r3, [pc, #200]	; (8003748 <main+0x110>)
 8003680:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003684:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8003686:	2064      	movs	r0, #100	; 0x64
 8003688:	f7fc ffe6 	bl	8000658 <HAL_Delay>
  TIM3->PSC = 1500;
 800368c:	4b2e      	ldr	r3, [pc, #184]	; (8003748 <main+0x110>)
 800368e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003692:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8003694:	2064      	movs	r0, #100	; 0x64
 8003696:	f7fc ffdf 	bl	8000658 <HAL_Delay>
  TIM3->PSC = 1000;
 800369a:	4b2b      	ldr	r3, [pc, #172]	; (8003748 <main+0x110>)
 800369c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80036a0:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 80036a2:	2064      	movs	r0, #100	; 0x64
 80036a4:	f7fc ffd8 	bl	8000658 <HAL_Delay>

  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80036a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036ac:	4826      	ldr	r0, [pc, #152]	; (8003748 <main+0x110>)
 80036ae:	f7ff ff48 	bl	8003542 <LL_TIM_CC_DisableChannel>

  LL_USART_EnableIT_RXNE(USART6);
 80036b2:	4826      	ldr	r0, [pc, #152]	; (800374c <main+0x114>)
 80036b4:	f7ff ff6a 	bl	800358c <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART4);
 80036b8:	4825      	ldr	r0, [pc, #148]	; (8003750 <main+0x118>)
 80036ba:	f7ff ff67 	bl	800358c <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART5);
 80036be:	4825      	ldr	r0, [pc, #148]	; (8003754 <main+0x11c>)
 80036c0:	f7ff ff64 	bl	800358c <LL_USART_EnableIT_RXNE>

  BNO080_Initialization();
 80036c4:	f7fe fe10 	bl	80022e8 <BNO080_Initialization>
  BNO080_enableRotationVector(2500);
 80036c8:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80036cc:	f7fe fea2 	bl	8002414 <BNO080_enableRotationVector>

  ICM20602_Initialization();
 80036d0:	f7ff fa22 	bl	8002b18 <ICM20602_Initialization>
  LPS22HH_Initialization();
 80036d4:	f7ff fc30 	bl	8002f38 <LPS22HH_Initialization>
  M8N_Initialization();
 80036d8:	f7ff fe48 	bl	800336c <M8N_Initialization>
//
//			  printf("LAT: %ld\tLON: %ld\tHeight: %ld\n", posllh.lat, posllh.lon, posllh.height);
//		  }
//	  }

	  if(ibus_rx_cplt_flag == 1)
 80036dc:	4b1e      	ldr	r3, [pc, #120]	; (8003758 <main+0x120>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d1fb      	bne.n	80036dc <main+0xa4>
	  {
		  ibus_rx_cplt_flag = 0;
 80036e4:	4b1c      	ldr	r3, [pc, #112]	; (8003758 <main+0x120>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	701a      	strb	r2, [r3, #0]
		  if(iBus_Check_CHKSUM(&ibus_rx_buf[0], 32) == 1)
 80036ea:	2120      	movs	r1, #32
 80036ec:	481b      	ldr	r0, [pc, #108]	; (800375c <main+0x124>)
 80036ee:	f7fe ffd7 	bl	80026a0 <iBus_Check_CHKSUM>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d1f1      	bne.n	80036dc <main+0xa4>
		  {
			  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 80036f8:	2104      	movs	r1, #4
 80036fa:	4819      	ldr	r0, [pc, #100]	; (8003760 <main+0x128>)
 80036fc:	f7ff ff65 	bl	80035ca <LL_GPIO_TogglePin>

			  iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8003700:	4918      	ldr	r1, [pc, #96]	; (8003764 <main+0x12c>)
 8003702:	4816      	ldr	r0, [pc, #88]	; (800375c <main+0x124>)
 8003704:	f7ff f802 	bl	800270c <iBus_Parsing>
			  printf("%d\t%d\t%d\t%d\t%d\t%d\n",
					  iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC);
 8003708:	4b16      	ldr	r3, [pc, #88]	; (8003764 <main+0x12c>)
 800370a:	881b      	ldrh	r3, [r3, #0]
			  printf("%d\t%d\t%d\t%d\t%d\t%d\n",
 800370c:	4618      	mov	r0, r3
					  iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC);
 800370e:	4b15      	ldr	r3, [pc, #84]	; (8003764 <main+0x12c>)
 8003710:	885b      	ldrh	r3, [r3, #2]
			  printf("%d\t%d\t%d\t%d\t%d\t%d\n",
 8003712:	461c      	mov	r4, r3
					  iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC);
 8003714:	4b13      	ldr	r3, [pc, #76]	; (8003764 <main+0x12c>)
 8003716:	889b      	ldrh	r3, [r3, #4]
			  printf("%d\t%d\t%d\t%d\t%d\t%d\n",
 8003718:	461d      	mov	r5, r3
					  iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC);
 800371a:	4b12      	ldr	r3, [pc, #72]	; (8003764 <main+0x12c>)
 800371c:	88db      	ldrh	r3, [r3, #6]
			  printf("%d\t%d\t%d\t%d\t%d\t%d\n",
 800371e:	461a      	mov	r2, r3
					  iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC);
 8003720:	4b10      	ldr	r3, [pc, #64]	; (8003764 <main+0x12c>)
 8003722:	891b      	ldrh	r3, [r3, #8]
			  printf("%d\t%d\t%d\t%d\t%d\t%d\n",
 8003724:	4619      	mov	r1, r3
					  iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC);
 8003726:	4b0f      	ldr	r3, [pc, #60]	; (8003764 <main+0x12c>)
 8003728:	899b      	ldrh	r3, [r3, #12]
			  printf("%d\t%d\t%d\t%d\t%d\t%d\n",
 800372a:	9302      	str	r3, [sp, #8]
 800372c:	9101      	str	r1, [sp, #4]
 800372e:	9200      	str	r2, [sp, #0]
 8003730:	462b      	mov	r3, r5
 8003732:	4622      	mov	r2, r4
 8003734:	4601      	mov	r1, r0
 8003736:	480c      	ldr	r0, [pc, #48]	; (8003768 <main+0x130>)
 8003738:	f001 f81a 	bl	8004770 <iprintf>
			  HAL_Delay(30);
 800373c:	201e      	movs	r0, #30
 800373e:	f7fc ff8b 	bl	8000658 <HAL_Delay>
	  if(ibus_rx_cplt_flag == 1)
 8003742:	e7cb      	b.n	80036dc <main+0xa4>
 8003744:	3f9df3b6 	.word	0x3f9df3b6
 8003748:	40000400 	.word	0x40000400
 800374c:	40011400 	.word	0x40011400
 8003750:	40004c00 	.word	0x40004c00
 8003754:	40005000 	.word	0x40005000
 8003758:	20000180 	.word	0x20000180
 800375c:	20000160 	.word	0x20000160
 8003760:	40020800 	.word	0x40020800
 8003764:	2000011c 	.word	0x2000011c
 8003768:	08005908 	.word	0x08005908

0800376c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b094      	sub	sp, #80	; 0x50
 8003770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003772:	f107 0320 	add.w	r3, r7, #32
 8003776:	2230      	movs	r2, #48	; 0x30
 8003778:	2100      	movs	r1, #0
 800377a:	4618      	mov	r0, r3
 800377c:	f000 fff0 	bl	8004760 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003780:	f107 030c 	add.w	r3, r7, #12
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	605a      	str	r2, [r3, #4]
 800378a:	609a      	str	r2, [r3, #8]
 800378c:	60da      	str	r2, [r3, #12]
 800378e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003790:	2300      	movs	r3, #0
 8003792:	60bb      	str	r3, [r7, #8]
 8003794:	4b28      	ldr	r3, [pc, #160]	; (8003838 <SystemClock_Config+0xcc>)
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	4a27      	ldr	r2, [pc, #156]	; (8003838 <SystemClock_Config+0xcc>)
 800379a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800379e:	6413      	str	r3, [r2, #64]	; 0x40
 80037a0:	4b25      	ldr	r3, [pc, #148]	; (8003838 <SystemClock_Config+0xcc>)
 80037a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a8:	60bb      	str	r3, [r7, #8]
 80037aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037ac:	2300      	movs	r3, #0
 80037ae:	607b      	str	r3, [r7, #4]
 80037b0:	4b22      	ldr	r3, [pc, #136]	; (800383c <SystemClock_Config+0xd0>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a21      	ldr	r2, [pc, #132]	; (800383c <SystemClock_Config+0xd0>)
 80037b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	4b1f      	ldr	r3, [pc, #124]	; (800383c <SystemClock_Config+0xd0>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037c4:	607b      	str	r3, [r7, #4]
 80037c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80037c8:	2301      	movs	r3, #1
 80037ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80037cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80037d2:	2302      	movs	r3, #2
 80037d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80037d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80037da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80037dc:	2304      	movs	r3, #4
 80037de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80037e0:	23a8      	movs	r3, #168	; 0xa8
 80037e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80037e4:	2302      	movs	r3, #2
 80037e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80037e8:	2304      	movs	r3, #4
 80037ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037ec:	f107 0320 	add.w	r3, r7, #32
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fd f83b 	bl	800086c <HAL_RCC_OscConfig>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80037fc:	f000 f820 	bl	8003840 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003800:	230f      	movs	r3, #15
 8003802:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003804:	2302      	movs	r3, #2
 8003806:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003808:	2300      	movs	r3, #0
 800380a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800380c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003810:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003812:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003816:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003818:	f107 030c 	add.w	r3, r7, #12
 800381c:	2105      	movs	r1, #5
 800381e:	4618      	mov	r0, r3
 8003820:	f7fd fa62 	bl	8000ce8 <HAL_RCC_ClockConfig>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800382a:	f000 f809 	bl	8003840 <Error_Handler>
  }
}
 800382e:	bf00      	nop
 8003830:	3750      	adds	r7, #80	; 0x50
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	40023800 	.word	0x40023800
 800383c:	40007000 	.word	0x40007000

08003840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003844:	bf00      	nop
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <LL_SPI_SetStandard>:
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
 8003856:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f023 0210 	bic.w	r2, r3, #16
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	431a      	orrs	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	605a      	str	r2, [r3, #4]
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <LL_AHB1_GRP1_EnableClock>:
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800387c:	4b08      	ldr	r3, [pc, #32]	; (80038a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800387e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003880:	4907      	ldr	r1, [pc, #28]	; (80038a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4313      	orrs	r3, r2
 8003886:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003888:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800388a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4013      	ands	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003892:	68fb      	ldr	r3, [r7, #12]
}
 8003894:	bf00      	nop
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr
 80038a0:	40023800 	.word	0x40023800

080038a4 <LL_APB1_GRP1_EnableClock>:
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80038ac:	4b08      	ldr	r3, [pc, #32]	; (80038d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80038ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038b0:	4907      	ldr	r1, [pc, #28]	; (80038d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80038b8:	4b05      	ldr	r3, [pc, #20]	; (80038d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80038ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4013      	ands	r3, r2
 80038c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038c2:	68fb      	ldr	r3, [r7, #12]
}
 80038c4:	bf00      	nop
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr
 80038d0:	40023800 	.word	0x40023800

080038d4 <LL_APB2_GRP1_EnableClock>:
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80038dc:	4b08      	ldr	r3, [pc, #32]	; (8003900 <LL_APB2_GRP1_EnableClock+0x2c>)
 80038de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038e0:	4907      	ldr	r1, [pc, #28]	; (8003900 <LL_APB2_GRP1_EnableClock+0x2c>)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80038e8:	4b05      	ldr	r3, [pc, #20]	; (8003900 <LL_APB2_GRP1_EnableClock+0x2c>)
 80038ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4013      	ands	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038f2:	68fb      	ldr	r3, [r7, #12]
}
 80038f4:	bf00      	nop
 80038f6:	3714      	adds	r7, #20
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr
 8003900:	40023800 	.word	0x40023800

08003904 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b090      	sub	sp, #64	; 0x40
 8003908:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800390a:	f107 0318 	add.w	r3, r7, #24
 800390e:	2228      	movs	r2, #40	; 0x28
 8003910:	2100      	movs	r1, #0
 8003912:	4618      	mov	r0, r3
 8003914:	f000 ff24 	bl	8004760 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003918:	463b      	mov	r3, r7
 800391a:	2200      	movs	r2, #0
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	605a      	str	r2, [r3, #4]
 8003920:	609a      	str	r2, [r3, #8]
 8003922:	60da      	str	r2, [r3, #12]
 8003924:	611a      	str	r2, [r3, #16]
 8003926:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003928:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800392c:	f7ff ffd2 	bl	80038d4 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003930:	2001      	movs	r0, #1
 8003932:	f7ff ff9f 	bl	8003874 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration  
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003936:	23e0      	movs	r3, #224	; 0xe0
 8003938:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800393a:	2302      	movs	r3, #2
 800393c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800393e:	2303      	movs	r3, #3
 8003940:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003942:	2300      	movs	r3, #0
 8003944:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003946:	2300      	movs	r3, #0
 8003948:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800394a:	2305      	movs	r3, #5
 800394c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394e:	463b      	mov	r3, r7
 8003950:	4619      	mov	r1, r3
 8003952:	4813      	ldr	r0, [pc, #76]	; (80039a0 <MX_SPI1_Init+0x9c>)
 8003954:	f7fd fcb5 	bl	80012c2 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003958:	2300      	movs	r3, #0
 800395a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800395c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003960:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003962:	2300      	movs	r3, #0
 8003964:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003966:	2302      	movs	r3, #2
 8003968:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800396a:	2301      	movs	r3, #1
 800396c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800396e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003972:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8003974:	2310      	movs	r3, #16
 8003976:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003978:	2300      	movs	r3, #0
 800397a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800397c:	2300      	movs	r3, #0
 800397e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003980:	230a      	movs	r3, #10
 8003982:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8003984:	f107 0318 	add.w	r3, r7, #24
 8003988:	4619      	mov	r1, r3
 800398a:	4806      	ldr	r0, [pc, #24]	; (80039a4 <MX_SPI1_Init+0xa0>)
 800398c:	f7fd fe73 	bl	8001676 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003990:	2100      	movs	r1, #0
 8003992:	4804      	ldr	r0, [pc, #16]	; (80039a4 <MX_SPI1_Init+0xa0>)
 8003994:	f7ff ff5b 	bl	800384e <LL_SPI_SetStandard>

}
 8003998:	bf00      	nop
 800399a:	3740      	adds	r7, #64	; 0x40
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40020000 	.word	0x40020000
 80039a4:	40013000 	.word	0x40013000

080039a8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b090      	sub	sp, #64	; 0x40
 80039ac:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80039ae:	f107 0318 	add.w	r3, r7, #24
 80039b2:	2228      	movs	r2, #40	; 0x28
 80039b4:	2100      	movs	r1, #0
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 fed2 	bl	8004760 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039bc:	463b      	mov	r3, r7
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	605a      	str	r2, [r3, #4]
 80039c4:	609a      	str	r2, [r3, #8]
 80039c6:	60da      	str	r2, [r3, #12]
 80039c8:	611a      	str	r2, [r3, #16]
 80039ca:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80039cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80039d0:	f7ff ff68 	bl	80038a4 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80039d4:	2002      	movs	r0, #2
 80039d6:	f7ff ff4d 	bl	8003874 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration  
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 80039da:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80039de:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80039e0:	2302      	movs	r3, #2
 80039e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80039e4:	2303      	movs	r3, #3
 80039e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039e8:	2300      	movs	r3, #0
 80039ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039ec:	2300      	movs	r3, #0
 80039ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80039f0:	2305      	movs	r3, #5
 80039f2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039f4:	463b      	mov	r3, r7
 80039f6:	4619      	mov	r1, r3
 80039f8:	4813      	ldr	r0, [pc, #76]	; (8003a48 <MX_SPI2_Init+0xa0>)
 80039fa:	f7fd fc62 	bl	80012c2 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80039fe:	2300      	movs	r3, #0
 8003a00:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003a02:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003a06:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003a10:	2301      	movs	r3, #1
 8003a12:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003a14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003a1a:	2318      	movs	r3, #24
 8003a1c:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003a22:	2300      	movs	r3, #0
 8003a24:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003a26:	230a      	movs	r3, #10
 8003a28:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003a2a:	f107 0318 	add.w	r3, r7, #24
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4806      	ldr	r0, [pc, #24]	; (8003a4c <MX_SPI2_Init+0xa4>)
 8003a32:	f7fd fe20 	bl	8001676 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003a36:	2100      	movs	r1, #0
 8003a38:	4804      	ldr	r0, [pc, #16]	; (8003a4c <MX_SPI2_Init+0xa4>)
 8003a3a:	f7ff ff08 	bl	800384e <LL_SPI_SetStandard>

}
 8003a3e:	bf00      	nop
 8003a40:	3740      	adds	r7, #64	; 0x40
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40020400 	.word	0x40020400
 8003a4c:	40003800 	.word	0x40003800

08003a50 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b090      	sub	sp, #64	; 0x40
 8003a54:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003a56:	f107 0318 	add.w	r3, r7, #24
 8003a5a:	2228      	movs	r2, #40	; 0x28
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 fe7e 	bl	8004760 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a64:	463b      	mov	r3, r7
 8003a66:	2200      	movs	r2, #0
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	605a      	str	r2, [r3, #4]
 8003a6c:	609a      	str	r2, [r3, #8]
 8003a6e:	60da      	str	r2, [r3, #12]
 8003a70:	611a      	str	r2, [r3, #16]
 8003a72:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8003a74:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003a78:	f7ff ff14 	bl	80038a4 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003a7c:	2002      	movs	r0, #2
 8003a7e:	f7ff fef9 	bl	8003874 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration  
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8003a82:	2338      	movs	r3, #56	; 0x38
 8003a84:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a86:	2302      	movs	r3, #2
 8003a88:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a92:	2300      	movs	r3, #0
 8003a94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8003a96:	2306      	movs	r3, #6
 8003a98:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a9a:	463b      	mov	r3, r7
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4813      	ldr	r0, [pc, #76]	; (8003aec <MX_SPI3_Init+0x9c>)
 8003aa0:	f7fd fc0f 	bl	80012c2 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003aa8:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003aac:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003aba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003abe:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8003ac0:	2308      	movs	r3, #8
 8003ac2:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8003acc:	230a      	movs	r3, #10
 8003ace:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8003ad0:	f107 0318 	add.w	r3, r7, #24
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4806      	ldr	r0, [pc, #24]	; (8003af0 <MX_SPI3_Init+0xa0>)
 8003ad8:	f7fd fdcd 	bl	8001676 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8003adc:	2100      	movs	r1, #0
 8003ade:	4804      	ldr	r0, [pc, #16]	; (8003af0 <MX_SPI3_Init+0xa0>)
 8003ae0:	f7ff feb5 	bl	800384e <LL_SPI_SetStandard>

}
 8003ae4:	bf00      	nop
 8003ae6:	3740      	adds	r7, #64	; 0x40
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40020400 	.word	0x40020400
 8003af0:	40003c00 	.word	0x40003c00

08003af4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	607b      	str	r3, [r7, #4]
 8003afe:	4b10      	ldr	r3, [pc, #64]	; (8003b40 <HAL_MspInit+0x4c>)
 8003b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b02:	4a0f      	ldr	r2, [pc, #60]	; (8003b40 <HAL_MspInit+0x4c>)
 8003b04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b08:	6453      	str	r3, [r2, #68]	; 0x44
 8003b0a:	4b0d      	ldr	r3, [pc, #52]	; (8003b40 <HAL_MspInit+0x4c>)
 8003b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b12:	607b      	str	r3, [r7, #4]
 8003b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	603b      	str	r3, [r7, #0]
 8003b1a:	4b09      	ldr	r3, [pc, #36]	; (8003b40 <HAL_MspInit+0x4c>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	4a08      	ldr	r2, [pc, #32]	; (8003b40 <HAL_MspInit+0x4c>)
 8003b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b24:	6413      	str	r3, [r2, #64]	; 0x40
 8003b26:	4b06      	ldr	r3, [pc, #24]	; (8003b40 <HAL_MspInit+0x4c>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b2e:	603b      	str	r3, [r7, #0]
 8003b30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	40023800 	.word	0x40023800

08003b44 <LL_USART_IsActiveFlag_RXNE>:
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0320 	and.w	r3, r3, #32
 8003b54:	2b20      	cmp	r3, #32
 8003b56:	bf0c      	ite	eq
 8003b58:	2301      	moveq	r3, #1
 8003b5a:	2300      	movne	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr

08003b6a <LL_USART_ClearFlag_RXNE>:
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b083      	sub	sp, #12
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f06f 0220 	mvn.w	r2, #32
 8003b78:	601a      	str	r2, [r3, #0]
}
 8003b7a:	bf00      	nop
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr

08003b86 <LL_USART_ReceiveData8>:
{
 8003b86:	b480      	push	{r7}
 8003b88:	b083      	sub	sp, #12
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	b2db      	uxtb	r3, r3
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ba4:	bf00      	nop
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr

08003bae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bb2:	e7fe      	b.n	8003bb2 <HardFault_Handler+0x4>

08003bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003bb8:	e7fe      	b.n	8003bb8 <MemManage_Handler+0x4>

08003bba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bbe:	e7fe      	b.n	8003bbe <BusFault_Handler+0x4>

08003bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bc4:	e7fe      	b.n	8003bc4 <UsageFault_Handler+0x4>

08003bc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003bca:	bf00      	nop
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bd8:	bf00      	nop
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr

08003be2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003be2:	b480      	push	{r7}
 8003be4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003be6:	bf00      	nop
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003bf4:	f7fc fd10 	bl	8000618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003bf8:	bf00      	nop
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	static unsigned char cnt = 0;

	if(LL_USART_IsActiveFlag_RXNE(UART4))
 8003c00:	4833      	ldr	r0, [pc, #204]	; (8003cd0 <UART4_IRQHandler+0xd4>)
 8003c02:	f7ff ff9f 	bl	8003b44 <LL_USART_IsActiveFlag_RXNE>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d05b      	beq.n	8003cc4 <UART4_IRQHandler+0xc8>
	{
		LL_USART_ClearFlag_RXNE(UART4);
 8003c0c:	4830      	ldr	r0, [pc, #192]	; (8003cd0 <UART4_IRQHandler+0xd4>)
 8003c0e:	f7ff ffac 	bl	8003b6a <LL_USART_ClearFlag_RXNE>
		uart4_rx_data = LL_USART_ReceiveData8(UART4);
 8003c12:	482f      	ldr	r0, [pc, #188]	; (8003cd0 <UART4_IRQHandler+0xd4>)
 8003c14:	f7ff ffb7 	bl	8003b86 <LL_USART_ReceiveData8>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	4b2d      	ldr	r3, [pc, #180]	; (8003cd4 <UART4_IRQHandler+0xd8>)
 8003c1e:	701a      	strb	r2, [r3, #0]
		uart4_rx_flag = 1;
 8003c20:	4b2d      	ldr	r3, [pc, #180]	; (8003cd8 <UART4_IRQHandler+0xdc>)
 8003c22:	2201      	movs	r2, #1
 8003c24:	701a      	strb	r2, [r3, #0]

		//LL_USART_TransmitData8(USART6, uart4_rx_data);

		switch(cnt)
 8003c26:	4b2d      	ldr	r3, [pc, #180]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b23      	cmp	r3, #35	; 0x23
 8003c2c:	d02e      	beq.n	8003c8c <UART4_IRQHandler+0x90>
 8003c2e:	2b23      	cmp	r3, #35	; 0x23
 8003c30:	dc3a      	bgt.n	8003ca8 <UART4_IRQHandler+0xac>
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d002      	beq.n	8003c3c <UART4_IRQHandler+0x40>
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d012      	beq.n	8003c60 <UART4_IRQHandler+0x64>
 8003c3a:	e035      	b.n	8003ca8 <UART4_IRQHandler+0xac>
		{
		case 0:
			if(uart4_rx_data == 0xb5)
 8003c3c:	4b25      	ldr	r3, [pc, #148]	; (8003cd4 <UART4_IRQHandler+0xd8>)
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	2bb5      	cmp	r3, #181	; 0xb5
 8003c42:	d141      	bne.n	8003cc8 <UART4_IRQHandler+0xcc>
			{
				m8n_rx_buf[cnt] = uart4_rx_data;
 8003c44:	4b25      	ldr	r3, [pc, #148]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	4b22      	ldr	r3, [pc, #136]	; (8003cd4 <UART4_IRQHandler+0xd8>)
 8003c4c:	7819      	ldrb	r1, [r3, #0]
 8003c4e:	4b24      	ldr	r3, [pc, #144]	; (8003ce0 <UART4_IRQHandler+0xe4>)
 8003c50:	5499      	strb	r1, [r3, r2]
				cnt++;
 8003c52:	4b22      	ldr	r3, [pc, #136]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	3301      	adds	r3, #1
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	4b20      	ldr	r3, [pc, #128]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c5c:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003c5e:	e033      	b.n	8003cc8 <UART4_IRQHandler+0xcc>
		case 1:
			if(uart4_rx_data == 0x62)
 8003c60:	4b1c      	ldr	r3, [pc, #112]	; (8003cd4 <UART4_IRQHandler+0xd8>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	2b62      	cmp	r3, #98	; 0x62
 8003c66:	d10d      	bne.n	8003c84 <UART4_IRQHandler+0x88>
			{
				m8n_rx_buf[cnt] = uart4_rx_data;
 8003c68:	4b1c      	ldr	r3, [pc, #112]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	4b19      	ldr	r3, [pc, #100]	; (8003cd4 <UART4_IRQHandler+0xd8>)
 8003c70:	7819      	ldrb	r1, [r3, #0]
 8003c72:	4b1b      	ldr	r3, [pc, #108]	; (8003ce0 <UART4_IRQHandler+0xe4>)
 8003c74:	5499      	strb	r1, [r3, r2]
				cnt++;
 8003c76:	4b19      	ldr	r3, [pc, #100]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	b2da      	uxtb	r2, r3
 8003c7e:	4b17      	ldr	r3, [pc, #92]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c80:	701a      	strb	r2, [r3, #0]
			}
			else
				cnt = 0;
			break;
 8003c82:	e022      	b.n	8003cca <UART4_IRQHandler+0xce>
				cnt = 0;
 8003c84:	4b15      	ldr	r3, [pc, #84]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	701a      	strb	r2, [r3, #0]
			break;
 8003c8a:	e01e      	b.n	8003cca <UART4_IRQHandler+0xce>
		case 35:
			m8n_rx_buf[cnt] = uart4_rx_data;
 8003c8c:	4b13      	ldr	r3, [pc, #76]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	461a      	mov	r2, r3
 8003c92:	4b10      	ldr	r3, [pc, #64]	; (8003cd4 <UART4_IRQHandler+0xd8>)
 8003c94:	7819      	ldrb	r1, [r3, #0]
 8003c96:	4b12      	ldr	r3, [pc, #72]	; (8003ce0 <UART4_IRQHandler+0xe4>)
 8003c98:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 8003c9a:	4b10      	ldr	r3, [pc, #64]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	701a      	strb	r2, [r3, #0]
			m8n_rx_cplt_flag = 1;
 8003ca0:	4b10      	ldr	r3, [pc, #64]	; (8003ce4 <UART4_IRQHandler+0xe8>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	701a      	strb	r2, [r3, #0]
			break;
 8003ca6:	e010      	b.n	8003cca <UART4_IRQHandler+0xce>
		default:
			m8n_rx_buf[cnt] = uart4_rx_data;
 8003ca8:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	461a      	mov	r2, r3
 8003cae:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <UART4_IRQHandler+0xd8>)
 8003cb0:	7819      	ldrb	r1, [r3, #0]
 8003cb2:	4b0b      	ldr	r3, [pc, #44]	; (8003ce0 <UART4_IRQHandler+0xe4>)
 8003cb4:	5499      	strb	r1, [r3, r2]
			cnt++;
 8003cb6:	4b09      	ldr	r3, [pc, #36]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	3301      	adds	r3, #1
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	4b07      	ldr	r3, [pc, #28]	; (8003cdc <UART4_IRQHandler+0xe0>)
 8003cc0:	701a      	strb	r2, [r3, #0]
			break;
 8003cc2:	e002      	b.n	8003cca <UART4_IRQHandler+0xce>
		}
	}
 8003cc4:	bf00      	nop
 8003cc6:	e000      	b.n	8003cca <UART4_IRQHandler+0xce>
			break;
 8003cc8:	bf00      	nop
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003cca:	bf00      	nop
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40004c00 	.word	0x40004c00
 8003cd4:	20000135 	.word	0x20000135
 8003cd8:	20000134 	.word	0x20000134
 8003cdc:	20000181 	.word	0x20000181
 8003ce0:	20000138 	.word	0x20000138
 8003ce4:	2000015c 	.word	0x2000015c

08003ce8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
	static unsigned char cnt = 0;
  /* USER CODE BEGIN UART5_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(UART5))
 8003cec:	4833      	ldr	r0, [pc, #204]	; (8003dbc <UART5_IRQHandler+0xd4>)
 8003cee:	f7ff ff29 	bl	8003b44 <LL_USART_IsActiveFlag_RXNE>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d05b      	beq.n	8003db0 <UART5_IRQHandler+0xc8>
	{
		LL_USART_ClearFlag_RXNE(UART5);
 8003cf8:	4830      	ldr	r0, [pc, #192]	; (8003dbc <UART5_IRQHandler+0xd4>)
 8003cfa:	f7ff ff36 	bl	8003b6a <LL_USART_ClearFlag_RXNE>
		uart5_rx_data = LL_USART_ReceiveData8(UART5);
 8003cfe:	482f      	ldr	r0, [pc, #188]	; (8003dbc <UART5_IRQHandler+0xd4>)
 8003d00:	f7ff ff41 	bl	8003b86 <LL_USART_ReceiveData8>
 8003d04:	4603      	mov	r3, r0
 8003d06:	461a      	mov	r2, r3
 8003d08:	4b2d      	ldr	r3, [pc, #180]	; (8003dc0 <UART5_IRQHandler+0xd8>)
 8003d0a:	701a      	strb	r2, [r3, #0]
		uart5_rx_flag = 1;
 8003d0c:	4b2d      	ldr	r3, [pc, #180]	; (8003dc4 <UART5_IRQHandler+0xdc>)
 8003d0e:	2201      	movs	r2, #1
 8003d10:	701a      	strb	r2, [r3, #0]

		switch(cnt)
 8003d12:	4b2d      	ldr	r3, [pc, #180]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	2b1f      	cmp	r3, #31
 8003d18:	d02e      	beq.n	8003d78 <UART5_IRQHandler+0x90>
 8003d1a:	2b1f      	cmp	r3, #31
 8003d1c:	dc3a      	bgt.n	8003d94 <UART5_IRQHandler+0xac>
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <UART5_IRQHandler+0x40>
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d012      	beq.n	8003d4c <UART5_IRQHandler+0x64>
 8003d26:	e035      	b.n	8003d94 <UART5_IRQHandler+0xac>
		{
		case 0:
			if(uart5_rx_data == 0x20)
 8003d28:	4b25      	ldr	r3, [pc, #148]	; (8003dc0 <UART5_IRQHandler+0xd8>)
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	2b20      	cmp	r3, #32
 8003d2e:	d141      	bne.n	8003db4 <UART5_IRQHandler+0xcc>
			{
				ibus_rx_buf[cnt] = uart5_rx_data;
 8003d30:	4b25      	ldr	r3, [pc, #148]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	461a      	mov	r2, r3
 8003d36:	4b22      	ldr	r3, [pc, #136]	; (8003dc0 <UART5_IRQHandler+0xd8>)
 8003d38:	7819      	ldrb	r1, [r3, #0]
 8003d3a:	4b24      	ldr	r3, [pc, #144]	; (8003dcc <UART5_IRQHandler+0xe4>)
 8003d3c:	5499      	strb	r1, [r3, r2]
				cnt++;
 8003d3e:	4b22      	ldr	r3, [pc, #136]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	3301      	adds	r3, #1
 8003d44:	b2da      	uxtb	r2, r3
 8003d46:	4b20      	ldr	r3, [pc, #128]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d48:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003d4a:	e033      	b.n	8003db4 <UART5_IRQHandler+0xcc>
		case 1:
			if(uart5_rx_data == 0x40)
 8003d4c:	4b1c      	ldr	r3, [pc, #112]	; (8003dc0 <UART5_IRQHandler+0xd8>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b40      	cmp	r3, #64	; 0x40
 8003d52:	d10d      	bne.n	8003d70 <UART5_IRQHandler+0x88>
			{
				ibus_rx_buf[cnt] = uart5_rx_data;
 8003d54:	4b1c      	ldr	r3, [pc, #112]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	461a      	mov	r2, r3
 8003d5a:	4b19      	ldr	r3, [pc, #100]	; (8003dc0 <UART5_IRQHandler+0xd8>)
 8003d5c:	7819      	ldrb	r1, [r3, #0]
 8003d5e:	4b1b      	ldr	r3, [pc, #108]	; (8003dcc <UART5_IRQHandler+0xe4>)
 8003d60:	5499      	strb	r1, [r3, r2]
				cnt++;
 8003d62:	4b19      	ldr	r3, [pc, #100]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	3301      	adds	r3, #1
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	4b17      	ldr	r3, [pc, #92]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d6c:	701a      	strb	r2, [r3, #0]
			}
			else
				cnt = 0;
			break;
 8003d6e:	e022      	b.n	8003db6 <UART5_IRQHandler+0xce>
				cnt = 0;
 8003d70:	4b15      	ldr	r3, [pc, #84]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	701a      	strb	r2, [r3, #0]
			break;
 8003d76:	e01e      	b.n	8003db6 <UART5_IRQHandler+0xce>
		case 31:
			ibus_rx_buf[cnt] = uart5_rx_data;
 8003d78:	4b13      	ldr	r3, [pc, #76]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	4b10      	ldr	r3, [pc, #64]	; (8003dc0 <UART5_IRQHandler+0xd8>)
 8003d80:	7819      	ldrb	r1, [r3, #0]
 8003d82:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <UART5_IRQHandler+0xe4>)
 8003d84:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 8003d86:	4b10      	ldr	r3, [pc, #64]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8003d8c:	4b10      	ldr	r3, [pc, #64]	; (8003dd0 <UART5_IRQHandler+0xe8>)
 8003d8e:	2201      	movs	r2, #1
 8003d90:	701a      	strb	r2, [r3, #0]
			break;
 8003d92:	e010      	b.n	8003db6 <UART5_IRQHandler+0xce>
		default:
			ibus_rx_buf[cnt] = uart5_rx_data;
 8003d94:	4b0c      	ldr	r3, [pc, #48]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	4b09      	ldr	r3, [pc, #36]	; (8003dc0 <UART5_IRQHandler+0xd8>)
 8003d9c:	7819      	ldrb	r1, [r3, #0]
 8003d9e:	4b0b      	ldr	r3, [pc, #44]	; (8003dcc <UART5_IRQHandler+0xe4>)
 8003da0:	5499      	strb	r1, [r3, r2]
			cnt++;
 8003da2:	4b09      	ldr	r3, [pc, #36]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	3301      	adds	r3, #1
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	4b07      	ldr	r3, [pc, #28]	; (8003dc8 <UART5_IRQHandler+0xe0>)
 8003dac:	701a      	strb	r2, [r3, #0]
			break;
 8003dae:	e002      	b.n	8003db6 <UART5_IRQHandler+0xce>
		}

//		while(!LL_USART_IsActiveFlag_TXE(USART6));
//		LL_USART_TransmitData8(USART6, uart5_rx_data);
	}
 8003db0:	bf00      	nop
 8003db2:	e000      	b.n	8003db6 <UART5_IRQHandler+0xce>
			break;
 8003db4:	bf00      	nop
  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003db6:	bf00      	nop
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40005000 	.word	0x40005000
 8003dc0:	20000137 	.word	0x20000137
 8003dc4:	20000136 	.word	0x20000136
 8003dc8:	20000182 	.word	0x20000182
 8003dcc:	20000160 	.word	0x20000160
 8003dd0:	20000180 	.word	0x20000180

08003dd4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 8003dd8:	480a      	ldr	r0, [pc, #40]	; (8003e04 <USART6_IRQHandler+0x30>)
 8003dda:	f7ff feb3 	bl	8003b44 <LL_USART_IsActiveFlag_RXNE>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00c      	beq.n	8003dfe <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6);
 8003de4:	4807      	ldr	r0, [pc, #28]	; (8003e04 <USART6_IRQHandler+0x30>)
 8003de6:	f7ff fec0 	bl	8003b6a <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 8003dea:	4806      	ldr	r0, [pc, #24]	; (8003e04 <USART6_IRQHandler+0x30>)
 8003dec:	f7ff fecb 	bl	8003b86 <LL_USART_ReceiveData8>
 8003df0:	4603      	mov	r3, r0
 8003df2:	461a      	mov	r2, r3
 8003df4:	4b04      	ldr	r3, [pc, #16]	; (8003e08 <USART6_IRQHandler+0x34>)
 8003df6:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8003df8:	4b04      	ldr	r3, [pc, #16]	; (8003e0c <USART6_IRQHandler+0x38>)
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	40011400 	.word	0x40011400
 8003e08:	20000133 	.word	0x20000133
 8003e0c:	20000132 	.word	0x20000132

08003e10 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	e00a      	b.n	8003e38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003e22:	f3af 8000 	nop.w
 8003e26:	4601      	mov	r1, r0
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	1c5a      	adds	r2, r3, #1
 8003e2c:	60ba      	str	r2, [r7, #8]
 8003e2e:	b2ca      	uxtb	r2, r1
 8003e30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	3301      	adds	r3, #1
 8003e36:	617b      	str	r3, [r7, #20]
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	dbf0      	blt.n	8003e22 <_read+0x12>
	}

return len;
 8003e40:	687b      	ldr	r3, [r7, #4]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3718      	adds	r7, #24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <_close>:
	}
	return len;
}

int _close(int file)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b083      	sub	sp, #12
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
	return -1;
 8003e52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr

08003e62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
 8003e6a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e72:	605a      	str	r2, [r3, #4]
	return 0;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <_isatty>:

int _isatty(int file)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
	return 1;
 8003e8a:	2301      	movs	r3, #1
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
	return 0;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
	...

08003eb4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003ebc:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <_sbrk+0x50>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d102      	bne.n	8003eca <_sbrk+0x16>
		heap_end = &end;
 8003ec4:	4b0f      	ldr	r3, [pc, #60]	; (8003f04 <_sbrk+0x50>)
 8003ec6:	4a10      	ldr	r2, [pc, #64]	; (8003f08 <_sbrk+0x54>)
 8003ec8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003eca:	4b0e      	ldr	r3, [pc, #56]	; (8003f04 <_sbrk+0x50>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003ed0:	4b0c      	ldr	r3, [pc, #48]	; (8003f04 <_sbrk+0x50>)
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	466a      	mov	r2, sp
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d907      	bls.n	8003eee <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003ede:	f000 fc15 	bl	800470c <__errno>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	220c      	movs	r2, #12
 8003ee6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8003eec:	e006      	b.n	8003efc <_sbrk+0x48>
	}

	heap_end += incr;
 8003eee:	4b05      	ldr	r3, [pc, #20]	; (8003f04 <_sbrk+0x50>)
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	4a03      	ldr	r2, [pc, #12]	; (8003f04 <_sbrk+0x50>)
 8003ef8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003efa:	68fb      	ldr	r3, [r7, #12]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	20000184 	.word	0x20000184
 8003f08:	20000198 	.word	0x20000198

08003f0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f10:	4b16      	ldr	r3, [pc, #88]	; (8003f6c <SystemInit+0x60>)
 8003f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f16:	4a15      	ldr	r2, [pc, #84]	; (8003f6c <SystemInit+0x60>)
 8003f18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003f20:	4b13      	ldr	r3, [pc, #76]	; (8003f70 <SystemInit+0x64>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a12      	ldr	r2, [pc, #72]	; (8003f70 <SystemInit+0x64>)
 8003f26:	f043 0301 	orr.w	r3, r3, #1
 8003f2a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003f2c:	4b10      	ldr	r3, [pc, #64]	; (8003f70 <SystemInit+0x64>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003f32:	4b0f      	ldr	r3, [pc, #60]	; (8003f70 <SystemInit+0x64>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a0e      	ldr	r2, [pc, #56]	; (8003f70 <SystemInit+0x64>)
 8003f38:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003f3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f40:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003f42:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <SystemInit+0x64>)
 8003f44:	4a0b      	ldr	r2, [pc, #44]	; (8003f74 <SystemInit+0x68>)
 8003f46:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003f48:	4b09      	ldr	r3, [pc, #36]	; (8003f70 <SystemInit+0x64>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a08      	ldr	r2, [pc, #32]	; (8003f70 <SystemInit+0x64>)
 8003f4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003f54:	4b06      	ldr	r3, [pc, #24]	; (8003f70 <SystemInit+0x64>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f5a:	4b04      	ldr	r3, [pc, #16]	; (8003f6c <SystemInit+0x60>)
 8003f5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f60:	609a      	str	r2, [r3, #8]
#endif
}
 8003f62:	bf00      	nop
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	e000ed00 	.word	0xe000ed00
 8003f70:	40023800 	.word	0x40023800
 8003f74:	24003010 	.word	0x24003010

08003f78 <LL_TIM_EnableARRPreload>:
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	601a      	str	r2, [r3, #0]
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <LL_TIM_OC_EnableFast>:
{
 8003f98:	b4b0      	push	{r4, r5, r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d01c      	beq.n	8003fe2 <LL_TIM_OC_EnableFast+0x4a>
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	d017      	beq.n	8003fde <LL_TIM_OC_EnableFast+0x46>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2b10      	cmp	r3, #16
 8003fb2:	d012      	beq.n	8003fda <LL_TIM_OC_EnableFast+0x42>
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	2b40      	cmp	r3, #64	; 0x40
 8003fb8:	d00d      	beq.n	8003fd6 <LL_TIM_OC_EnableFast+0x3e>
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fc0:	d007      	beq.n	8003fd2 <LL_TIM_OC_EnableFast+0x3a>
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fc8:	d101      	bne.n	8003fce <LL_TIM_OC_EnableFast+0x36>
 8003fca:	2305      	movs	r3, #5
 8003fcc:	e00a      	b.n	8003fe4 <LL_TIM_OC_EnableFast+0x4c>
 8003fce:	2306      	movs	r3, #6
 8003fd0:	e008      	b.n	8003fe4 <LL_TIM_OC_EnableFast+0x4c>
 8003fd2:	2304      	movs	r3, #4
 8003fd4:	e006      	b.n	8003fe4 <LL_TIM_OC_EnableFast+0x4c>
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e004      	b.n	8003fe4 <LL_TIM_OC_EnableFast+0x4c>
 8003fda:	2302      	movs	r3, #2
 8003fdc:	e002      	b.n	8003fe4 <LL_TIM_OC_EnableFast+0x4c>
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <LL_TIM_OC_EnableFast+0x4c>
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	3318      	adds	r3, #24
 8003fea:	461a      	mov	r2, r3
 8003fec:	4629      	mov	r1, r5
 8003fee:	4b09      	ldr	r3, [pc, #36]	; (8004014 <LL_TIM_OC_EnableFast+0x7c>)
 8003ff0:	5c5b      	ldrb	r3, [r3, r1]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8003ff6:	6822      	ldr	r2, [r4, #0]
 8003ff8:	4629      	mov	r1, r5
 8003ffa:	4b07      	ldr	r3, [pc, #28]	; (8004018 <LL_TIM_OC_EnableFast+0x80>)
 8003ffc:	5c5b      	ldrb	r3, [r3, r1]
 8003ffe:	4619      	mov	r1, r3
 8004000:	2304      	movs	r3, #4
 8004002:	408b      	lsls	r3, r1
 8004004:	4313      	orrs	r3, r2
 8004006:	6023      	str	r3, [r4, #0]
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	bcb0      	pop	{r4, r5, r7}
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	08005988 	.word	0x08005988
 8004018:	08005990 	.word	0x08005990

0800401c <LL_TIM_OC_EnablePreload>:
{
 800401c:	b4b0      	push	{r4, r5, r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d01c      	beq.n	8004066 <LL_TIM_OC_EnablePreload+0x4a>
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	2b04      	cmp	r3, #4
 8004030:	d017      	beq.n	8004062 <LL_TIM_OC_EnablePreload+0x46>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b10      	cmp	r3, #16
 8004036:	d012      	beq.n	800405e <LL_TIM_OC_EnablePreload+0x42>
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	2b40      	cmp	r3, #64	; 0x40
 800403c:	d00d      	beq.n	800405a <LL_TIM_OC_EnablePreload+0x3e>
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004044:	d007      	beq.n	8004056 <LL_TIM_OC_EnablePreload+0x3a>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800404c:	d101      	bne.n	8004052 <LL_TIM_OC_EnablePreload+0x36>
 800404e:	2305      	movs	r3, #5
 8004050:	e00a      	b.n	8004068 <LL_TIM_OC_EnablePreload+0x4c>
 8004052:	2306      	movs	r3, #6
 8004054:	e008      	b.n	8004068 <LL_TIM_OC_EnablePreload+0x4c>
 8004056:	2304      	movs	r3, #4
 8004058:	e006      	b.n	8004068 <LL_TIM_OC_EnablePreload+0x4c>
 800405a:	2303      	movs	r3, #3
 800405c:	e004      	b.n	8004068 <LL_TIM_OC_EnablePreload+0x4c>
 800405e:	2302      	movs	r3, #2
 8004060:	e002      	b.n	8004068 <LL_TIM_OC_EnablePreload+0x4c>
 8004062:	2301      	movs	r3, #1
 8004064:	e000      	b.n	8004068 <LL_TIM_OC_EnablePreload+0x4c>
 8004066:	2300      	movs	r3, #0
 8004068:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3318      	adds	r3, #24
 800406e:	461a      	mov	r2, r3
 8004070:	4629      	mov	r1, r5
 8004072:	4b09      	ldr	r3, [pc, #36]	; (8004098 <LL_TIM_OC_EnablePreload+0x7c>)
 8004074:	5c5b      	ldrb	r3, [r3, r1]
 8004076:	4413      	add	r3, r2
 8004078:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800407a:	6822      	ldr	r2, [r4, #0]
 800407c:	4629      	mov	r1, r5
 800407e:	4b07      	ldr	r3, [pc, #28]	; (800409c <LL_TIM_OC_EnablePreload+0x80>)
 8004080:	5c5b      	ldrb	r3, [r3, r1]
 8004082:	4619      	mov	r1, r3
 8004084:	2308      	movs	r3, #8
 8004086:	408b      	lsls	r3, r1
 8004088:	4313      	orrs	r3, r2
 800408a:	6023      	str	r3, [r4, #0]
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	bcb0      	pop	{r4, r5, r7}
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	08005988 	.word	0x08005988
 800409c:	08005990 	.word	0x08005990

080040a0 <LL_TIM_SetClockSource>:
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040b2:	f023 0307 	bic.w	r3, r3, #7
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	609a      	str	r2, [r3, #8]
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <LL_TIM_SetTriggerOutput>:
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
 80040d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	605a      	str	r2, [r3, #4]
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <LL_TIM_DisableMasterSlaveMode>:
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	609a      	str	r2, [r3, #8]
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <LL_AHB1_GRP1_EnableClock>:
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004118:	4b08      	ldr	r3, [pc, #32]	; (800413c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800411a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800411c:	4907      	ldr	r1, [pc, #28]	; (800413c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4313      	orrs	r3, r2
 8004122:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004124:	4b05      	ldr	r3, [pc, #20]	; (800413c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004126:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4013      	ands	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800412e:	68fb      	ldr	r3, [r7, #12]
}
 8004130:	bf00      	nop
 8004132:	3714      	adds	r7, #20
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr
 800413c:	40023800 	.word	0x40023800

08004140 <LL_APB1_GRP1_EnableClock>:
{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8004148:	4b08      	ldr	r3, [pc, #32]	; (800416c <LL_APB1_GRP1_EnableClock+0x2c>)
 800414a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800414c:	4907      	ldr	r1, [pc, #28]	; (800416c <LL_APB1_GRP1_EnableClock+0x2c>)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4313      	orrs	r3, r2
 8004152:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8004154:	4b05      	ldr	r3, [pc, #20]	; (800416c <LL_APB1_GRP1_EnableClock+0x2c>)
 8004156:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4013      	ands	r3, r2
 800415c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800415e:	68fb      	ldr	r3, [r7, #12]
}
 8004160:	bf00      	nop
 8004162:	3714      	adds	r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	40023800 	.word	0x40023800

08004170 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b094      	sub	sp, #80	; 0x50
 8004174:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004176:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800417a:	2200      	movs	r2, #0
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	605a      	str	r2, [r3, #4]
 8004180:	609a      	str	r2, [r3, #8]
 8004182:	60da      	str	r2, [r3, #12]
 8004184:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004186:	f107 031c 	add.w	r3, r7, #28
 800418a:	2220      	movs	r2, #32
 800418c:	2100      	movs	r1, #0
 800418e:	4618      	mov	r0, r3
 8004190:	f000 fae6 	bl	8004760 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004194:	1d3b      	adds	r3, r7, #4
 8004196:	2200      	movs	r2, #0
 8004198:	601a      	str	r2, [r3, #0]
 800419a:	605a      	str	r2, [r3, #4]
 800419c:	609a      	str	r2, [r3, #8]
 800419e:	60da      	str	r2, [r3, #12]
 80041a0:	611a      	str	r2, [r3, #16]
 80041a2:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80041a4:	2002      	movs	r0, #2
 80041a6:	f7ff ffcb 	bl	8004140 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 999;
 80041aa:	f240 33e7 	movw	r3, #999	; 0x3e7
 80041ae:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80041b0:	2300      	movs	r3, #0
 80041b2:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 80041b4:	2314      	movs	r3, #20
 80041b6:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80041b8:	2300      	movs	r3, #0
 80041ba:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80041bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80041c0:	4619      	mov	r1, r3
 80041c2:	4822      	ldr	r0, [pc, #136]	; (800424c <MX_TIM3_Init+0xdc>)
 80041c4:	f7fd fb1c 	bl	8001800 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 80041c8:	4820      	ldr	r0, [pc, #128]	; (800424c <MX_TIM3_Init+0xdc>)
 80041ca:	f7ff fed5 	bl	8003f78 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80041ce:	2100      	movs	r1, #0
 80041d0:	481e      	ldr	r0, [pc, #120]	; (800424c <MX_TIM3_Init+0xdc>)
 80041d2:	f7ff ff65 	bl	80040a0 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 80041d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041da:	481c      	ldr	r0, [pc, #112]	; (800424c <MX_TIM3_Init+0xdc>)
 80041dc:	f7ff ff1e 	bl	800401c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80041e0:	2360      	movs	r3, #96	; 0x60
 80041e2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80041e4:	2300      	movs	r3, #0
 80041e6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80041e8:	2300      	movs	r3, #0
 80041ea:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 80041ec:	230a      	movs	r3, #10
 80041ee:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80041f0:	2300      	movs	r3, #0
 80041f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80041f4:	f107 031c 	add.w	r3, r7, #28
 80041f8:	461a      	mov	r2, r3
 80041fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041fe:	4813      	ldr	r0, [pc, #76]	; (800424c <MX_TIM3_Init+0xdc>)
 8004200:	f7fd fb98 	bl	8001934 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8004204:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004208:	4810      	ldr	r0, [pc, #64]	; (800424c <MX_TIM3_Init+0xdc>)
 800420a:	f7ff fec5 	bl	8003f98 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800420e:	2100      	movs	r1, #0
 8004210:	480e      	ldr	r0, [pc, #56]	; (800424c <MX_TIM3_Init+0xdc>)
 8004212:	f7ff ff5a 	bl	80040ca <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8004216:	480d      	ldr	r0, [pc, #52]	; (800424c <MX_TIM3_Init+0xdc>)
 8004218:	f7ff ff6a 	bl	80040f0 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800421c:	2002      	movs	r0, #2
 800421e:	f7ff ff77 	bl	8004110 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration    
    PB1     ------> TIM3_CH4 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8004222:	2302      	movs	r3, #2
 8004224:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004226:	2302      	movs	r3, #2
 8004228:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800422e:	2300      	movs	r3, #0
 8004230:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004232:	2300      	movs	r3, #0
 8004234:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8004236:	2302      	movs	r3, #2
 8004238:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800423a:	1d3b      	adds	r3, r7, #4
 800423c:	4619      	mov	r1, r3
 800423e:	4804      	ldr	r0, [pc, #16]	; (8004250 <MX_TIM3_Init+0xe0>)
 8004240:	f7fd f83f 	bl	80012c2 <LL_GPIO_Init>

}
 8004244:	bf00      	nop
 8004246:	3750      	adds	r7, #80	; 0x50
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40000400 	.word	0x40000400
 8004250:	40020400 	.word	0x40020400

08004254 <__NVIC_GetPriorityGrouping>:
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004258:	4b04      	ldr	r3, [pc, #16]	; (800426c <__NVIC_GetPriorityGrouping+0x18>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	0a1b      	lsrs	r3, r3, #8
 800425e:	f003 0307 	and.w	r3, r3, #7
}
 8004262:	4618      	mov	r0, r3
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	e000ed00 	.word	0xe000ed00

08004270 <__NVIC_EnableIRQ>:
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	4603      	mov	r3, r0
 8004278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800427a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427e:	2b00      	cmp	r3, #0
 8004280:	db0b      	blt.n	800429a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004282:	79fb      	ldrb	r3, [r7, #7]
 8004284:	f003 021f 	and.w	r2, r3, #31
 8004288:	4907      	ldr	r1, [pc, #28]	; (80042a8 <__NVIC_EnableIRQ+0x38>)
 800428a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428e:	095b      	lsrs	r3, r3, #5
 8004290:	2001      	movs	r0, #1
 8004292:	fa00 f202 	lsl.w	r2, r0, r2
 8004296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	e000e100 	.word	0xe000e100

080042ac <__NVIC_SetPriority>:
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	6039      	str	r1, [r7, #0]
 80042b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	db0a      	blt.n	80042d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	490c      	ldr	r1, [pc, #48]	; (80042f8 <__NVIC_SetPriority+0x4c>)
 80042c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ca:	0112      	lsls	r2, r2, #4
 80042cc:	b2d2      	uxtb	r2, r2
 80042ce:	440b      	add	r3, r1
 80042d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80042d4:	e00a      	b.n	80042ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	4908      	ldr	r1, [pc, #32]	; (80042fc <__NVIC_SetPriority+0x50>)
 80042dc:	79fb      	ldrb	r3, [r7, #7]
 80042de:	f003 030f 	and.w	r3, r3, #15
 80042e2:	3b04      	subs	r3, #4
 80042e4:	0112      	lsls	r2, r2, #4
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	440b      	add	r3, r1
 80042ea:	761a      	strb	r2, [r3, #24]
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	e000e100 	.word	0xe000e100
 80042fc:	e000ed00 	.word	0xe000ed00

08004300 <NVIC_EncodePriority>:
{
 8004300:	b480      	push	{r7}
 8004302:	b089      	sub	sp, #36	; 0x24
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f003 0307 	and.w	r3, r3, #7
 8004312:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f1c3 0307 	rsb	r3, r3, #7
 800431a:	2b04      	cmp	r3, #4
 800431c:	bf28      	it	cs
 800431e:	2304      	movcs	r3, #4
 8004320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	3304      	adds	r3, #4
 8004326:	2b06      	cmp	r3, #6
 8004328:	d902      	bls.n	8004330 <NVIC_EncodePriority+0x30>
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	3b03      	subs	r3, #3
 800432e:	e000      	b.n	8004332 <NVIC_EncodePriority+0x32>
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004334:	f04f 32ff 	mov.w	r2, #4294967295
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	43da      	mvns	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	401a      	ands	r2, r3
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004348:	f04f 31ff 	mov.w	r1, #4294967295
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	fa01 f303 	lsl.w	r3, r1, r3
 8004352:	43d9      	mvns	r1, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004358:	4313      	orrs	r3, r2
}
 800435a:	4618      	mov	r0, r3
 800435c:	3724      	adds	r7, #36	; 0x24
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr

08004366 <LL_USART_Enable>:
{
 8004366:	b480      	push	{r7}
 8004368:	b083      	sub	sp, #12
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	60da      	str	r2, [r3, #12]
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <LL_USART_ConfigAsyncMode>:
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	615a      	str	r2, [r3, #20]
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
	...

080043b4 <LL_AHB1_GRP1_EnableClock>:
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80043bc:	4b08      	ldr	r3, [pc, #32]	; (80043e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80043be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043c0:	4907      	ldr	r1, [pc, #28]	; (80043e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80043c8:	4b05      	ldr	r3, [pc, #20]	; (80043e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80043ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4013      	ands	r3, r2
 80043d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80043d2:	68fb      	ldr	r3, [r7, #12]
}
 80043d4:	bf00      	nop
 80043d6:	3714      	adds	r7, #20
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr
 80043e0:	40023800 	.word	0x40023800

080043e4 <LL_APB1_GRP1_EnableClock>:
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80043ec:	4b08      	ldr	r3, [pc, #32]	; (8004410 <LL_APB1_GRP1_EnableClock+0x2c>)
 80043ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043f0:	4907      	ldr	r1, [pc, #28]	; (8004410 <LL_APB1_GRP1_EnableClock+0x2c>)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80043f8:	4b05      	ldr	r3, [pc, #20]	; (8004410 <LL_APB1_GRP1_EnableClock+0x2c>)
 80043fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4013      	ands	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004402:	68fb      	ldr	r3, [r7, #12]
}
 8004404:	bf00      	nop
 8004406:	3714      	adds	r7, #20
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr
 8004410:	40023800 	.word	0x40023800

08004414 <LL_APB2_GRP1_EnableClock>:
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800441c:	4b08      	ldr	r3, [pc, #32]	; (8004440 <LL_APB2_GRP1_EnableClock+0x2c>)
 800441e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004420:	4907      	ldr	r1, [pc, #28]	; (8004440 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4313      	orrs	r3, r2
 8004426:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004428:	4b05      	ldr	r3, [pc, #20]	; (8004440 <LL_APB2_GRP1_EnableClock+0x2c>)
 800442a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4013      	ands	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004432:	68fb      	ldr	r3, [r7, #12]
}
 8004434:	bf00      	nop
 8004436:	3714      	adds	r7, #20
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	40023800 	.word	0x40023800

08004444 <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08e      	sub	sp, #56	; 0x38
 8004448:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800444a:	f107 031c 	add.w	r3, r7, #28
 800444e:	2200      	movs	r2, #0
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	605a      	str	r2, [r3, #4]
 8004454:	609a      	str	r2, [r3, #8]
 8004456:	60da      	str	r2, [r3, #12]
 8004458:	611a      	str	r2, [r3, #16]
 800445a:	615a      	str	r2, [r3, #20]
 800445c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800445e:	1d3b      	adds	r3, r7, #4
 8004460:	2200      	movs	r2, #0
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	605a      	str	r2, [r3, #4]
 8004466:	609a      	str	r2, [r3, #8]
 8004468:	60da      	str	r2, [r3, #12]
 800446a:	611a      	str	r2, [r3, #16]
 800446c:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800446e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004472:	f7ff ffb7 	bl	80043e4 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8004476:	2004      	movs	r0, #4
 8004478:	f7ff ff9c 	bl	80043b4 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration  
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX 
  */
  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 800447c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004480:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004482:	2302      	movs	r3, #2
 8004484:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004486:	2303      	movs	r3, #3
 8004488:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800448a:	2300      	movs	r3, #0
 800448c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800448e:	2301      	movs	r3, #1
 8004490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004492:	2308      	movs	r3, #8
 8004494:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004496:	1d3b      	adds	r3, r7, #4
 8004498:	4619      	mov	r1, r3
 800449a:	4819      	ldr	r0, [pc, #100]	; (8004500 <MX_UART4_Init+0xbc>)
 800449c:	f7fc ff11 	bl	80012c2 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80044a0:	f7ff fed8 	bl	8004254 <__NVIC_GetPriorityGrouping>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2200      	movs	r2, #0
 80044a8:	2100      	movs	r1, #0
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7ff ff28 	bl	8004300 <NVIC_EncodePriority>
 80044b0:	4603      	mov	r3, r0
 80044b2:	4619      	mov	r1, r3
 80044b4:	2034      	movs	r0, #52	; 0x34
 80044b6:	f7ff fef9 	bl	80042ac <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 80044ba:	2034      	movs	r0, #52	; 0x34
 80044bc:	f7ff fed8 	bl	8004270 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 80044c0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80044c4:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80044c6:	2300      	movs	r3, #0
 80044c8:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80044ca:	2300      	movs	r3, #0
 80044cc:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80044ce:	2300      	movs	r3, #0
 80044d0:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80044d2:	230c      	movs	r3, #12
 80044d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80044d6:	2300      	movs	r3, #0
 80044d8:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80044da:	2300      	movs	r3, #0
 80044dc:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 80044de:	f107 031c 	add.w	r3, r7, #28
 80044e2:	4619      	mov	r1, r3
 80044e4:	4807      	ldr	r0, [pc, #28]	; (8004504 <MX_UART4_Init+0xc0>)
 80044e6:	f7fd fcfb 	bl	8001ee0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 80044ea:	4806      	ldr	r0, [pc, #24]	; (8004504 <MX_UART4_Init+0xc0>)
 80044ec:	f7ff ff4b 	bl	8004386 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 80044f0:	4804      	ldr	r0, [pc, #16]	; (8004504 <MX_UART4_Init+0xc0>)
 80044f2:	f7ff ff38 	bl	8004366 <LL_USART_Enable>

}
 80044f6:	bf00      	nop
 80044f8:	3738      	adds	r7, #56	; 0x38
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	40020800 	.word	0x40020800
 8004504:	40004c00 	.word	0x40004c00

08004508 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b08e      	sub	sp, #56	; 0x38
 800450c:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800450e:	f107 031c 	add.w	r3, r7, #28
 8004512:	2200      	movs	r2, #0
 8004514:	601a      	str	r2, [r3, #0]
 8004516:	605a      	str	r2, [r3, #4]
 8004518:	609a      	str	r2, [r3, #8]
 800451a:	60da      	str	r2, [r3, #12]
 800451c:	611a      	str	r2, [r3, #16]
 800451e:	615a      	str	r2, [r3, #20]
 8004520:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004522:	1d3b      	adds	r3, r7, #4
 8004524:	2200      	movs	r2, #0
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	605a      	str	r2, [r3, #4]
 800452a:	609a      	str	r2, [r3, #8]
 800452c:	60da      	str	r2, [r3, #12]
 800452e:	611a      	str	r2, [r3, #16]
 8004530:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 8004532:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004536:	f7ff ff55 	bl	80043e4 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800453a:	2004      	movs	r0, #4
 800453c:	f7ff ff3a 	bl	80043b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8004540:	2008      	movs	r0, #8
 8004542:	f7ff ff37 	bl	80043b4 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration  
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8004546:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800454a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800454c:	2302      	movs	r3, #2
 800454e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004550:	2303      	movs	r3, #3
 8004552:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004554:	2300      	movs	r3, #0
 8004556:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004558:	2301      	movs	r3, #1
 800455a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800455c:	2308      	movs	r3, #8
 800455e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004560:	1d3b      	adds	r3, r7, #4
 8004562:	4619      	mov	r1, r3
 8004564:	4821      	ldr	r0, [pc, #132]	; (80045ec <MX_UART5_Init+0xe4>)
 8004566:	f7fc feac 	bl	80012c2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800456a:	2304      	movs	r3, #4
 800456c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800456e:	2302      	movs	r3, #2
 8004570:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004572:	2303      	movs	r3, #3
 8004574:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800457a:	2301      	movs	r3, #1
 800457c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800457e:	2308      	movs	r3, #8
 8004580:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004582:	1d3b      	adds	r3, r7, #4
 8004584:	4619      	mov	r1, r3
 8004586:	481a      	ldr	r0, [pc, #104]	; (80045f0 <MX_UART5_Init+0xe8>)
 8004588:	f7fc fe9b 	bl	80012c2 <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800458c:	f7ff fe62 	bl	8004254 <__NVIC_GetPriorityGrouping>
 8004590:	4603      	mov	r3, r0
 8004592:	2200      	movs	r2, #0
 8004594:	2100      	movs	r1, #0
 8004596:	4618      	mov	r0, r3
 8004598:	f7ff feb2 	bl	8004300 <NVIC_EncodePriority>
 800459c:	4603      	mov	r3, r0
 800459e:	4619      	mov	r1, r3
 80045a0:	2035      	movs	r0, #53	; 0x35
 80045a2:	f7ff fe83 	bl	80042ac <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 80045a6:	2035      	movs	r0, #53	; 0x35
 80045a8:	f7ff fe62 	bl	8004270 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 80045ac:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80045b0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80045b2:	2300      	movs	r3, #0
 80045b4:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80045b6:	2300      	movs	r3, #0
 80045b8:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80045ba:	2300      	movs	r3, #0
 80045bc:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 80045be:	2304      	movs	r3, #4
 80045c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80045c2:	2300      	movs	r3, #0
 80045c4:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80045c6:	2300      	movs	r3, #0
 80045c8:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 80045ca:	f107 031c 	add.w	r3, r7, #28
 80045ce:	4619      	mov	r1, r3
 80045d0:	4808      	ldr	r0, [pc, #32]	; (80045f4 <MX_UART5_Init+0xec>)
 80045d2:	f7fd fc85 	bl	8001ee0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 80045d6:	4807      	ldr	r0, [pc, #28]	; (80045f4 <MX_UART5_Init+0xec>)
 80045d8:	f7ff fed5 	bl	8004386 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 80045dc:	4805      	ldr	r0, [pc, #20]	; (80045f4 <MX_UART5_Init+0xec>)
 80045de:	f7ff fec2 	bl	8004366 <LL_USART_Enable>

}
 80045e2:	bf00      	nop
 80045e4:	3738      	adds	r7, #56	; 0x38
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	40020800 	.word	0x40020800
 80045f0:	40020c00 	.word	0x40020c00
 80045f4:	40005000 	.word	0x40005000

080045f8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b08e      	sub	sp, #56	; 0x38
 80045fc:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80045fe:	f107 031c 	add.w	r3, r7, #28
 8004602:	2200      	movs	r2, #0
 8004604:	601a      	str	r2, [r3, #0]
 8004606:	605a      	str	r2, [r3, #4]
 8004608:	609a      	str	r2, [r3, #8]
 800460a:	60da      	str	r2, [r3, #12]
 800460c:	611a      	str	r2, [r3, #16]
 800460e:	615a      	str	r2, [r3, #20]
 8004610:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004612:	1d3b      	adds	r3, r7, #4
 8004614:	2200      	movs	r2, #0
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	605a      	str	r2, [r3, #4]
 800461a:	609a      	str	r2, [r3, #8]
 800461c:	60da      	str	r2, [r3, #12]
 800461e:	611a      	str	r2, [r3, #16]
 8004620:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8004622:	2020      	movs	r0, #32
 8004624:	f7ff fef6 	bl	8004414 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8004628:	2004      	movs	r0, #4
 800462a:	f7ff fec3 	bl	80043b4 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration  
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800462e:	23c0      	movs	r3, #192	; 0xc0
 8004630:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004632:	2302      	movs	r3, #2
 8004634:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004636:	2303      	movs	r3, #3
 8004638:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800463a:	2300      	movs	r3, #0
 800463c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800463e:	2301      	movs	r3, #1
 8004640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004642:	2308      	movs	r3, #8
 8004644:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004646:	1d3b      	adds	r3, r7, #4
 8004648:	4619      	mov	r1, r3
 800464a:	4819      	ldr	r0, [pc, #100]	; (80046b0 <MX_USART6_UART_Init+0xb8>)
 800464c:	f7fc fe39 	bl	80012c2 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004650:	f7ff fe00 	bl	8004254 <__NVIC_GetPriorityGrouping>
 8004654:	4603      	mov	r3, r0
 8004656:	2200      	movs	r2, #0
 8004658:	2100      	movs	r1, #0
 800465a:	4618      	mov	r0, r3
 800465c:	f7ff fe50 	bl	8004300 <NVIC_EncodePriority>
 8004660:	4603      	mov	r3, r0
 8004662:	4619      	mov	r1, r3
 8004664:	2047      	movs	r0, #71	; 0x47
 8004666:	f7ff fe21 	bl	80042ac <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 800466a:	2047      	movs	r0, #71	; 0x47
 800466c:	f7ff fe00 	bl	8004270 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8004670:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004674:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004676:	2300      	movs	r3, #0
 8004678:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800467a:	2300      	movs	r3, #0
 800467c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800467e:	2300      	movs	r3, #0
 8004680:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004682:	230c      	movs	r3, #12
 8004684:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004686:	2300      	movs	r3, #0
 8004688:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800468a:	2300      	movs	r3, #0
 800468c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 800468e:	f107 031c 	add.w	r3, r7, #28
 8004692:	4619      	mov	r1, r3
 8004694:	4807      	ldr	r0, [pc, #28]	; (80046b4 <MX_USART6_UART_Init+0xbc>)
 8004696:	f7fd fc23 	bl	8001ee0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 800469a:	4806      	ldr	r0, [pc, #24]	; (80046b4 <MX_USART6_UART_Init+0xbc>)
 800469c:	f7ff fe73 	bl	8004386 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 80046a0:	4804      	ldr	r0, [pc, #16]	; (80046b4 <MX_USART6_UART_Init+0xbc>)
 80046a2:	f7ff fe60 	bl	8004366 <LL_USART_Enable>

}
 80046a6:	bf00      	nop
 80046a8:	3738      	adds	r7, #56	; 0x38
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	40020800 	.word	0x40020800
 80046b4:	40011400 	.word	0x40011400

080046b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80046b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80046f0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80046bc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80046be:	e003      	b.n	80046c8 <LoopCopyDataInit>

080046c0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80046c0:	4b0c      	ldr	r3, [pc, #48]	; (80046f4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80046c2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80046c4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80046c6:	3104      	adds	r1, #4

080046c8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80046c8:	480b      	ldr	r0, [pc, #44]	; (80046f8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80046ca:	4b0c      	ldr	r3, [pc, #48]	; (80046fc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80046cc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80046ce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80046d0:	d3f6      	bcc.n	80046c0 <CopyDataInit>
  ldr  r2, =_sbss
 80046d2:	4a0b      	ldr	r2, [pc, #44]	; (8004700 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80046d4:	e002      	b.n	80046dc <LoopFillZerobss>

080046d6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80046d6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80046d8:	f842 3b04 	str.w	r3, [r2], #4

080046dc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80046dc:	4b09      	ldr	r3, [pc, #36]	; (8004704 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80046de:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80046e0:	d3f9      	bcc.n	80046d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80046e2:	f7ff fc13 	bl	8003f0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80046e6:	f000 f817 	bl	8004718 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80046ea:	f7fe ffa5 	bl	8003638 <main>
  bx  lr    
 80046ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80046f0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80046f4:	08005a40 	.word	0x08005a40
  ldr  r0, =_sdata
 80046f8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80046fc:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8004700:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8004704:	20000198 	.word	0x20000198

08004708 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004708:	e7fe      	b.n	8004708 <ADC_IRQHandler>
	...

0800470c <__errno>:
 800470c:	4b01      	ldr	r3, [pc, #4]	; (8004714 <__errno+0x8>)
 800470e:	6818      	ldr	r0, [r3, #0]
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	2000000c 	.word	0x2000000c

08004718 <__libc_init_array>:
 8004718:	b570      	push	{r4, r5, r6, lr}
 800471a:	4d0d      	ldr	r5, [pc, #52]	; (8004750 <__libc_init_array+0x38>)
 800471c:	4c0d      	ldr	r4, [pc, #52]	; (8004754 <__libc_init_array+0x3c>)
 800471e:	1b64      	subs	r4, r4, r5
 8004720:	10a4      	asrs	r4, r4, #2
 8004722:	2600      	movs	r6, #0
 8004724:	42a6      	cmp	r6, r4
 8004726:	d109      	bne.n	800473c <__libc_init_array+0x24>
 8004728:	4d0b      	ldr	r5, [pc, #44]	; (8004758 <__libc_init_array+0x40>)
 800472a:	4c0c      	ldr	r4, [pc, #48]	; (800475c <__libc_init_array+0x44>)
 800472c:	f001 f824 	bl	8005778 <_init>
 8004730:	1b64      	subs	r4, r4, r5
 8004732:	10a4      	asrs	r4, r4, #2
 8004734:	2600      	movs	r6, #0
 8004736:	42a6      	cmp	r6, r4
 8004738:	d105      	bne.n	8004746 <__libc_init_array+0x2e>
 800473a:	bd70      	pop	{r4, r5, r6, pc}
 800473c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004740:	4798      	blx	r3
 8004742:	3601      	adds	r6, #1
 8004744:	e7ee      	b.n	8004724 <__libc_init_array+0xc>
 8004746:	f855 3b04 	ldr.w	r3, [r5], #4
 800474a:	4798      	blx	r3
 800474c:	3601      	adds	r6, #1
 800474e:	e7f2      	b.n	8004736 <__libc_init_array+0x1e>
 8004750:	08005a38 	.word	0x08005a38
 8004754:	08005a38 	.word	0x08005a38
 8004758:	08005a38 	.word	0x08005a38
 800475c:	08005a3c 	.word	0x08005a3c

08004760 <memset>:
 8004760:	4402      	add	r2, r0
 8004762:	4603      	mov	r3, r0
 8004764:	4293      	cmp	r3, r2
 8004766:	d100      	bne.n	800476a <memset+0xa>
 8004768:	4770      	bx	lr
 800476a:	f803 1b01 	strb.w	r1, [r3], #1
 800476e:	e7f9      	b.n	8004764 <memset+0x4>

08004770 <iprintf>:
 8004770:	b40f      	push	{r0, r1, r2, r3}
 8004772:	4b0a      	ldr	r3, [pc, #40]	; (800479c <iprintf+0x2c>)
 8004774:	b513      	push	{r0, r1, r4, lr}
 8004776:	681c      	ldr	r4, [r3, #0]
 8004778:	b124      	cbz	r4, 8004784 <iprintf+0x14>
 800477a:	69a3      	ldr	r3, [r4, #24]
 800477c:	b913      	cbnz	r3, 8004784 <iprintf+0x14>
 800477e:	4620      	mov	r0, r4
 8004780:	f000 fa5e 	bl	8004c40 <__sinit>
 8004784:	ab05      	add	r3, sp, #20
 8004786:	9a04      	ldr	r2, [sp, #16]
 8004788:	68a1      	ldr	r1, [r4, #8]
 800478a:	9301      	str	r3, [sp, #4]
 800478c:	4620      	mov	r0, r4
 800478e:	f000 fc67 	bl	8005060 <_vfiprintf_r>
 8004792:	b002      	add	sp, #8
 8004794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004798:	b004      	add	sp, #16
 800479a:	4770      	bx	lr
 800479c:	2000000c 	.word	0x2000000c

080047a0 <_puts_r>:
 80047a0:	b570      	push	{r4, r5, r6, lr}
 80047a2:	460e      	mov	r6, r1
 80047a4:	4605      	mov	r5, r0
 80047a6:	b118      	cbz	r0, 80047b0 <_puts_r+0x10>
 80047a8:	6983      	ldr	r3, [r0, #24]
 80047aa:	b90b      	cbnz	r3, 80047b0 <_puts_r+0x10>
 80047ac:	f000 fa48 	bl	8004c40 <__sinit>
 80047b0:	69ab      	ldr	r3, [r5, #24]
 80047b2:	68ac      	ldr	r4, [r5, #8]
 80047b4:	b913      	cbnz	r3, 80047bc <_puts_r+0x1c>
 80047b6:	4628      	mov	r0, r5
 80047b8:	f000 fa42 	bl	8004c40 <__sinit>
 80047bc:	4b2c      	ldr	r3, [pc, #176]	; (8004870 <_puts_r+0xd0>)
 80047be:	429c      	cmp	r4, r3
 80047c0:	d120      	bne.n	8004804 <_puts_r+0x64>
 80047c2:	686c      	ldr	r4, [r5, #4]
 80047c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047c6:	07db      	lsls	r3, r3, #31
 80047c8:	d405      	bmi.n	80047d6 <_puts_r+0x36>
 80047ca:	89a3      	ldrh	r3, [r4, #12]
 80047cc:	0598      	lsls	r0, r3, #22
 80047ce:	d402      	bmi.n	80047d6 <_puts_r+0x36>
 80047d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047d2:	f000 fad3 	bl	8004d7c <__retarget_lock_acquire_recursive>
 80047d6:	89a3      	ldrh	r3, [r4, #12]
 80047d8:	0719      	lsls	r1, r3, #28
 80047da:	d51d      	bpl.n	8004818 <_puts_r+0x78>
 80047dc:	6923      	ldr	r3, [r4, #16]
 80047de:	b1db      	cbz	r3, 8004818 <_puts_r+0x78>
 80047e0:	3e01      	subs	r6, #1
 80047e2:	68a3      	ldr	r3, [r4, #8]
 80047e4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80047e8:	3b01      	subs	r3, #1
 80047ea:	60a3      	str	r3, [r4, #8]
 80047ec:	bb39      	cbnz	r1, 800483e <_puts_r+0x9e>
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	da38      	bge.n	8004864 <_puts_r+0xc4>
 80047f2:	4622      	mov	r2, r4
 80047f4:	210a      	movs	r1, #10
 80047f6:	4628      	mov	r0, r5
 80047f8:	f000 f848 	bl	800488c <__swbuf_r>
 80047fc:	3001      	adds	r0, #1
 80047fe:	d011      	beq.n	8004824 <_puts_r+0x84>
 8004800:	250a      	movs	r5, #10
 8004802:	e011      	b.n	8004828 <_puts_r+0x88>
 8004804:	4b1b      	ldr	r3, [pc, #108]	; (8004874 <_puts_r+0xd4>)
 8004806:	429c      	cmp	r4, r3
 8004808:	d101      	bne.n	800480e <_puts_r+0x6e>
 800480a:	68ac      	ldr	r4, [r5, #8]
 800480c:	e7da      	b.n	80047c4 <_puts_r+0x24>
 800480e:	4b1a      	ldr	r3, [pc, #104]	; (8004878 <_puts_r+0xd8>)
 8004810:	429c      	cmp	r4, r3
 8004812:	bf08      	it	eq
 8004814:	68ec      	ldreq	r4, [r5, #12]
 8004816:	e7d5      	b.n	80047c4 <_puts_r+0x24>
 8004818:	4621      	mov	r1, r4
 800481a:	4628      	mov	r0, r5
 800481c:	f000 f888 	bl	8004930 <__swsetup_r>
 8004820:	2800      	cmp	r0, #0
 8004822:	d0dd      	beq.n	80047e0 <_puts_r+0x40>
 8004824:	f04f 35ff 	mov.w	r5, #4294967295
 8004828:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800482a:	07da      	lsls	r2, r3, #31
 800482c:	d405      	bmi.n	800483a <_puts_r+0x9a>
 800482e:	89a3      	ldrh	r3, [r4, #12]
 8004830:	059b      	lsls	r3, r3, #22
 8004832:	d402      	bmi.n	800483a <_puts_r+0x9a>
 8004834:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004836:	f000 faa2 	bl	8004d7e <__retarget_lock_release_recursive>
 800483a:	4628      	mov	r0, r5
 800483c:	bd70      	pop	{r4, r5, r6, pc}
 800483e:	2b00      	cmp	r3, #0
 8004840:	da04      	bge.n	800484c <_puts_r+0xac>
 8004842:	69a2      	ldr	r2, [r4, #24]
 8004844:	429a      	cmp	r2, r3
 8004846:	dc06      	bgt.n	8004856 <_puts_r+0xb6>
 8004848:	290a      	cmp	r1, #10
 800484a:	d004      	beq.n	8004856 <_puts_r+0xb6>
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	1c5a      	adds	r2, r3, #1
 8004850:	6022      	str	r2, [r4, #0]
 8004852:	7019      	strb	r1, [r3, #0]
 8004854:	e7c5      	b.n	80047e2 <_puts_r+0x42>
 8004856:	4622      	mov	r2, r4
 8004858:	4628      	mov	r0, r5
 800485a:	f000 f817 	bl	800488c <__swbuf_r>
 800485e:	3001      	adds	r0, #1
 8004860:	d1bf      	bne.n	80047e2 <_puts_r+0x42>
 8004862:	e7df      	b.n	8004824 <_puts_r+0x84>
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	250a      	movs	r5, #10
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	6022      	str	r2, [r4, #0]
 800486c:	701d      	strb	r5, [r3, #0]
 800486e:	e7db      	b.n	8004828 <_puts_r+0x88>
 8004870:	080059bc 	.word	0x080059bc
 8004874:	080059dc 	.word	0x080059dc
 8004878:	0800599c 	.word	0x0800599c

0800487c <puts>:
 800487c:	4b02      	ldr	r3, [pc, #8]	; (8004888 <puts+0xc>)
 800487e:	4601      	mov	r1, r0
 8004880:	6818      	ldr	r0, [r3, #0]
 8004882:	f7ff bf8d 	b.w	80047a0 <_puts_r>
 8004886:	bf00      	nop
 8004888:	2000000c 	.word	0x2000000c

0800488c <__swbuf_r>:
 800488c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488e:	460e      	mov	r6, r1
 8004890:	4614      	mov	r4, r2
 8004892:	4605      	mov	r5, r0
 8004894:	b118      	cbz	r0, 800489e <__swbuf_r+0x12>
 8004896:	6983      	ldr	r3, [r0, #24]
 8004898:	b90b      	cbnz	r3, 800489e <__swbuf_r+0x12>
 800489a:	f000 f9d1 	bl	8004c40 <__sinit>
 800489e:	4b21      	ldr	r3, [pc, #132]	; (8004924 <__swbuf_r+0x98>)
 80048a0:	429c      	cmp	r4, r3
 80048a2:	d12b      	bne.n	80048fc <__swbuf_r+0x70>
 80048a4:	686c      	ldr	r4, [r5, #4]
 80048a6:	69a3      	ldr	r3, [r4, #24]
 80048a8:	60a3      	str	r3, [r4, #8]
 80048aa:	89a3      	ldrh	r3, [r4, #12]
 80048ac:	071a      	lsls	r2, r3, #28
 80048ae:	d52f      	bpl.n	8004910 <__swbuf_r+0x84>
 80048b0:	6923      	ldr	r3, [r4, #16]
 80048b2:	b36b      	cbz	r3, 8004910 <__swbuf_r+0x84>
 80048b4:	6923      	ldr	r3, [r4, #16]
 80048b6:	6820      	ldr	r0, [r4, #0]
 80048b8:	1ac0      	subs	r0, r0, r3
 80048ba:	6963      	ldr	r3, [r4, #20]
 80048bc:	b2f6      	uxtb	r6, r6
 80048be:	4283      	cmp	r3, r0
 80048c0:	4637      	mov	r7, r6
 80048c2:	dc04      	bgt.n	80048ce <__swbuf_r+0x42>
 80048c4:	4621      	mov	r1, r4
 80048c6:	4628      	mov	r0, r5
 80048c8:	f000 f926 	bl	8004b18 <_fflush_r>
 80048cc:	bb30      	cbnz	r0, 800491c <__swbuf_r+0x90>
 80048ce:	68a3      	ldr	r3, [r4, #8]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	60a3      	str	r3, [r4, #8]
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	1c5a      	adds	r2, r3, #1
 80048d8:	6022      	str	r2, [r4, #0]
 80048da:	701e      	strb	r6, [r3, #0]
 80048dc:	6963      	ldr	r3, [r4, #20]
 80048de:	3001      	adds	r0, #1
 80048e0:	4283      	cmp	r3, r0
 80048e2:	d004      	beq.n	80048ee <__swbuf_r+0x62>
 80048e4:	89a3      	ldrh	r3, [r4, #12]
 80048e6:	07db      	lsls	r3, r3, #31
 80048e8:	d506      	bpl.n	80048f8 <__swbuf_r+0x6c>
 80048ea:	2e0a      	cmp	r6, #10
 80048ec:	d104      	bne.n	80048f8 <__swbuf_r+0x6c>
 80048ee:	4621      	mov	r1, r4
 80048f0:	4628      	mov	r0, r5
 80048f2:	f000 f911 	bl	8004b18 <_fflush_r>
 80048f6:	b988      	cbnz	r0, 800491c <__swbuf_r+0x90>
 80048f8:	4638      	mov	r0, r7
 80048fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048fc:	4b0a      	ldr	r3, [pc, #40]	; (8004928 <__swbuf_r+0x9c>)
 80048fe:	429c      	cmp	r4, r3
 8004900:	d101      	bne.n	8004906 <__swbuf_r+0x7a>
 8004902:	68ac      	ldr	r4, [r5, #8]
 8004904:	e7cf      	b.n	80048a6 <__swbuf_r+0x1a>
 8004906:	4b09      	ldr	r3, [pc, #36]	; (800492c <__swbuf_r+0xa0>)
 8004908:	429c      	cmp	r4, r3
 800490a:	bf08      	it	eq
 800490c:	68ec      	ldreq	r4, [r5, #12]
 800490e:	e7ca      	b.n	80048a6 <__swbuf_r+0x1a>
 8004910:	4621      	mov	r1, r4
 8004912:	4628      	mov	r0, r5
 8004914:	f000 f80c 	bl	8004930 <__swsetup_r>
 8004918:	2800      	cmp	r0, #0
 800491a:	d0cb      	beq.n	80048b4 <__swbuf_r+0x28>
 800491c:	f04f 37ff 	mov.w	r7, #4294967295
 8004920:	e7ea      	b.n	80048f8 <__swbuf_r+0x6c>
 8004922:	bf00      	nop
 8004924:	080059bc 	.word	0x080059bc
 8004928:	080059dc 	.word	0x080059dc
 800492c:	0800599c 	.word	0x0800599c

08004930 <__swsetup_r>:
 8004930:	4b32      	ldr	r3, [pc, #200]	; (80049fc <__swsetup_r+0xcc>)
 8004932:	b570      	push	{r4, r5, r6, lr}
 8004934:	681d      	ldr	r5, [r3, #0]
 8004936:	4606      	mov	r6, r0
 8004938:	460c      	mov	r4, r1
 800493a:	b125      	cbz	r5, 8004946 <__swsetup_r+0x16>
 800493c:	69ab      	ldr	r3, [r5, #24]
 800493e:	b913      	cbnz	r3, 8004946 <__swsetup_r+0x16>
 8004940:	4628      	mov	r0, r5
 8004942:	f000 f97d 	bl	8004c40 <__sinit>
 8004946:	4b2e      	ldr	r3, [pc, #184]	; (8004a00 <__swsetup_r+0xd0>)
 8004948:	429c      	cmp	r4, r3
 800494a:	d10f      	bne.n	800496c <__swsetup_r+0x3c>
 800494c:	686c      	ldr	r4, [r5, #4]
 800494e:	89a3      	ldrh	r3, [r4, #12]
 8004950:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004954:	0719      	lsls	r1, r3, #28
 8004956:	d42c      	bmi.n	80049b2 <__swsetup_r+0x82>
 8004958:	06dd      	lsls	r5, r3, #27
 800495a:	d411      	bmi.n	8004980 <__swsetup_r+0x50>
 800495c:	2309      	movs	r3, #9
 800495e:	6033      	str	r3, [r6, #0]
 8004960:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004964:	81a3      	strh	r3, [r4, #12]
 8004966:	f04f 30ff 	mov.w	r0, #4294967295
 800496a:	e03e      	b.n	80049ea <__swsetup_r+0xba>
 800496c:	4b25      	ldr	r3, [pc, #148]	; (8004a04 <__swsetup_r+0xd4>)
 800496e:	429c      	cmp	r4, r3
 8004970:	d101      	bne.n	8004976 <__swsetup_r+0x46>
 8004972:	68ac      	ldr	r4, [r5, #8]
 8004974:	e7eb      	b.n	800494e <__swsetup_r+0x1e>
 8004976:	4b24      	ldr	r3, [pc, #144]	; (8004a08 <__swsetup_r+0xd8>)
 8004978:	429c      	cmp	r4, r3
 800497a:	bf08      	it	eq
 800497c:	68ec      	ldreq	r4, [r5, #12]
 800497e:	e7e6      	b.n	800494e <__swsetup_r+0x1e>
 8004980:	0758      	lsls	r0, r3, #29
 8004982:	d512      	bpl.n	80049aa <__swsetup_r+0x7a>
 8004984:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004986:	b141      	cbz	r1, 800499a <__swsetup_r+0x6a>
 8004988:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800498c:	4299      	cmp	r1, r3
 800498e:	d002      	beq.n	8004996 <__swsetup_r+0x66>
 8004990:	4630      	mov	r0, r6
 8004992:	f000 fa5b 	bl	8004e4c <_free_r>
 8004996:	2300      	movs	r3, #0
 8004998:	6363      	str	r3, [r4, #52]	; 0x34
 800499a:	89a3      	ldrh	r3, [r4, #12]
 800499c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80049a0:	81a3      	strh	r3, [r4, #12]
 80049a2:	2300      	movs	r3, #0
 80049a4:	6063      	str	r3, [r4, #4]
 80049a6:	6923      	ldr	r3, [r4, #16]
 80049a8:	6023      	str	r3, [r4, #0]
 80049aa:	89a3      	ldrh	r3, [r4, #12]
 80049ac:	f043 0308 	orr.w	r3, r3, #8
 80049b0:	81a3      	strh	r3, [r4, #12]
 80049b2:	6923      	ldr	r3, [r4, #16]
 80049b4:	b94b      	cbnz	r3, 80049ca <__swsetup_r+0x9a>
 80049b6:	89a3      	ldrh	r3, [r4, #12]
 80049b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80049bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049c0:	d003      	beq.n	80049ca <__swsetup_r+0x9a>
 80049c2:	4621      	mov	r1, r4
 80049c4:	4630      	mov	r0, r6
 80049c6:	f000 fa01 	bl	8004dcc <__smakebuf_r>
 80049ca:	89a0      	ldrh	r0, [r4, #12]
 80049cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80049d0:	f010 0301 	ands.w	r3, r0, #1
 80049d4:	d00a      	beq.n	80049ec <__swsetup_r+0xbc>
 80049d6:	2300      	movs	r3, #0
 80049d8:	60a3      	str	r3, [r4, #8]
 80049da:	6963      	ldr	r3, [r4, #20]
 80049dc:	425b      	negs	r3, r3
 80049de:	61a3      	str	r3, [r4, #24]
 80049e0:	6923      	ldr	r3, [r4, #16]
 80049e2:	b943      	cbnz	r3, 80049f6 <__swsetup_r+0xc6>
 80049e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80049e8:	d1ba      	bne.n	8004960 <__swsetup_r+0x30>
 80049ea:	bd70      	pop	{r4, r5, r6, pc}
 80049ec:	0781      	lsls	r1, r0, #30
 80049ee:	bf58      	it	pl
 80049f0:	6963      	ldrpl	r3, [r4, #20]
 80049f2:	60a3      	str	r3, [r4, #8]
 80049f4:	e7f4      	b.n	80049e0 <__swsetup_r+0xb0>
 80049f6:	2000      	movs	r0, #0
 80049f8:	e7f7      	b.n	80049ea <__swsetup_r+0xba>
 80049fa:	bf00      	nop
 80049fc:	2000000c 	.word	0x2000000c
 8004a00:	080059bc 	.word	0x080059bc
 8004a04:	080059dc 	.word	0x080059dc
 8004a08:	0800599c 	.word	0x0800599c

08004a0c <__sflush_r>:
 8004a0c:	898a      	ldrh	r2, [r1, #12]
 8004a0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a12:	4605      	mov	r5, r0
 8004a14:	0710      	lsls	r0, r2, #28
 8004a16:	460c      	mov	r4, r1
 8004a18:	d458      	bmi.n	8004acc <__sflush_r+0xc0>
 8004a1a:	684b      	ldr	r3, [r1, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	dc05      	bgt.n	8004a2c <__sflush_r+0x20>
 8004a20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	dc02      	bgt.n	8004a2c <__sflush_r+0x20>
 8004a26:	2000      	movs	r0, #0
 8004a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a2e:	2e00      	cmp	r6, #0
 8004a30:	d0f9      	beq.n	8004a26 <__sflush_r+0x1a>
 8004a32:	2300      	movs	r3, #0
 8004a34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a38:	682f      	ldr	r7, [r5, #0]
 8004a3a:	602b      	str	r3, [r5, #0]
 8004a3c:	d032      	beq.n	8004aa4 <__sflush_r+0x98>
 8004a3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a40:	89a3      	ldrh	r3, [r4, #12]
 8004a42:	075a      	lsls	r2, r3, #29
 8004a44:	d505      	bpl.n	8004a52 <__sflush_r+0x46>
 8004a46:	6863      	ldr	r3, [r4, #4]
 8004a48:	1ac0      	subs	r0, r0, r3
 8004a4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a4c:	b10b      	cbz	r3, 8004a52 <__sflush_r+0x46>
 8004a4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a50:	1ac0      	subs	r0, r0, r3
 8004a52:	2300      	movs	r3, #0
 8004a54:	4602      	mov	r2, r0
 8004a56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a58:	6a21      	ldr	r1, [r4, #32]
 8004a5a:	4628      	mov	r0, r5
 8004a5c:	47b0      	blx	r6
 8004a5e:	1c43      	adds	r3, r0, #1
 8004a60:	89a3      	ldrh	r3, [r4, #12]
 8004a62:	d106      	bne.n	8004a72 <__sflush_r+0x66>
 8004a64:	6829      	ldr	r1, [r5, #0]
 8004a66:	291d      	cmp	r1, #29
 8004a68:	d82c      	bhi.n	8004ac4 <__sflush_r+0xb8>
 8004a6a:	4a2a      	ldr	r2, [pc, #168]	; (8004b14 <__sflush_r+0x108>)
 8004a6c:	40ca      	lsrs	r2, r1
 8004a6e:	07d6      	lsls	r6, r2, #31
 8004a70:	d528      	bpl.n	8004ac4 <__sflush_r+0xb8>
 8004a72:	2200      	movs	r2, #0
 8004a74:	6062      	str	r2, [r4, #4]
 8004a76:	04d9      	lsls	r1, r3, #19
 8004a78:	6922      	ldr	r2, [r4, #16]
 8004a7a:	6022      	str	r2, [r4, #0]
 8004a7c:	d504      	bpl.n	8004a88 <__sflush_r+0x7c>
 8004a7e:	1c42      	adds	r2, r0, #1
 8004a80:	d101      	bne.n	8004a86 <__sflush_r+0x7a>
 8004a82:	682b      	ldr	r3, [r5, #0]
 8004a84:	b903      	cbnz	r3, 8004a88 <__sflush_r+0x7c>
 8004a86:	6560      	str	r0, [r4, #84]	; 0x54
 8004a88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a8a:	602f      	str	r7, [r5, #0]
 8004a8c:	2900      	cmp	r1, #0
 8004a8e:	d0ca      	beq.n	8004a26 <__sflush_r+0x1a>
 8004a90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a94:	4299      	cmp	r1, r3
 8004a96:	d002      	beq.n	8004a9e <__sflush_r+0x92>
 8004a98:	4628      	mov	r0, r5
 8004a9a:	f000 f9d7 	bl	8004e4c <_free_r>
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	6360      	str	r0, [r4, #52]	; 0x34
 8004aa2:	e7c1      	b.n	8004a28 <__sflush_r+0x1c>
 8004aa4:	6a21      	ldr	r1, [r4, #32]
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	4628      	mov	r0, r5
 8004aaa:	47b0      	blx	r6
 8004aac:	1c41      	adds	r1, r0, #1
 8004aae:	d1c7      	bne.n	8004a40 <__sflush_r+0x34>
 8004ab0:	682b      	ldr	r3, [r5, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0c4      	beq.n	8004a40 <__sflush_r+0x34>
 8004ab6:	2b1d      	cmp	r3, #29
 8004ab8:	d001      	beq.n	8004abe <__sflush_r+0xb2>
 8004aba:	2b16      	cmp	r3, #22
 8004abc:	d101      	bne.n	8004ac2 <__sflush_r+0xb6>
 8004abe:	602f      	str	r7, [r5, #0]
 8004ac0:	e7b1      	b.n	8004a26 <__sflush_r+0x1a>
 8004ac2:	89a3      	ldrh	r3, [r4, #12]
 8004ac4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ac8:	81a3      	strh	r3, [r4, #12]
 8004aca:	e7ad      	b.n	8004a28 <__sflush_r+0x1c>
 8004acc:	690f      	ldr	r7, [r1, #16]
 8004ace:	2f00      	cmp	r7, #0
 8004ad0:	d0a9      	beq.n	8004a26 <__sflush_r+0x1a>
 8004ad2:	0793      	lsls	r3, r2, #30
 8004ad4:	680e      	ldr	r6, [r1, #0]
 8004ad6:	bf08      	it	eq
 8004ad8:	694b      	ldreq	r3, [r1, #20]
 8004ada:	600f      	str	r7, [r1, #0]
 8004adc:	bf18      	it	ne
 8004ade:	2300      	movne	r3, #0
 8004ae0:	eba6 0807 	sub.w	r8, r6, r7
 8004ae4:	608b      	str	r3, [r1, #8]
 8004ae6:	f1b8 0f00 	cmp.w	r8, #0
 8004aea:	dd9c      	ble.n	8004a26 <__sflush_r+0x1a>
 8004aec:	6a21      	ldr	r1, [r4, #32]
 8004aee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004af0:	4643      	mov	r3, r8
 8004af2:	463a      	mov	r2, r7
 8004af4:	4628      	mov	r0, r5
 8004af6:	47b0      	blx	r6
 8004af8:	2800      	cmp	r0, #0
 8004afa:	dc06      	bgt.n	8004b0a <__sflush_r+0xfe>
 8004afc:	89a3      	ldrh	r3, [r4, #12]
 8004afe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b02:	81a3      	strh	r3, [r4, #12]
 8004b04:	f04f 30ff 	mov.w	r0, #4294967295
 8004b08:	e78e      	b.n	8004a28 <__sflush_r+0x1c>
 8004b0a:	4407      	add	r7, r0
 8004b0c:	eba8 0800 	sub.w	r8, r8, r0
 8004b10:	e7e9      	b.n	8004ae6 <__sflush_r+0xda>
 8004b12:	bf00      	nop
 8004b14:	20400001 	.word	0x20400001

08004b18 <_fflush_r>:
 8004b18:	b538      	push	{r3, r4, r5, lr}
 8004b1a:	690b      	ldr	r3, [r1, #16]
 8004b1c:	4605      	mov	r5, r0
 8004b1e:	460c      	mov	r4, r1
 8004b20:	b913      	cbnz	r3, 8004b28 <_fflush_r+0x10>
 8004b22:	2500      	movs	r5, #0
 8004b24:	4628      	mov	r0, r5
 8004b26:	bd38      	pop	{r3, r4, r5, pc}
 8004b28:	b118      	cbz	r0, 8004b32 <_fflush_r+0x1a>
 8004b2a:	6983      	ldr	r3, [r0, #24]
 8004b2c:	b90b      	cbnz	r3, 8004b32 <_fflush_r+0x1a>
 8004b2e:	f000 f887 	bl	8004c40 <__sinit>
 8004b32:	4b14      	ldr	r3, [pc, #80]	; (8004b84 <_fflush_r+0x6c>)
 8004b34:	429c      	cmp	r4, r3
 8004b36:	d11b      	bne.n	8004b70 <_fflush_r+0x58>
 8004b38:	686c      	ldr	r4, [r5, #4]
 8004b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0ef      	beq.n	8004b22 <_fflush_r+0xa>
 8004b42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004b44:	07d0      	lsls	r0, r2, #31
 8004b46:	d404      	bmi.n	8004b52 <_fflush_r+0x3a>
 8004b48:	0599      	lsls	r1, r3, #22
 8004b4a:	d402      	bmi.n	8004b52 <_fflush_r+0x3a>
 8004b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b4e:	f000 f915 	bl	8004d7c <__retarget_lock_acquire_recursive>
 8004b52:	4628      	mov	r0, r5
 8004b54:	4621      	mov	r1, r4
 8004b56:	f7ff ff59 	bl	8004a0c <__sflush_r>
 8004b5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b5c:	07da      	lsls	r2, r3, #31
 8004b5e:	4605      	mov	r5, r0
 8004b60:	d4e0      	bmi.n	8004b24 <_fflush_r+0xc>
 8004b62:	89a3      	ldrh	r3, [r4, #12]
 8004b64:	059b      	lsls	r3, r3, #22
 8004b66:	d4dd      	bmi.n	8004b24 <_fflush_r+0xc>
 8004b68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b6a:	f000 f908 	bl	8004d7e <__retarget_lock_release_recursive>
 8004b6e:	e7d9      	b.n	8004b24 <_fflush_r+0xc>
 8004b70:	4b05      	ldr	r3, [pc, #20]	; (8004b88 <_fflush_r+0x70>)
 8004b72:	429c      	cmp	r4, r3
 8004b74:	d101      	bne.n	8004b7a <_fflush_r+0x62>
 8004b76:	68ac      	ldr	r4, [r5, #8]
 8004b78:	e7df      	b.n	8004b3a <_fflush_r+0x22>
 8004b7a:	4b04      	ldr	r3, [pc, #16]	; (8004b8c <_fflush_r+0x74>)
 8004b7c:	429c      	cmp	r4, r3
 8004b7e:	bf08      	it	eq
 8004b80:	68ec      	ldreq	r4, [r5, #12]
 8004b82:	e7da      	b.n	8004b3a <_fflush_r+0x22>
 8004b84:	080059bc 	.word	0x080059bc
 8004b88:	080059dc 	.word	0x080059dc
 8004b8c:	0800599c 	.word	0x0800599c

08004b90 <std>:
 8004b90:	2300      	movs	r3, #0
 8004b92:	b510      	push	{r4, lr}
 8004b94:	4604      	mov	r4, r0
 8004b96:	e9c0 3300 	strd	r3, r3, [r0]
 8004b9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b9e:	6083      	str	r3, [r0, #8]
 8004ba0:	8181      	strh	r1, [r0, #12]
 8004ba2:	6643      	str	r3, [r0, #100]	; 0x64
 8004ba4:	81c2      	strh	r2, [r0, #14]
 8004ba6:	6183      	str	r3, [r0, #24]
 8004ba8:	4619      	mov	r1, r3
 8004baa:	2208      	movs	r2, #8
 8004bac:	305c      	adds	r0, #92	; 0x5c
 8004bae:	f7ff fdd7 	bl	8004760 <memset>
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <std+0x38>)
 8004bb4:	6263      	str	r3, [r4, #36]	; 0x24
 8004bb6:	4b05      	ldr	r3, [pc, #20]	; (8004bcc <std+0x3c>)
 8004bb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8004bba:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <std+0x40>)
 8004bbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004bbe:	4b05      	ldr	r3, [pc, #20]	; (8004bd4 <std+0x44>)
 8004bc0:	6224      	str	r4, [r4, #32]
 8004bc2:	6323      	str	r3, [r4, #48]	; 0x30
 8004bc4:	bd10      	pop	{r4, pc}
 8004bc6:	bf00      	nop
 8004bc8:	08005609 	.word	0x08005609
 8004bcc:	0800562b 	.word	0x0800562b
 8004bd0:	08005663 	.word	0x08005663
 8004bd4:	08005687 	.word	0x08005687

08004bd8 <_cleanup_r>:
 8004bd8:	4901      	ldr	r1, [pc, #4]	; (8004be0 <_cleanup_r+0x8>)
 8004bda:	f000 b8af 	b.w	8004d3c <_fwalk_reent>
 8004bde:	bf00      	nop
 8004be0:	08004b19 	.word	0x08004b19

08004be4 <__sfmoreglue>:
 8004be4:	b570      	push	{r4, r5, r6, lr}
 8004be6:	2268      	movs	r2, #104	; 0x68
 8004be8:	1e4d      	subs	r5, r1, #1
 8004bea:	4355      	muls	r5, r2
 8004bec:	460e      	mov	r6, r1
 8004bee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004bf2:	f000 f997 	bl	8004f24 <_malloc_r>
 8004bf6:	4604      	mov	r4, r0
 8004bf8:	b140      	cbz	r0, 8004c0c <__sfmoreglue+0x28>
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	e9c0 1600 	strd	r1, r6, [r0]
 8004c00:	300c      	adds	r0, #12
 8004c02:	60a0      	str	r0, [r4, #8]
 8004c04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004c08:	f7ff fdaa 	bl	8004760 <memset>
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	bd70      	pop	{r4, r5, r6, pc}

08004c10 <__sfp_lock_acquire>:
 8004c10:	4801      	ldr	r0, [pc, #4]	; (8004c18 <__sfp_lock_acquire+0x8>)
 8004c12:	f000 b8b3 	b.w	8004d7c <__retarget_lock_acquire_recursive>
 8004c16:	bf00      	nop
 8004c18:	20000189 	.word	0x20000189

08004c1c <__sfp_lock_release>:
 8004c1c:	4801      	ldr	r0, [pc, #4]	; (8004c24 <__sfp_lock_release+0x8>)
 8004c1e:	f000 b8ae 	b.w	8004d7e <__retarget_lock_release_recursive>
 8004c22:	bf00      	nop
 8004c24:	20000189 	.word	0x20000189

08004c28 <__sinit_lock_acquire>:
 8004c28:	4801      	ldr	r0, [pc, #4]	; (8004c30 <__sinit_lock_acquire+0x8>)
 8004c2a:	f000 b8a7 	b.w	8004d7c <__retarget_lock_acquire_recursive>
 8004c2e:	bf00      	nop
 8004c30:	2000018a 	.word	0x2000018a

08004c34 <__sinit_lock_release>:
 8004c34:	4801      	ldr	r0, [pc, #4]	; (8004c3c <__sinit_lock_release+0x8>)
 8004c36:	f000 b8a2 	b.w	8004d7e <__retarget_lock_release_recursive>
 8004c3a:	bf00      	nop
 8004c3c:	2000018a 	.word	0x2000018a

08004c40 <__sinit>:
 8004c40:	b510      	push	{r4, lr}
 8004c42:	4604      	mov	r4, r0
 8004c44:	f7ff fff0 	bl	8004c28 <__sinit_lock_acquire>
 8004c48:	69a3      	ldr	r3, [r4, #24]
 8004c4a:	b11b      	cbz	r3, 8004c54 <__sinit+0x14>
 8004c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c50:	f7ff bff0 	b.w	8004c34 <__sinit_lock_release>
 8004c54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004c58:	6523      	str	r3, [r4, #80]	; 0x50
 8004c5a:	4b13      	ldr	r3, [pc, #76]	; (8004ca8 <__sinit+0x68>)
 8004c5c:	4a13      	ldr	r2, [pc, #76]	; (8004cac <__sinit+0x6c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	62a2      	str	r2, [r4, #40]	; 0x28
 8004c62:	42a3      	cmp	r3, r4
 8004c64:	bf04      	itt	eq
 8004c66:	2301      	moveq	r3, #1
 8004c68:	61a3      	streq	r3, [r4, #24]
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	f000 f820 	bl	8004cb0 <__sfp>
 8004c70:	6060      	str	r0, [r4, #4]
 8004c72:	4620      	mov	r0, r4
 8004c74:	f000 f81c 	bl	8004cb0 <__sfp>
 8004c78:	60a0      	str	r0, [r4, #8]
 8004c7a:	4620      	mov	r0, r4
 8004c7c:	f000 f818 	bl	8004cb0 <__sfp>
 8004c80:	2200      	movs	r2, #0
 8004c82:	60e0      	str	r0, [r4, #12]
 8004c84:	2104      	movs	r1, #4
 8004c86:	6860      	ldr	r0, [r4, #4]
 8004c88:	f7ff ff82 	bl	8004b90 <std>
 8004c8c:	68a0      	ldr	r0, [r4, #8]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	2109      	movs	r1, #9
 8004c92:	f7ff ff7d 	bl	8004b90 <std>
 8004c96:	68e0      	ldr	r0, [r4, #12]
 8004c98:	2202      	movs	r2, #2
 8004c9a:	2112      	movs	r1, #18
 8004c9c:	f7ff ff78 	bl	8004b90 <std>
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	61a3      	str	r3, [r4, #24]
 8004ca4:	e7d2      	b.n	8004c4c <__sinit+0xc>
 8004ca6:	bf00      	nop
 8004ca8:	08005998 	.word	0x08005998
 8004cac:	08004bd9 	.word	0x08004bd9

08004cb0 <__sfp>:
 8004cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb2:	4607      	mov	r7, r0
 8004cb4:	f7ff ffac 	bl	8004c10 <__sfp_lock_acquire>
 8004cb8:	4b1e      	ldr	r3, [pc, #120]	; (8004d34 <__sfp+0x84>)
 8004cba:	681e      	ldr	r6, [r3, #0]
 8004cbc:	69b3      	ldr	r3, [r6, #24]
 8004cbe:	b913      	cbnz	r3, 8004cc6 <__sfp+0x16>
 8004cc0:	4630      	mov	r0, r6
 8004cc2:	f7ff ffbd 	bl	8004c40 <__sinit>
 8004cc6:	3648      	adds	r6, #72	; 0x48
 8004cc8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	d503      	bpl.n	8004cd8 <__sfp+0x28>
 8004cd0:	6833      	ldr	r3, [r6, #0]
 8004cd2:	b30b      	cbz	r3, 8004d18 <__sfp+0x68>
 8004cd4:	6836      	ldr	r6, [r6, #0]
 8004cd6:	e7f7      	b.n	8004cc8 <__sfp+0x18>
 8004cd8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004cdc:	b9d5      	cbnz	r5, 8004d14 <__sfp+0x64>
 8004cde:	4b16      	ldr	r3, [pc, #88]	; (8004d38 <__sfp+0x88>)
 8004ce0:	60e3      	str	r3, [r4, #12]
 8004ce2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004ce6:	6665      	str	r5, [r4, #100]	; 0x64
 8004ce8:	f000 f847 	bl	8004d7a <__retarget_lock_init_recursive>
 8004cec:	f7ff ff96 	bl	8004c1c <__sfp_lock_release>
 8004cf0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004cf4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004cf8:	6025      	str	r5, [r4, #0]
 8004cfa:	61a5      	str	r5, [r4, #24]
 8004cfc:	2208      	movs	r2, #8
 8004cfe:	4629      	mov	r1, r5
 8004d00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004d04:	f7ff fd2c 	bl	8004760 <memset>
 8004d08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004d0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004d10:	4620      	mov	r0, r4
 8004d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d14:	3468      	adds	r4, #104	; 0x68
 8004d16:	e7d9      	b.n	8004ccc <__sfp+0x1c>
 8004d18:	2104      	movs	r1, #4
 8004d1a:	4638      	mov	r0, r7
 8004d1c:	f7ff ff62 	bl	8004be4 <__sfmoreglue>
 8004d20:	4604      	mov	r4, r0
 8004d22:	6030      	str	r0, [r6, #0]
 8004d24:	2800      	cmp	r0, #0
 8004d26:	d1d5      	bne.n	8004cd4 <__sfp+0x24>
 8004d28:	f7ff ff78 	bl	8004c1c <__sfp_lock_release>
 8004d2c:	230c      	movs	r3, #12
 8004d2e:	603b      	str	r3, [r7, #0]
 8004d30:	e7ee      	b.n	8004d10 <__sfp+0x60>
 8004d32:	bf00      	nop
 8004d34:	08005998 	.word	0x08005998
 8004d38:	ffff0001 	.word	0xffff0001

08004d3c <_fwalk_reent>:
 8004d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d40:	4606      	mov	r6, r0
 8004d42:	4688      	mov	r8, r1
 8004d44:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004d48:	2700      	movs	r7, #0
 8004d4a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d4e:	f1b9 0901 	subs.w	r9, r9, #1
 8004d52:	d505      	bpl.n	8004d60 <_fwalk_reent+0x24>
 8004d54:	6824      	ldr	r4, [r4, #0]
 8004d56:	2c00      	cmp	r4, #0
 8004d58:	d1f7      	bne.n	8004d4a <_fwalk_reent+0xe>
 8004d5a:	4638      	mov	r0, r7
 8004d5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d60:	89ab      	ldrh	r3, [r5, #12]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d907      	bls.n	8004d76 <_fwalk_reent+0x3a>
 8004d66:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	d003      	beq.n	8004d76 <_fwalk_reent+0x3a>
 8004d6e:	4629      	mov	r1, r5
 8004d70:	4630      	mov	r0, r6
 8004d72:	47c0      	blx	r8
 8004d74:	4307      	orrs	r7, r0
 8004d76:	3568      	adds	r5, #104	; 0x68
 8004d78:	e7e9      	b.n	8004d4e <_fwalk_reent+0x12>

08004d7a <__retarget_lock_init_recursive>:
 8004d7a:	4770      	bx	lr

08004d7c <__retarget_lock_acquire_recursive>:
 8004d7c:	4770      	bx	lr

08004d7e <__retarget_lock_release_recursive>:
 8004d7e:	4770      	bx	lr

08004d80 <__swhatbuf_r>:
 8004d80:	b570      	push	{r4, r5, r6, lr}
 8004d82:	460e      	mov	r6, r1
 8004d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d88:	2900      	cmp	r1, #0
 8004d8a:	b096      	sub	sp, #88	; 0x58
 8004d8c:	4614      	mov	r4, r2
 8004d8e:	461d      	mov	r5, r3
 8004d90:	da08      	bge.n	8004da4 <__swhatbuf_r+0x24>
 8004d92:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	602a      	str	r2, [r5, #0]
 8004d9a:	061a      	lsls	r2, r3, #24
 8004d9c:	d410      	bmi.n	8004dc0 <__swhatbuf_r+0x40>
 8004d9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004da2:	e00e      	b.n	8004dc2 <__swhatbuf_r+0x42>
 8004da4:	466a      	mov	r2, sp
 8004da6:	f000 fc95 	bl	80056d4 <_fstat_r>
 8004daa:	2800      	cmp	r0, #0
 8004dac:	dbf1      	blt.n	8004d92 <__swhatbuf_r+0x12>
 8004dae:	9a01      	ldr	r2, [sp, #4]
 8004db0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004db4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004db8:	425a      	negs	r2, r3
 8004dba:	415a      	adcs	r2, r3
 8004dbc:	602a      	str	r2, [r5, #0]
 8004dbe:	e7ee      	b.n	8004d9e <__swhatbuf_r+0x1e>
 8004dc0:	2340      	movs	r3, #64	; 0x40
 8004dc2:	2000      	movs	r0, #0
 8004dc4:	6023      	str	r3, [r4, #0]
 8004dc6:	b016      	add	sp, #88	; 0x58
 8004dc8:	bd70      	pop	{r4, r5, r6, pc}
	...

08004dcc <__smakebuf_r>:
 8004dcc:	898b      	ldrh	r3, [r1, #12]
 8004dce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004dd0:	079d      	lsls	r5, r3, #30
 8004dd2:	4606      	mov	r6, r0
 8004dd4:	460c      	mov	r4, r1
 8004dd6:	d507      	bpl.n	8004de8 <__smakebuf_r+0x1c>
 8004dd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ddc:	6023      	str	r3, [r4, #0]
 8004dde:	6123      	str	r3, [r4, #16]
 8004de0:	2301      	movs	r3, #1
 8004de2:	6163      	str	r3, [r4, #20]
 8004de4:	b002      	add	sp, #8
 8004de6:	bd70      	pop	{r4, r5, r6, pc}
 8004de8:	ab01      	add	r3, sp, #4
 8004dea:	466a      	mov	r2, sp
 8004dec:	f7ff ffc8 	bl	8004d80 <__swhatbuf_r>
 8004df0:	9900      	ldr	r1, [sp, #0]
 8004df2:	4605      	mov	r5, r0
 8004df4:	4630      	mov	r0, r6
 8004df6:	f000 f895 	bl	8004f24 <_malloc_r>
 8004dfa:	b948      	cbnz	r0, 8004e10 <__smakebuf_r+0x44>
 8004dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e00:	059a      	lsls	r2, r3, #22
 8004e02:	d4ef      	bmi.n	8004de4 <__smakebuf_r+0x18>
 8004e04:	f023 0303 	bic.w	r3, r3, #3
 8004e08:	f043 0302 	orr.w	r3, r3, #2
 8004e0c:	81a3      	strh	r3, [r4, #12]
 8004e0e:	e7e3      	b.n	8004dd8 <__smakebuf_r+0xc>
 8004e10:	4b0d      	ldr	r3, [pc, #52]	; (8004e48 <__smakebuf_r+0x7c>)
 8004e12:	62b3      	str	r3, [r6, #40]	; 0x28
 8004e14:	89a3      	ldrh	r3, [r4, #12]
 8004e16:	6020      	str	r0, [r4, #0]
 8004e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e1c:	81a3      	strh	r3, [r4, #12]
 8004e1e:	9b00      	ldr	r3, [sp, #0]
 8004e20:	6163      	str	r3, [r4, #20]
 8004e22:	9b01      	ldr	r3, [sp, #4]
 8004e24:	6120      	str	r0, [r4, #16]
 8004e26:	b15b      	cbz	r3, 8004e40 <__smakebuf_r+0x74>
 8004e28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e2c:	4630      	mov	r0, r6
 8004e2e:	f000 fc63 	bl	80056f8 <_isatty_r>
 8004e32:	b128      	cbz	r0, 8004e40 <__smakebuf_r+0x74>
 8004e34:	89a3      	ldrh	r3, [r4, #12]
 8004e36:	f023 0303 	bic.w	r3, r3, #3
 8004e3a:	f043 0301 	orr.w	r3, r3, #1
 8004e3e:	81a3      	strh	r3, [r4, #12]
 8004e40:	89a0      	ldrh	r0, [r4, #12]
 8004e42:	4305      	orrs	r5, r0
 8004e44:	81a5      	strh	r5, [r4, #12]
 8004e46:	e7cd      	b.n	8004de4 <__smakebuf_r+0x18>
 8004e48:	08004bd9 	.word	0x08004bd9

08004e4c <_free_r>:
 8004e4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e4e:	2900      	cmp	r1, #0
 8004e50:	d044      	beq.n	8004edc <_free_r+0x90>
 8004e52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e56:	9001      	str	r0, [sp, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	f1a1 0404 	sub.w	r4, r1, #4
 8004e5e:	bfb8      	it	lt
 8004e60:	18e4      	addlt	r4, r4, r3
 8004e62:	f000 fc6b 	bl	800573c <__malloc_lock>
 8004e66:	4a1e      	ldr	r2, [pc, #120]	; (8004ee0 <_free_r+0x94>)
 8004e68:	9801      	ldr	r0, [sp, #4]
 8004e6a:	6813      	ldr	r3, [r2, #0]
 8004e6c:	b933      	cbnz	r3, 8004e7c <_free_r+0x30>
 8004e6e:	6063      	str	r3, [r4, #4]
 8004e70:	6014      	str	r4, [r2, #0]
 8004e72:	b003      	add	sp, #12
 8004e74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e78:	f000 bc66 	b.w	8005748 <__malloc_unlock>
 8004e7c:	42a3      	cmp	r3, r4
 8004e7e:	d908      	bls.n	8004e92 <_free_r+0x46>
 8004e80:	6825      	ldr	r5, [r4, #0]
 8004e82:	1961      	adds	r1, r4, r5
 8004e84:	428b      	cmp	r3, r1
 8004e86:	bf01      	itttt	eq
 8004e88:	6819      	ldreq	r1, [r3, #0]
 8004e8a:	685b      	ldreq	r3, [r3, #4]
 8004e8c:	1949      	addeq	r1, r1, r5
 8004e8e:	6021      	streq	r1, [r4, #0]
 8004e90:	e7ed      	b.n	8004e6e <_free_r+0x22>
 8004e92:	461a      	mov	r2, r3
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	b10b      	cbz	r3, 8004e9c <_free_r+0x50>
 8004e98:	42a3      	cmp	r3, r4
 8004e9a:	d9fa      	bls.n	8004e92 <_free_r+0x46>
 8004e9c:	6811      	ldr	r1, [r2, #0]
 8004e9e:	1855      	adds	r5, r2, r1
 8004ea0:	42a5      	cmp	r5, r4
 8004ea2:	d10b      	bne.n	8004ebc <_free_r+0x70>
 8004ea4:	6824      	ldr	r4, [r4, #0]
 8004ea6:	4421      	add	r1, r4
 8004ea8:	1854      	adds	r4, r2, r1
 8004eaa:	42a3      	cmp	r3, r4
 8004eac:	6011      	str	r1, [r2, #0]
 8004eae:	d1e0      	bne.n	8004e72 <_free_r+0x26>
 8004eb0:	681c      	ldr	r4, [r3, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	6053      	str	r3, [r2, #4]
 8004eb6:	4421      	add	r1, r4
 8004eb8:	6011      	str	r1, [r2, #0]
 8004eba:	e7da      	b.n	8004e72 <_free_r+0x26>
 8004ebc:	d902      	bls.n	8004ec4 <_free_r+0x78>
 8004ebe:	230c      	movs	r3, #12
 8004ec0:	6003      	str	r3, [r0, #0]
 8004ec2:	e7d6      	b.n	8004e72 <_free_r+0x26>
 8004ec4:	6825      	ldr	r5, [r4, #0]
 8004ec6:	1961      	adds	r1, r4, r5
 8004ec8:	428b      	cmp	r3, r1
 8004eca:	bf04      	itt	eq
 8004ecc:	6819      	ldreq	r1, [r3, #0]
 8004ece:	685b      	ldreq	r3, [r3, #4]
 8004ed0:	6063      	str	r3, [r4, #4]
 8004ed2:	bf04      	itt	eq
 8004ed4:	1949      	addeq	r1, r1, r5
 8004ed6:	6021      	streq	r1, [r4, #0]
 8004ed8:	6054      	str	r4, [r2, #4]
 8004eda:	e7ca      	b.n	8004e72 <_free_r+0x26>
 8004edc:	b003      	add	sp, #12
 8004ede:	bd30      	pop	{r4, r5, pc}
 8004ee0:	2000018c 	.word	0x2000018c

08004ee4 <sbrk_aligned>:
 8004ee4:	b570      	push	{r4, r5, r6, lr}
 8004ee6:	4e0e      	ldr	r6, [pc, #56]	; (8004f20 <sbrk_aligned+0x3c>)
 8004ee8:	460c      	mov	r4, r1
 8004eea:	6831      	ldr	r1, [r6, #0]
 8004eec:	4605      	mov	r5, r0
 8004eee:	b911      	cbnz	r1, 8004ef6 <sbrk_aligned+0x12>
 8004ef0:	f000 fb7a 	bl	80055e8 <_sbrk_r>
 8004ef4:	6030      	str	r0, [r6, #0]
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	4628      	mov	r0, r5
 8004efa:	f000 fb75 	bl	80055e8 <_sbrk_r>
 8004efe:	1c43      	adds	r3, r0, #1
 8004f00:	d00a      	beq.n	8004f18 <sbrk_aligned+0x34>
 8004f02:	1cc4      	adds	r4, r0, #3
 8004f04:	f024 0403 	bic.w	r4, r4, #3
 8004f08:	42a0      	cmp	r0, r4
 8004f0a:	d007      	beq.n	8004f1c <sbrk_aligned+0x38>
 8004f0c:	1a21      	subs	r1, r4, r0
 8004f0e:	4628      	mov	r0, r5
 8004f10:	f000 fb6a 	bl	80055e8 <_sbrk_r>
 8004f14:	3001      	adds	r0, #1
 8004f16:	d101      	bne.n	8004f1c <sbrk_aligned+0x38>
 8004f18:	f04f 34ff 	mov.w	r4, #4294967295
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	bd70      	pop	{r4, r5, r6, pc}
 8004f20:	20000190 	.word	0x20000190

08004f24 <_malloc_r>:
 8004f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f28:	1ccd      	adds	r5, r1, #3
 8004f2a:	f025 0503 	bic.w	r5, r5, #3
 8004f2e:	3508      	adds	r5, #8
 8004f30:	2d0c      	cmp	r5, #12
 8004f32:	bf38      	it	cc
 8004f34:	250c      	movcc	r5, #12
 8004f36:	2d00      	cmp	r5, #0
 8004f38:	4607      	mov	r7, r0
 8004f3a:	db01      	blt.n	8004f40 <_malloc_r+0x1c>
 8004f3c:	42a9      	cmp	r1, r5
 8004f3e:	d905      	bls.n	8004f4c <_malloc_r+0x28>
 8004f40:	230c      	movs	r3, #12
 8004f42:	603b      	str	r3, [r7, #0]
 8004f44:	2600      	movs	r6, #0
 8004f46:	4630      	mov	r0, r6
 8004f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f4c:	4e2e      	ldr	r6, [pc, #184]	; (8005008 <_malloc_r+0xe4>)
 8004f4e:	f000 fbf5 	bl	800573c <__malloc_lock>
 8004f52:	6833      	ldr	r3, [r6, #0]
 8004f54:	461c      	mov	r4, r3
 8004f56:	bb34      	cbnz	r4, 8004fa6 <_malloc_r+0x82>
 8004f58:	4629      	mov	r1, r5
 8004f5a:	4638      	mov	r0, r7
 8004f5c:	f7ff ffc2 	bl	8004ee4 <sbrk_aligned>
 8004f60:	1c43      	adds	r3, r0, #1
 8004f62:	4604      	mov	r4, r0
 8004f64:	d14d      	bne.n	8005002 <_malloc_r+0xde>
 8004f66:	6834      	ldr	r4, [r6, #0]
 8004f68:	4626      	mov	r6, r4
 8004f6a:	2e00      	cmp	r6, #0
 8004f6c:	d140      	bne.n	8004ff0 <_malloc_r+0xcc>
 8004f6e:	6823      	ldr	r3, [r4, #0]
 8004f70:	4631      	mov	r1, r6
 8004f72:	4638      	mov	r0, r7
 8004f74:	eb04 0803 	add.w	r8, r4, r3
 8004f78:	f000 fb36 	bl	80055e8 <_sbrk_r>
 8004f7c:	4580      	cmp	r8, r0
 8004f7e:	d13a      	bne.n	8004ff6 <_malloc_r+0xd2>
 8004f80:	6821      	ldr	r1, [r4, #0]
 8004f82:	3503      	adds	r5, #3
 8004f84:	1a6d      	subs	r5, r5, r1
 8004f86:	f025 0503 	bic.w	r5, r5, #3
 8004f8a:	3508      	adds	r5, #8
 8004f8c:	2d0c      	cmp	r5, #12
 8004f8e:	bf38      	it	cc
 8004f90:	250c      	movcc	r5, #12
 8004f92:	4629      	mov	r1, r5
 8004f94:	4638      	mov	r0, r7
 8004f96:	f7ff ffa5 	bl	8004ee4 <sbrk_aligned>
 8004f9a:	3001      	adds	r0, #1
 8004f9c:	d02b      	beq.n	8004ff6 <_malloc_r+0xd2>
 8004f9e:	6823      	ldr	r3, [r4, #0]
 8004fa0:	442b      	add	r3, r5
 8004fa2:	6023      	str	r3, [r4, #0]
 8004fa4:	e00e      	b.n	8004fc4 <_malloc_r+0xa0>
 8004fa6:	6822      	ldr	r2, [r4, #0]
 8004fa8:	1b52      	subs	r2, r2, r5
 8004faa:	d41e      	bmi.n	8004fea <_malloc_r+0xc6>
 8004fac:	2a0b      	cmp	r2, #11
 8004fae:	d916      	bls.n	8004fde <_malloc_r+0xba>
 8004fb0:	1961      	adds	r1, r4, r5
 8004fb2:	42a3      	cmp	r3, r4
 8004fb4:	6025      	str	r5, [r4, #0]
 8004fb6:	bf18      	it	ne
 8004fb8:	6059      	strne	r1, [r3, #4]
 8004fba:	6863      	ldr	r3, [r4, #4]
 8004fbc:	bf08      	it	eq
 8004fbe:	6031      	streq	r1, [r6, #0]
 8004fc0:	5162      	str	r2, [r4, r5]
 8004fc2:	604b      	str	r3, [r1, #4]
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	f104 060b 	add.w	r6, r4, #11
 8004fca:	f000 fbbd 	bl	8005748 <__malloc_unlock>
 8004fce:	f026 0607 	bic.w	r6, r6, #7
 8004fd2:	1d23      	adds	r3, r4, #4
 8004fd4:	1af2      	subs	r2, r6, r3
 8004fd6:	d0b6      	beq.n	8004f46 <_malloc_r+0x22>
 8004fd8:	1b9b      	subs	r3, r3, r6
 8004fda:	50a3      	str	r3, [r4, r2]
 8004fdc:	e7b3      	b.n	8004f46 <_malloc_r+0x22>
 8004fde:	6862      	ldr	r2, [r4, #4]
 8004fe0:	42a3      	cmp	r3, r4
 8004fe2:	bf0c      	ite	eq
 8004fe4:	6032      	streq	r2, [r6, #0]
 8004fe6:	605a      	strne	r2, [r3, #4]
 8004fe8:	e7ec      	b.n	8004fc4 <_malloc_r+0xa0>
 8004fea:	4623      	mov	r3, r4
 8004fec:	6864      	ldr	r4, [r4, #4]
 8004fee:	e7b2      	b.n	8004f56 <_malloc_r+0x32>
 8004ff0:	4634      	mov	r4, r6
 8004ff2:	6876      	ldr	r6, [r6, #4]
 8004ff4:	e7b9      	b.n	8004f6a <_malloc_r+0x46>
 8004ff6:	230c      	movs	r3, #12
 8004ff8:	603b      	str	r3, [r7, #0]
 8004ffa:	4638      	mov	r0, r7
 8004ffc:	f000 fba4 	bl	8005748 <__malloc_unlock>
 8005000:	e7a1      	b.n	8004f46 <_malloc_r+0x22>
 8005002:	6025      	str	r5, [r4, #0]
 8005004:	e7de      	b.n	8004fc4 <_malloc_r+0xa0>
 8005006:	bf00      	nop
 8005008:	2000018c 	.word	0x2000018c

0800500c <__sfputc_r>:
 800500c:	6893      	ldr	r3, [r2, #8]
 800500e:	3b01      	subs	r3, #1
 8005010:	2b00      	cmp	r3, #0
 8005012:	b410      	push	{r4}
 8005014:	6093      	str	r3, [r2, #8]
 8005016:	da08      	bge.n	800502a <__sfputc_r+0x1e>
 8005018:	6994      	ldr	r4, [r2, #24]
 800501a:	42a3      	cmp	r3, r4
 800501c:	db01      	blt.n	8005022 <__sfputc_r+0x16>
 800501e:	290a      	cmp	r1, #10
 8005020:	d103      	bne.n	800502a <__sfputc_r+0x1e>
 8005022:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005026:	f7ff bc31 	b.w	800488c <__swbuf_r>
 800502a:	6813      	ldr	r3, [r2, #0]
 800502c:	1c58      	adds	r0, r3, #1
 800502e:	6010      	str	r0, [r2, #0]
 8005030:	7019      	strb	r1, [r3, #0]
 8005032:	4608      	mov	r0, r1
 8005034:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005038:	4770      	bx	lr

0800503a <__sfputs_r>:
 800503a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503c:	4606      	mov	r6, r0
 800503e:	460f      	mov	r7, r1
 8005040:	4614      	mov	r4, r2
 8005042:	18d5      	adds	r5, r2, r3
 8005044:	42ac      	cmp	r4, r5
 8005046:	d101      	bne.n	800504c <__sfputs_r+0x12>
 8005048:	2000      	movs	r0, #0
 800504a:	e007      	b.n	800505c <__sfputs_r+0x22>
 800504c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005050:	463a      	mov	r2, r7
 8005052:	4630      	mov	r0, r6
 8005054:	f7ff ffda 	bl	800500c <__sfputc_r>
 8005058:	1c43      	adds	r3, r0, #1
 800505a:	d1f3      	bne.n	8005044 <__sfputs_r+0xa>
 800505c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005060 <_vfiprintf_r>:
 8005060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005064:	460d      	mov	r5, r1
 8005066:	b09d      	sub	sp, #116	; 0x74
 8005068:	4614      	mov	r4, r2
 800506a:	4698      	mov	r8, r3
 800506c:	4606      	mov	r6, r0
 800506e:	b118      	cbz	r0, 8005078 <_vfiprintf_r+0x18>
 8005070:	6983      	ldr	r3, [r0, #24]
 8005072:	b90b      	cbnz	r3, 8005078 <_vfiprintf_r+0x18>
 8005074:	f7ff fde4 	bl	8004c40 <__sinit>
 8005078:	4b89      	ldr	r3, [pc, #548]	; (80052a0 <_vfiprintf_r+0x240>)
 800507a:	429d      	cmp	r5, r3
 800507c:	d11b      	bne.n	80050b6 <_vfiprintf_r+0x56>
 800507e:	6875      	ldr	r5, [r6, #4]
 8005080:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005082:	07d9      	lsls	r1, r3, #31
 8005084:	d405      	bmi.n	8005092 <_vfiprintf_r+0x32>
 8005086:	89ab      	ldrh	r3, [r5, #12]
 8005088:	059a      	lsls	r2, r3, #22
 800508a:	d402      	bmi.n	8005092 <_vfiprintf_r+0x32>
 800508c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800508e:	f7ff fe75 	bl	8004d7c <__retarget_lock_acquire_recursive>
 8005092:	89ab      	ldrh	r3, [r5, #12]
 8005094:	071b      	lsls	r3, r3, #28
 8005096:	d501      	bpl.n	800509c <_vfiprintf_r+0x3c>
 8005098:	692b      	ldr	r3, [r5, #16]
 800509a:	b9eb      	cbnz	r3, 80050d8 <_vfiprintf_r+0x78>
 800509c:	4629      	mov	r1, r5
 800509e:	4630      	mov	r0, r6
 80050a0:	f7ff fc46 	bl	8004930 <__swsetup_r>
 80050a4:	b1c0      	cbz	r0, 80050d8 <_vfiprintf_r+0x78>
 80050a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050a8:	07dc      	lsls	r4, r3, #31
 80050aa:	d50e      	bpl.n	80050ca <_vfiprintf_r+0x6a>
 80050ac:	f04f 30ff 	mov.w	r0, #4294967295
 80050b0:	b01d      	add	sp, #116	; 0x74
 80050b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050b6:	4b7b      	ldr	r3, [pc, #492]	; (80052a4 <_vfiprintf_r+0x244>)
 80050b8:	429d      	cmp	r5, r3
 80050ba:	d101      	bne.n	80050c0 <_vfiprintf_r+0x60>
 80050bc:	68b5      	ldr	r5, [r6, #8]
 80050be:	e7df      	b.n	8005080 <_vfiprintf_r+0x20>
 80050c0:	4b79      	ldr	r3, [pc, #484]	; (80052a8 <_vfiprintf_r+0x248>)
 80050c2:	429d      	cmp	r5, r3
 80050c4:	bf08      	it	eq
 80050c6:	68f5      	ldreq	r5, [r6, #12]
 80050c8:	e7da      	b.n	8005080 <_vfiprintf_r+0x20>
 80050ca:	89ab      	ldrh	r3, [r5, #12]
 80050cc:	0598      	lsls	r0, r3, #22
 80050ce:	d4ed      	bmi.n	80050ac <_vfiprintf_r+0x4c>
 80050d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050d2:	f7ff fe54 	bl	8004d7e <__retarget_lock_release_recursive>
 80050d6:	e7e9      	b.n	80050ac <_vfiprintf_r+0x4c>
 80050d8:	2300      	movs	r3, #0
 80050da:	9309      	str	r3, [sp, #36]	; 0x24
 80050dc:	2320      	movs	r3, #32
 80050de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80050e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80050e6:	2330      	movs	r3, #48	; 0x30
 80050e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80052ac <_vfiprintf_r+0x24c>
 80050ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050f0:	f04f 0901 	mov.w	r9, #1
 80050f4:	4623      	mov	r3, r4
 80050f6:	469a      	mov	sl, r3
 80050f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050fc:	b10a      	cbz	r2, 8005102 <_vfiprintf_r+0xa2>
 80050fe:	2a25      	cmp	r2, #37	; 0x25
 8005100:	d1f9      	bne.n	80050f6 <_vfiprintf_r+0x96>
 8005102:	ebba 0b04 	subs.w	fp, sl, r4
 8005106:	d00b      	beq.n	8005120 <_vfiprintf_r+0xc0>
 8005108:	465b      	mov	r3, fp
 800510a:	4622      	mov	r2, r4
 800510c:	4629      	mov	r1, r5
 800510e:	4630      	mov	r0, r6
 8005110:	f7ff ff93 	bl	800503a <__sfputs_r>
 8005114:	3001      	adds	r0, #1
 8005116:	f000 80aa 	beq.w	800526e <_vfiprintf_r+0x20e>
 800511a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800511c:	445a      	add	r2, fp
 800511e:	9209      	str	r2, [sp, #36]	; 0x24
 8005120:	f89a 3000 	ldrb.w	r3, [sl]
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 80a2 	beq.w	800526e <_vfiprintf_r+0x20e>
 800512a:	2300      	movs	r3, #0
 800512c:	f04f 32ff 	mov.w	r2, #4294967295
 8005130:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005134:	f10a 0a01 	add.w	sl, sl, #1
 8005138:	9304      	str	r3, [sp, #16]
 800513a:	9307      	str	r3, [sp, #28]
 800513c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005140:	931a      	str	r3, [sp, #104]	; 0x68
 8005142:	4654      	mov	r4, sl
 8005144:	2205      	movs	r2, #5
 8005146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800514a:	4858      	ldr	r0, [pc, #352]	; (80052ac <_vfiprintf_r+0x24c>)
 800514c:	f7fb f840 	bl	80001d0 <memchr>
 8005150:	9a04      	ldr	r2, [sp, #16]
 8005152:	b9d8      	cbnz	r0, 800518c <_vfiprintf_r+0x12c>
 8005154:	06d1      	lsls	r1, r2, #27
 8005156:	bf44      	itt	mi
 8005158:	2320      	movmi	r3, #32
 800515a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800515e:	0713      	lsls	r3, r2, #28
 8005160:	bf44      	itt	mi
 8005162:	232b      	movmi	r3, #43	; 0x2b
 8005164:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005168:	f89a 3000 	ldrb.w	r3, [sl]
 800516c:	2b2a      	cmp	r3, #42	; 0x2a
 800516e:	d015      	beq.n	800519c <_vfiprintf_r+0x13c>
 8005170:	9a07      	ldr	r2, [sp, #28]
 8005172:	4654      	mov	r4, sl
 8005174:	2000      	movs	r0, #0
 8005176:	f04f 0c0a 	mov.w	ip, #10
 800517a:	4621      	mov	r1, r4
 800517c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005180:	3b30      	subs	r3, #48	; 0x30
 8005182:	2b09      	cmp	r3, #9
 8005184:	d94e      	bls.n	8005224 <_vfiprintf_r+0x1c4>
 8005186:	b1b0      	cbz	r0, 80051b6 <_vfiprintf_r+0x156>
 8005188:	9207      	str	r2, [sp, #28]
 800518a:	e014      	b.n	80051b6 <_vfiprintf_r+0x156>
 800518c:	eba0 0308 	sub.w	r3, r0, r8
 8005190:	fa09 f303 	lsl.w	r3, r9, r3
 8005194:	4313      	orrs	r3, r2
 8005196:	9304      	str	r3, [sp, #16]
 8005198:	46a2      	mov	sl, r4
 800519a:	e7d2      	b.n	8005142 <_vfiprintf_r+0xe2>
 800519c:	9b03      	ldr	r3, [sp, #12]
 800519e:	1d19      	adds	r1, r3, #4
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	9103      	str	r1, [sp, #12]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bfbb      	ittet	lt
 80051a8:	425b      	neglt	r3, r3
 80051aa:	f042 0202 	orrlt.w	r2, r2, #2
 80051ae:	9307      	strge	r3, [sp, #28]
 80051b0:	9307      	strlt	r3, [sp, #28]
 80051b2:	bfb8      	it	lt
 80051b4:	9204      	strlt	r2, [sp, #16]
 80051b6:	7823      	ldrb	r3, [r4, #0]
 80051b8:	2b2e      	cmp	r3, #46	; 0x2e
 80051ba:	d10c      	bne.n	80051d6 <_vfiprintf_r+0x176>
 80051bc:	7863      	ldrb	r3, [r4, #1]
 80051be:	2b2a      	cmp	r3, #42	; 0x2a
 80051c0:	d135      	bne.n	800522e <_vfiprintf_r+0x1ce>
 80051c2:	9b03      	ldr	r3, [sp, #12]
 80051c4:	1d1a      	adds	r2, r3, #4
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	9203      	str	r2, [sp, #12]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	bfb8      	it	lt
 80051ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80051d2:	3402      	adds	r4, #2
 80051d4:	9305      	str	r3, [sp, #20]
 80051d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80052bc <_vfiprintf_r+0x25c>
 80051da:	7821      	ldrb	r1, [r4, #0]
 80051dc:	2203      	movs	r2, #3
 80051de:	4650      	mov	r0, sl
 80051e0:	f7fa fff6 	bl	80001d0 <memchr>
 80051e4:	b140      	cbz	r0, 80051f8 <_vfiprintf_r+0x198>
 80051e6:	2340      	movs	r3, #64	; 0x40
 80051e8:	eba0 000a 	sub.w	r0, r0, sl
 80051ec:	fa03 f000 	lsl.w	r0, r3, r0
 80051f0:	9b04      	ldr	r3, [sp, #16]
 80051f2:	4303      	orrs	r3, r0
 80051f4:	3401      	adds	r4, #1
 80051f6:	9304      	str	r3, [sp, #16]
 80051f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051fc:	482c      	ldr	r0, [pc, #176]	; (80052b0 <_vfiprintf_r+0x250>)
 80051fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005202:	2206      	movs	r2, #6
 8005204:	f7fa ffe4 	bl	80001d0 <memchr>
 8005208:	2800      	cmp	r0, #0
 800520a:	d03f      	beq.n	800528c <_vfiprintf_r+0x22c>
 800520c:	4b29      	ldr	r3, [pc, #164]	; (80052b4 <_vfiprintf_r+0x254>)
 800520e:	bb1b      	cbnz	r3, 8005258 <_vfiprintf_r+0x1f8>
 8005210:	9b03      	ldr	r3, [sp, #12]
 8005212:	3307      	adds	r3, #7
 8005214:	f023 0307 	bic.w	r3, r3, #7
 8005218:	3308      	adds	r3, #8
 800521a:	9303      	str	r3, [sp, #12]
 800521c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800521e:	443b      	add	r3, r7
 8005220:	9309      	str	r3, [sp, #36]	; 0x24
 8005222:	e767      	b.n	80050f4 <_vfiprintf_r+0x94>
 8005224:	fb0c 3202 	mla	r2, ip, r2, r3
 8005228:	460c      	mov	r4, r1
 800522a:	2001      	movs	r0, #1
 800522c:	e7a5      	b.n	800517a <_vfiprintf_r+0x11a>
 800522e:	2300      	movs	r3, #0
 8005230:	3401      	adds	r4, #1
 8005232:	9305      	str	r3, [sp, #20]
 8005234:	4619      	mov	r1, r3
 8005236:	f04f 0c0a 	mov.w	ip, #10
 800523a:	4620      	mov	r0, r4
 800523c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005240:	3a30      	subs	r2, #48	; 0x30
 8005242:	2a09      	cmp	r2, #9
 8005244:	d903      	bls.n	800524e <_vfiprintf_r+0x1ee>
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0c5      	beq.n	80051d6 <_vfiprintf_r+0x176>
 800524a:	9105      	str	r1, [sp, #20]
 800524c:	e7c3      	b.n	80051d6 <_vfiprintf_r+0x176>
 800524e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005252:	4604      	mov	r4, r0
 8005254:	2301      	movs	r3, #1
 8005256:	e7f0      	b.n	800523a <_vfiprintf_r+0x1da>
 8005258:	ab03      	add	r3, sp, #12
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	462a      	mov	r2, r5
 800525e:	4b16      	ldr	r3, [pc, #88]	; (80052b8 <_vfiprintf_r+0x258>)
 8005260:	a904      	add	r1, sp, #16
 8005262:	4630      	mov	r0, r6
 8005264:	f3af 8000 	nop.w
 8005268:	4607      	mov	r7, r0
 800526a:	1c78      	adds	r0, r7, #1
 800526c:	d1d6      	bne.n	800521c <_vfiprintf_r+0x1bc>
 800526e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005270:	07d9      	lsls	r1, r3, #31
 8005272:	d405      	bmi.n	8005280 <_vfiprintf_r+0x220>
 8005274:	89ab      	ldrh	r3, [r5, #12]
 8005276:	059a      	lsls	r2, r3, #22
 8005278:	d402      	bmi.n	8005280 <_vfiprintf_r+0x220>
 800527a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800527c:	f7ff fd7f 	bl	8004d7e <__retarget_lock_release_recursive>
 8005280:	89ab      	ldrh	r3, [r5, #12]
 8005282:	065b      	lsls	r3, r3, #25
 8005284:	f53f af12 	bmi.w	80050ac <_vfiprintf_r+0x4c>
 8005288:	9809      	ldr	r0, [sp, #36]	; 0x24
 800528a:	e711      	b.n	80050b0 <_vfiprintf_r+0x50>
 800528c:	ab03      	add	r3, sp, #12
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	462a      	mov	r2, r5
 8005292:	4b09      	ldr	r3, [pc, #36]	; (80052b8 <_vfiprintf_r+0x258>)
 8005294:	a904      	add	r1, sp, #16
 8005296:	4630      	mov	r0, r6
 8005298:	f000 f880 	bl	800539c <_printf_i>
 800529c:	e7e4      	b.n	8005268 <_vfiprintf_r+0x208>
 800529e:	bf00      	nop
 80052a0:	080059bc 	.word	0x080059bc
 80052a4:	080059dc 	.word	0x080059dc
 80052a8:	0800599c 	.word	0x0800599c
 80052ac:	080059fc 	.word	0x080059fc
 80052b0:	08005a06 	.word	0x08005a06
 80052b4:	00000000 	.word	0x00000000
 80052b8:	0800503b 	.word	0x0800503b
 80052bc:	08005a02 	.word	0x08005a02

080052c0 <_printf_common>:
 80052c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052c4:	4616      	mov	r6, r2
 80052c6:	4699      	mov	r9, r3
 80052c8:	688a      	ldr	r2, [r1, #8]
 80052ca:	690b      	ldr	r3, [r1, #16]
 80052cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052d0:	4293      	cmp	r3, r2
 80052d2:	bfb8      	it	lt
 80052d4:	4613      	movlt	r3, r2
 80052d6:	6033      	str	r3, [r6, #0]
 80052d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052dc:	4607      	mov	r7, r0
 80052de:	460c      	mov	r4, r1
 80052e0:	b10a      	cbz	r2, 80052e6 <_printf_common+0x26>
 80052e2:	3301      	adds	r3, #1
 80052e4:	6033      	str	r3, [r6, #0]
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	0699      	lsls	r1, r3, #26
 80052ea:	bf42      	ittt	mi
 80052ec:	6833      	ldrmi	r3, [r6, #0]
 80052ee:	3302      	addmi	r3, #2
 80052f0:	6033      	strmi	r3, [r6, #0]
 80052f2:	6825      	ldr	r5, [r4, #0]
 80052f4:	f015 0506 	ands.w	r5, r5, #6
 80052f8:	d106      	bne.n	8005308 <_printf_common+0x48>
 80052fa:	f104 0a19 	add.w	sl, r4, #25
 80052fe:	68e3      	ldr	r3, [r4, #12]
 8005300:	6832      	ldr	r2, [r6, #0]
 8005302:	1a9b      	subs	r3, r3, r2
 8005304:	42ab      	cmp	r3, r5
 8005306:	dc26      	bgt.n	8005356 <_printf_common+0x96>
 8005308:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800530c:	1e13      	subs	r3, r2, #0
 800530e:	6822      	ldr	r2, [r4, #0]
 8005310:	bf18      	it	ne
 8005312:	2301      	movne	r3, #1
 8005314:	0692      	lsls	r2, r2, #26
 8005316:	d42b      	bmi.n	8005370 <_printf_common+0xb0>
 8005318:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800531c:	4649      	mov	r1, r9
 800531e:	4638      	mov	r0, r7
 8005320:	47c0      	blx	r8
 8005322:	3001      	adds	r0, #1
 8005324:	d01e      	beq.n	8005364 <_printf_common+0xa4>
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	68e5      	ldr	r5, [r4, #12]
 800532a:	6832      	ldr	r2, [r6, #0]
 800532c:	f003 0306 	and.w	r3, r3, #6
 8005330:	2b04      	cmp	r3, #4
 8005332:	bf08      	it	eq
 8005334:	1aad      	subeq	r5, r5, r2
 8005336:	68a3      	ldr	r3, [r4, #8]
 8005338:	6922      	ldr	r2, [r4, #16]
 800533a:	bf0c      	ite	eq
 800533c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005340:	2500      	movne	r5, #0
 8005342:	4293      	cmp	r3, r2
 8005344:	bfc4      	itt	gt
 8005346:	1a9b      	subgt	r3, r3, r2
 8005348:	18ed      	addgt	r5, r5, r3
 800534a:	2600      	movs	r6, #0
 800534c:	341a      	adds	r4, #26
 800534e:	42b5      	cmp	r5, r6
 8005350:	d11a      	bne.n	8005388 <_printf_common+0xc8>
 8005352:	2000      	movs	r0, #0
 8005354:	e008      	b.n	8005368 <_printf_common+0xa8>
 8005356:	2301      	movs	r3, #1
 8005358:	4652      	mov	r2, sl
 800535a:	4649      	mov	r1, r9
 800535c:	4638      	mov	r0, r7
 800535e:	47c0      	blx	r8
 8005360:	3001      	adds	r0, #1
 8005362:	d103      	bne.n	800536c <_printf_common+0xac>
 8005364:	f04f 30ff 	mov.w	r0, #4294967295
 8005368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800536c:	3501      	adds	r5, #1
 800536e:	e7c6      	b.n	80052fe <_printf_common+0x3e>
 8005370:	18e1      	adds	r1, r4, r3
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	2030      	movs	r0, #48	; 0x30
 8005376:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800537a:	4422      	add	r2, r4
 800537c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005380:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005384:	3302      	adds	r3, #2
 8005386:	e7c7      	b.n	8005318 <_printf_common+0x58>
 8005388:	2301      	movs	r3, #1
 800538a:	4622      	mov	r2, r4
 800538c:	4649      	mov	r1, r9
 800538e:	4638      	mov	r0, r7
 8005390:	47c0      	blx	r8
 8005392:	3001      	adds	r0, #1
 8005394:	d0e6      	beq.n	8005364 <_printf_common+0xa4>
 8005396:	3601      	adds	r6, #1
 8005398:	e7d9      	b.n	800534e <_printf_common+0x8e>
	...

0800539c <_printf_i>:
 800539c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053a0:	7e0f      	ldrb	r7, [r1, #24]
 80053a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053a4:	2f78      	cmp	r7, #120	; 0x78
 80053a6:	4691      	mov	r9, r2
 80053a8:	4680      	mov	r8, r0
 80053aa:	460c      	mov	r4, r1
 80053ac:	469a      	mov	sl, r3
 80053ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80053b2:	d807      	bhi.n	80053c4 <_printf_i+0x28>
 80053b4:	2f62      	cmp	r7, #98	; 0x62
 80053b6:	d80a      	bhi.n	80053ce <_printf_i+0x32>
 80053b8:	2f00      	cmp	r7, #0
 80053ba:	f000 80d8 	beq.w	800556e <_printf_i+0x1d2>
 80053be:	2f58      	cmp	r7, #88	; 0x58
 80053c0:	f000 80a3 	beq.w	800550a <_printf_i+0x16e>
 80053c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053cc:	e03a      	b.n	8005444 <_printf_i+0xa8>
 80053ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053d2:	2b15      	cmp	r3, #21
 80053d4:	d8f6      	bhi.n	80053c4 <_printf_i+0x28>
 80053d6:	a101      	add	r1, pc, #4	; (adr r1, 80053dc <_printf_i+0x40>)
 80053d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053dc:	08005435 	.word	0x08005435
 80053e0:	08005449 	.word	0x08005449
 80053e4:	080053c5 	.word	0x080053c5
 80053e8:	080053c5 	.word	0x080053c5
 80053ec:	080053c5 	.word	0x080053c5
 80053f0:	080053c5 	.word	0x080053c5
 80053f4:	08005449 	.word	0x08005449
 80053f8:	080053c5 	.word	0x080053c5
 80053fc:	080053c5 	.word	0x080053c5
 8005400:	080053c5 	.word	0x080053c5
 8005404:	080053c5 	.word	0x080053c5
 8005408:	08005555 	.word	0x08005555
 800540c:	08005479 	.word	0x08005479
 8005410:	08005537 	.word	0x08005537
 8005414:	080053c5 	.word	0x080053c5
 8005418:	080053c5 	.word	0x080053c5
 800541c:	08005577 	.word	0x08005577
 8005420:	080053c5 	.word	0x080053c5
 8005424:	08005479 	.word	0x08005479
 8005428:	080053c5 	.word	0x080053c5
 800542c:	080053c5 	.word	0x080053c5
 8005430:	0800553f 	.word	0x0800553f
 8005434:	682b      	ldr	r3, [r5, #0]
 8005436:	1d1a      	adds	r2, r3, #4
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	602a      	str	r2, [r5, #0]
 800543c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005440:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005444:	2301      	movs	r3, #1
 8005446:	e0a3      	b.n	8005590 <_printf_i+0x1f4>
 8005448:	6820      	ldr	r0, [r4, #0]
 800544a:	6829      	ldr	r1, [r5, #0]
 800544c:	0606      	lsls	r6, r0, #24
 800544e:	f101 0304 	add.w	r3, r1, #4
 8005452:	d50a      	bpl.n	800546a <_printf_i+0xce>
 8005454:	680e      	ldr	r6, [r1, #0]
 8005456:	602b      	str	r3, [r5, #0]
 8005458:	2e00      	cmp	r6, #0
 800545a:	da03      	bge.n	8005464 <_printf_i+0xc8>
 800545c:	232d      	movs	r3, #45	; 0x2d
 800545e:	4276      	negs	r6, r6
 8005460:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005464:	485e      	ldr	r0, [pc, #376]	; (80055e0 <_printf_i+0x244>)
 8005466:	230a      	movs	r3, #10
 8005468:	e019      	b.n	800549e <_printf_i+0x102>
 800546a:	680e      	ldr	r6, [r1, #0]
 800546c:	602b      	str	r3, [r5, #0]
 800546e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005472:	bf18      	it	ne
 8005474:	b236      	sxthne	r6, r6
 8005476:	e7ef      	b.n	8005458 <_printf_i+0xbc>
 8005478:	682b      	ldr	r3, [r5, #0]
 800547a:	6820      	ldr	r0, [r4, #0]
 800547c:	1d19      	adds	r1, r3, #4
 800547e:	6029      	str	r1, [r5, #0]
 8005480:	0601      	lsls	r1, r0, #24
 8005482:	d501      	bpl.n	8005488 <_printf_i+0xec>
 8005484:	681e      	ldr	r6, [r3, #0]
 8005486:	e002      	b.n	800548e <_printf_i+0xf2>
 8005488:	0646      	lsls	r6, r0, #25
 800548a:	d5fb      	bpl.n	8005484 <_printf_i+0xe8>
 800548c:	881e      	ldrh	r6, [r3, #0]
 800548e:	4854      	ldr	r0, [pc, #336]	; (80055e0 <_printf_i+0x244>)
 8005490:	2f6f      	cmp	r7, #111	; 0x6f
 8005492:	bf0c      	ite	eq
 8005494:	2308      	moveq	r3, #8
 8005496:	230a      	movne	r3, #10
 8005498:	2100      	movs	r1, #0
 800549a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800549e:	6865      	ldr	r5, [r4, #4]
 80054a0:	60a5      	str	r5, [r4, #8]
 80054a2:	2d00      	cmp	r5, #0
 80054a4:	bfa2      	ittt	ge
 80054a6:	6821      	ldrge	r1, [r4, #0]
 80054a8:	f021 0104 	bicge.w	r1, r1, #4
 80054ac:	6021      	strge	r1, [r4, #0]
 80054ae:	b90e      	cbnz	r6, 80054b4 <_printf_i+0x118>
 80054b0:	2d00      	cmp	r5, #0
 80054b2:	d04d      	beq.n	8005550 <_printf_i+0x1b4>
 80054b4:	4615      	mov	r5, r2
 80054b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80054ba:	fb03 6711 	mls	r7, r3, r1, r6
 80054be:	5dc7      	ldrb	r7, [r0, r7]
 80054c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80054c4:	4637      	mov	r7, r6
 80054c6:	42bb      	cmp	r3, r7
 80054c8:	460e      	mov	r6, r1
 80054ca:	d9f4      	bls.n	80054b6 <_printf_i+0x11a>
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d10b      	bne.n	80054e8 <_printf_i+0x14c>
 80054d0:	6823      	ldr	r3, [r4, #0]
 80054d2:	07de      	lsls	r6, r3, #31
 80054d4:	d508      	bpl.n	80054e8 <_printf_i+0x14c>
 80054d6:	6923      	ldr	r3, [r4, #16]
 80054d8:	6861      	ldr	r1, [r4, #4]
 80054da:	4299      	cmp	r1, r3
 80054dc:	bfde      	ittt	le
 80054de:	2330      	movle	r3, #48	; 0x30
 80054e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80054e8:	1b52      	subs	r2, r2, r5
 80054ea:	6122      	str	r2, [r4, #16]
 80054ec:	f8cd a000 	str.w	sl, [sp]
 80054f0:	464b      	mov	r3, r9
 80054f2:	aa03      	add	r2, sp, #12
 80054f4:	4621      	mov	r1, r4
 80054f6:	4640      	mov	r0, r8
 80054f8:	f7ff fee2 	bl	80052c0 <_printf_common>
 80054fc:	3001      	adds	r0, #1
 80054fe:	d14c      	bne.n	800559a <_printf_i+0x1fe>
 8005500:	f04f 30ff 	mov.w	r0, #4294967295
 8005504:	b004      	add	sp, #16
 8005506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800550a:	4835      	ldr	r0, [pc, #212]	; (80055e0 <_printf_i+0x244>)
 800550c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005510:	6829      	ldr	r1, [r5, #0]
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	f851 6b04 	ldr.w	r6, [r1], #4
 8005518:	6029      	str	r1, [r5, #0]
 800551a:	061d      	lsls	r5, r3, #24
 800551c:	d514      	bpl.n	8005548 <_printf_i+0x1ac>
 800551e:	07df      	lsls	r7, r3, #31
 8005520:	bf44      	itt	mi
 8005522:	f043 0320 	orrmi.w	r3, r3, #32
 8005526:	6023      	strmi	r3, [r4, #0]
 8005528:	b91e      	cbnz	r6, 8005532 <_printf_i+0x196>
 800552a:	6823      	ldr	r3, [r4, #0]
 800552c:	f023 0320 	bic.w	r3, r3, #32
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	2310      	movs	r3, #16
 8005534:	e7b0      	b.n	8005498 <_printf_i+0xfc>
 8005536:	6823      	ldr	r3, [r4, #0]
 8005538:	f043 0320 	orr.w	r3, r3, #32
 800553c:	6023      	str	r3, [r4, #0]
 800553e:	2378      	movs	r3, #120	; 0x78
 8005540:	4828      	ldr	r0, [pc, #160]	; (80055e4 <_printf_i+0x248>)
 8005542:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005546:	e7e3      	b.n	8005510 <_printf_i+0x174>
 8005548:	0659      	lsls	r1, r3, #25
 800554a:	bf48      	it	mi
 800554c:	b2b6      	uxthmi	r6, r6
 800554e:	e7e6      	b.n	800551e <_printf_i+0x182>
 8005550:	4615      	mov	r5, r2
 8005552:	e7bb      	b.n	80054cc <_printf_i+0x130>
 8005554:	682b      	ldr	r3, [r5, #0]
 8005556:	6826      	ldr	r6, [r4, #0]
 8005558:	6961      	ldr	r1, [r4, #20]
 800555a:	1d18      	adds	r0, r3, #4
 800555c:	6028      	str	r0, [r5, #0]
 800555e:	0635      	lsls	r5, r6, #24
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	d501      	bpl.n	8005568 <_printf_i+0x1cc>
 8005564:	6019      	str	r1, [r3, #0]
 8005566:	e002      	b.n	800556e <_printf_i+0x1d2>
 8005568:	0670      	lsls	r0, r6, #25
 800556a:	d5fb      	bpl.n	8005564 <_printf_i+0x1c8>
 800556c:	8019      	strh	r1, [r3, #0]
 800556e:	2300      	movs	r3, #0
 8005570:	6123      	str	r3, [r4, #16]
 8005572:	4615      	mov	r5, r2
 8005574:	e7ba      	b.n	80054ec <_printf_i+0x150>
 8005576:	682b      	ldr	r3, [r5, #0]
 8005578:	1d1a      	adds	r2, r3, #4
 800557a:	602a      	str	r2, [r5, #0]
 800557c:	681d      	ldr	r5, [r3, #0]
 800557e:	6862      	ldr	r2, [r4, #4]
 8005580:	2100      	movs	r1, #0
 8005582:	4628      	mov	r0, r5
 8005584:	f7fa fe24 	bl	80001d0 <memchr>
 8005588:	b108      	cbz	r0, 800558e <_printf_i+0x1f2>
 800558a:	1b40      	subs	r0, r0, r5
 800558c:	6060      	str	r0, [r4, #4]
 800558e:	6863      	ldr	r3, [r4, #4]
 8005590:	6123      	str	r3, [r4, #16]
 8005592:	2300      	movs	r3, #0
 8005594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005598:	e7a8      	b.n	80054ec <_printf_i+0x150>
 800559a:	6923      	ldr	r3, [r4, #16]
 800559c:	462a      	mov	r2, r5
 800559e:	4649      	mov	r1, r9
 80055a0:	4640      	mov	r0, r8
 80055a2:	47d0      	blx	sl
 80055a4:	3001      	adds	r0, #1
 80055a6:	d0ab      	beq.n	8005500 <_printf_i+0x164>
 80055a8:	6823      	ldr	r3, [r4, #0]
 80055aa:	079b      	lsls	r3, r3, #30
 80055ac:	d413      	bmi.n	80055d6 <_printf_i+0x23a>
 80055ae:	68e0      	ldr	r0, [r4, #12]
 80055b0:	9b03      	ldr	r3, [sp, #12]
 80055b2:	4298      	cmp	r0, r3
 80055b4:	bfb8      	it	lt
 80055b6:	4618      	movlt	r0, r3
 80055b8:	e7a4      	b.n	8005504 <_printf_i+0x168>
 80055ba:	2301      	movs	r3, #1
 80055bc:	4632      	mov	r2, r6
 80055be:	4649      	mov	r1, r9
 80055c0:	4640      	mov	r0, r8
 80055c2:	47d0      	blx	sl
 80055c4:	3001      	adds	r0, #1
 80055c6:	d09b      	beq.n	8005500 <_printf_i+0x164>
 80055c8:	3501      	adds	r5, #1
 80055ca:	68e3      	ldr	r3, [r4, #12]
 80055cc:	9903      	ldr	r1, [sp, #12]
 80055ce:	1a5b      	subs	r3, r3, r1
 80055d0:	42ab      	cmp	r3, r5
 80055d2:	dcf2      	bgt.n	80055ba <_printf_i+0x21e>
 80055d4:	e7eb      	b.n	80055ae <_printf_i+0x212>
 80055d6:	2500      	movs	r5, #0
 80055d8:	f104 0619 	add.w	r6, r4, #25
 80055dc:	e7f5      	b.n	80055ca <_printf_i+0x22e>
 80055de:	bf00      	nop
 80055e0:	08005a0d 	.word	0x08005a0d
 80055e4:	08005a1e 	.word	0x08005a1e

080055e8 <_sbrk_r>:
 80055e8:	b538      	push	{r3, r4, r5, lr}
 80055ea:	4d06      	ldr	r5, [pc, #24]	; (8005604 <_sbrk_r+0x1c>)
 80055ec:	2300      	movs	r3, #0
 80055ee:	4604      	mov	r4, r0
 80055f0:	4608      	mov	r0, r1
 80055f2:	602b      	str	r3, [r5, #0]
 80055f4:	f7fe fc5e 	bl	8003eb4 <_sbrk>
 80055f8:	1c43      	adds	r3, r0, #1
 80055fa:	d102      	bne.n	8005602 <_sbrk_r+0x1a>
 80055fc:	682b      	ldr	r3, [r5, #0]
 80055fe:	b103      	cbz	r3, 8005602 <_sbrk_r+0x1a>
 8005600:	6023      	str	r3, [r4, #0]
 8005602:	bd38      	pop	{r3, r4, r5, pc}
 8005604:	20000194 	.word	0x20000194

08005608 <__sread>:
 8005608:	b510      	push	{r4, lr}
 800560a:	460c      	mov	r4, r1
 800560c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005610:	f000 f8a0 	bl	8005754 <_read_r>
 8005614:	2800      	cmp	r0, #0
 8005616:	bfab      	itete	ge
 8005618:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800561a:	89a3      	ldrhlt	r3, [r4, #12]
 800561c:	181b      	addge	r3, r3, r0
 800561e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005622:	bfac      	ite	ge
 8005624:	6563      	strge	r3, [r4, #84]	; 0x54
 8005626:	81a3      	strhlt	r3, [r4, #12]
 8005628:	bd10      	pop	{r4, pc}

0800562a <__swrite>:
 800562a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800562e:	461f      	mov	r7, r3
 8005630:	898b      	ldrh	r3, [r1, #12]
 8005632:	05db      	lsls	r3, r3, #23
 8005634:	4605      	mov	r5, r0
 8005636:	460c      	mov	r4, r1
 8005638:	4616      	mov	r6, r2
 800563a:	d505      	bpl.n	8005648 <__swrite+0x1e>
 800563c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005640:	2302      	movs	r3, #2
 8005642:	2200      	movs	r2, #0
 8005644:	f000 f868 	bl	8005718 <_lseek_r>
 8005648:	89a3      	ldrh	r3, [r4, #12]
 800564a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800564e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005652:	81a3      	strh	r3, [r4, #12]
 8005654:	4632      	mov	r2, r6
 8005656:	463b      	mov	r3, r7
 8005658:	4628      	mov	r0, r5
 800565a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800565e:	f000 b817 	b.w	8005690 <_write_r>

08005662 <__sseek>:
 8005662:	b510      	push	{r4, lr}
 8005664:	460c      	mov	r4, r1
 8005666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800566a:	f000 f855 	bl	8005718 <_lseek_r>
 800566e:	1c43      	adds	r3, r0, #1
 8005670:	89a3      	ldrh	r3, [r4, #12]
 8005672:	bf15      	itete	ne
 8005674:	6560      	strne	r0, [r4, #84]	; 0x54
 8005676:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800567a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800567e:	81a3      	strheq	r3, [r4, #12]
 8005680:	bf18      	it	ne
 8005682:	81a3      	strhne	r3, [r4, #12]
 8005684:	bd10      	pop	{r4, pc}

08005686 <__sclose>:
 8005686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800568a:	f000 b813 	b.w	80056b4 <_close_r>
	...

08005690 <_write_r>:
 8005690:	b538      	push	{r3, r4, r5, lr}
 8005692:	4d07      	ldr	r5, [pc, #28]	; (80056b0 <_write_r+0x20>)
 8005694:	4604      	mov	r4, r0
 8005696:	4608      	mov	r0, r1
 8005698:	4611      	mov	r1, r2
 800569a:	2200      	movs	r2, #0
 800569c:	602a      	str	r2, [r5, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	f7fd ffa4 	bl	80035ec <_write>
 80056a4:	1c43      	adds	r3, r0, #1
 80056a6:	d102      	bne.n	80056ae <_write_r+0x1e>
 80056a8:	682b      	ldr	r3, [r5, #0]
 80056aa:	b103      	cbz	r3, 80056ae <_write_r+0x1e>
 80056ac:	6023      	str	r3, [r4, #0]
 80056ae:	bd38      	pop	{r3, r4, r5, pc}
 80056b0:	20000194 	.word	0x20000194

080056b4 <_close_r>:
 80056b4:	b538      	push	{r3, r4, r5, lr}
 80056b6:	4d06      	ldr	r5, [pc, #24]	; (80056d0 <_close_r+0x1c>)
 80056b8:	2300      	movs	r3, #0
 80056ba:	4604      	mov	r4, r0
 80056bc:	4608      	mov	r0, r1
 80056be:	602b      	str	r3, [r5, #0]
 80056c0:	f7fe fbc3 	bl	8003e4a <_close>
 80056c4:	1c43      	adds	r3, r0, #1
 80056c6:	d102      	bne.n	80056ce <_close_r+0x1a>
 80056c8:	682b      	ldr	r3, [r5, #0]
 80056ca:	b103      	cbz	r3, 80056ce <_close_r+0x1a>
 80056cc:	6023      	str	r3, [r4, #0]
 80056ce:	bd38      	pop	{r3, r4, r5, pc}
 80056d0:	20000194 	.word	0x20000194

080056d4 <_fstat_r>:
 80056d4:	b538      	push	{r3, r4, r5, lr}
 80056d6:	4d07      	ldr	r5, [pc, #28]	; (80056f4 <_fstat_r+0x20>)
 80056d8:	2300      	movs	r3, #0
 80056da:	4604      	mov	r4, r0
 80056dc:	4608      	mov	r0, r1
 80056de:	4611      	mov	r1, r2
 80056e0:	602b      	str	r3, [r5, #0]
 80056e2:	f7fe fbbe 	bl	8003e62 <_fstat>
 80056e6:	1c43      	adds	r3, r0, #1
 80056e8:	d102      	bne.n	80056f0 <_fstat_r+0x1c>
 80056ea:	682b      	ldr	r3, [r5, #0]
 80056ec:	b103      	cbz	r3, 80056f0 <_fstat_r+0x1c>
 80056ee:	6023      	str	r3, [r4, #0]
 80056f0:	bd38      	pop	{r3, r4, r5, pc}
 80056f2:	bf00      	nop
 80056f4:	20000194 	.word	0x20000194

080056f8 <_isatty_r>:
 80056f8:	b538      	push	{r3, r4, r5, lr}
 80056fa:	4d06      	ldr	r5, [pc, #24]	; (8005714 <_isatty_r+0x1c>)
 80056fc:	2300      	movs	r3, #0
 80056fe:	4604      	mov	r4, r0
 8005700:	4608      	mov	r0, r1
 8005702:	602b      	str	r3, [r5, #0]
 8005704:	f7fe fbbd 	bl	8003e82 <_isatty>
 8005708:	1c43      	adds	r3, r0, #1
 800570a:	d102      	bne.n	8005712 <_isatty_r+0x1a>
 800570c:	682b      	ldr	r3, [r5, #0]
 800570e:	b103      	cbz	r3, 8005712 <_isatty_r+0x1a>
 8005710:	6023      	str	r3, [r4, #0]
 8005712:	bd38      	pop	{r3, r4, r5, pc}
 8005714:	20000194 	.word	0x20000194

08005718 <_lseek_r>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	4d07      	ldr	r5, [pc, #28]	; (8005738 <_lseek_r+0x20>)
 800571c:	4604      	mov	r4, r0
 800571e:	4608      	mov	r0, r1
 8005720:	4611      	mov	r1, r2
 8005722:	2200      	movs	r2, #0
 8005724:	602a      	str	r2, [r5, #0]
 8005726:	461a      	mov	r2, r3
 8005728:	f7fe fbb6 	bl	8003e98 <_lseek>
 800572c:	1c43      	adds	r3, r0, #1
 800572e:	d102      	bne.n	8005736 <_lseek_r+0x1e>
 8005730:	682b      	ldr	r3, [r5, #0]
 8005732:	b103      	cbz	r3, 8005736 <_lseek_r+0x1e>
 8005734:	6023      	str	r3, [r4, #0]
 8005736:	bd38      	pop	{r3, r4, r5, pc}
 8005738:	20000194 	.word	0x20000194

0800573c <__malloc_lock>:
 800573c:	4801      	ldr	r0, [pc, #4]	; (8005744 <__malloc_lock+0x8>)
 800573e:	f7ff bb1d 	b.w	8004d7c <__retarget_lock_acquire_recursive>
 8005742:	bf00      	nop
 8005744:	20000188 	.word	0x20000188

08005748 <__malloc_unlock>:
 8005748:	4801      	ldr	r0, [pc, #4]	; (8005750 <__malloc_unlock+0x8>)
 800574a:	f7ff bb18 	b.w	8004d7e <__retarget_lock_release_recursive>
 800574e:	bf00      	nop
 8005750:	20000188 	.word	0x20000188

08005754 <_read_r>:
 8005754:	b538      	push	{r3, r4, r5, lr}
 8005756:	4d07      	ldr	r5, [pc, #28]	; (8005774 <_read_r+0x20>)
 8005758:	4604      	mov	r4, r0
 800575a:	4608      	mov	r0, r1
 800575c:	4611      	mov	r1, r2
 800575e:	2200      	movs	r2, #0
 8005760:	602a      	str	r2, [r5, #0]
 8005762:	461a      	mov	r2, r3
 8005764:	f7fe fb54 	bl	8003e10 <_read>
 8005768:	1c43      	adds	r3, r0, #1
 800576a:	d102      	bne.n	8005772 <_read_r+0x1e>
 800576c:	682b      	ldr	r3, [r5, #0]
 800576e:	b103      	cbz	r3, 8005772 <_read_r+0x1e>
 8005770:	6023      	str	r3, [r4, #0]
 8005772:	bd38      	pop	{r3, r4, r5, pc}
 8005774:	20000194 	.word	0x20000194

08005778 <_init>:
 8005778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800577a:	bf00      	nop
 800577c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800577e:	bc08      	pop	{r3}
 8005780:	469e      	mov	lr, r3
 8005782:	4770      	bx	lr

08005784 <_fini>:
 8005784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005786:	bf00      	nop
 8005788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800578a:	bc08      	pop	{r3}
 800578c:	469e      	mov	lr, r3
 800578e:	4770      	bx	lr
