#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 17 09:07:47 2023
# Process ID: 48376
# Current directory: D:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.runs/main_bd_adaptiveFilter_0_0_synth_1
# Command line: vivado.exe -log main_bd_adaptiveFilter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_bd_adaptiveFilter_0_0.tcl
# Log file: D:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.runs/main_bd_adaptiveFilter_0_0_synth_1/main_bd_adaptiveFilter_0_0.vds
# Journal file: D:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.runs/main_bd_adaptiveFilter_0_0_synth_1\vivado.jou
# Running On: DESKTOP-0HSVFGJ, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34299 MB
#-----------------------------------------------------------
source main_bd_adaptiveFilter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Sundries/GithubProject/POD-DANC/vivado/ip_repo/adaptiveFilter_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_bd_adaptiveFilter_0_0
Command: synth_design -top main_bd_adaptiveFilter_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41636
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg0' is not allowed [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0_S00_AXI.v:109]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg1' is not allowed [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0_S00_AXI.v:110]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg2' is not allowed [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0_S00_AXI.v:111]
INFO: [Synth 8-11241] undeclared symbol 'start_rd', assumed default net type 'wire' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'start_addr', assumed default net type 'wire' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'rd_len', assumed default net type 'wire' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:82]
WARNING: [Synth 8-8895] 'start_rd' is already implicitly declared on line 80 [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:85]
WARNING: [Synth 8-8895] 'start_addr' is already implicitly declared on line 81 [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:86]
WARNING: [Synth 8-8895] 'rd_len' is already implicitly declared on line 82 [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:93]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1226.094 ; gain = 406.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_bd_adaptiveFilter_0_0' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ip/main_bd_adaptiveFilter_0_0/synth/main_bd_adaptiveFilter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adaptiveFilter_v1_0' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'adaptiveFilter_v1_0_S00_AXI' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0_S00_AXI.v:374]
INFO: [Synth 8-6155] done synthesizing module 'adaptiveFilter_v1_0_S00_AXI' (0#1) [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'bram_ip_plus1' [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:111]
INFO: [Synth 8-6155] done synthesizing module 'bram_ip_plus1' (0#1) [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:111]
INFO: [Synth 8-6155] done synthesizing module 'adaptiveFilter_v1_0' (0#1) [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'main_bd_adaptiveFilter_0_0' (0#1) [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ip/main_bd_adaptiveFilter_0_0/synth/main_bd_adaptiveFilter_0_0.v:53]
WARNING: [Synth 8-7137] Register ram_wr_data_reg in module bram_ip_plus1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:172]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity adaptiveFilter_v1_0 does not have driver. [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:93]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity adaptiveFilter_v1_0 does not have driver. [d:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.gen/sources_1/bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v:94]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1322.312 ; gain = 502.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1322.312 ; gain = 502.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1322.312 ; gain = 502.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1322.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1424.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1424.496 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'flow_cnt_reg' in module 'bram_ip_plus1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flow_cnt_reg' using encoding 'one-hot' in module 'bram_ip_plus1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design main_bd_adaptiveFilter_0_0 has port ram_rst driven by constant 0
INFO: [Synth 8-3917] design main_bd_adaptiveFilter_0_0 has port LED[3] driven by constant 1
INFO: [Synth 8-3917] design main_bd_adaptiveFilter_0_0 has port LED[2] driven by constant 0
INFO: [Synth 8-3917] design main_bd_adaptiveFilter_0_0 has port LED[1] driven by constant 1
INFO: [Synth 8-3917] design main_bd_adaptiveFilter_0_0 has port LED[0] driven by constant 1
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (inst/inst_bram_ip_plus1/FSM_onehot_flow_cnt_reg[3]) is unused and will be removed from module main_bd_adaptiveFilter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_bram_ip_plus1/FSM_onehot_flow_cnt_reg[2]) is unused and will be removed from module main_bd_adaptiveFilter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_bram_ip_plus1/FSM_onehot_flow_cnt_reg[1]) is unused and will be removed from module main_bd_adaptiveFilter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_bram_ip_plus1/FSM_onehot_flow_cnt_reg[0]) is unused and will be removed from module main_bd_adaptiveFilter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.496 ; gain = 605.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.496 ; gain = 502.828
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1424.496 ; gain = 605.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1424.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1424.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1f45de2c
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1424.496 ; gain = 1008.801
INFO: [Common 17-1381] The checkpoint 'D:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.runs/main_bd_adaptiveFilter_0_0_synth_1/main_bd_adaptiveFilter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_bd_adaptiveFilter_0_0, cache-ID = ee4929b9f6cd2e21
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Sundries/GithubProject/POD-DANC/vivado/test_bram/test_bram.runs/main_bd_adaptiveFilter_0_0_synth_1/main_bd_adaptiveFilter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_bd_adaptiveFilter_0_0_utilization_synth.rpt -pb main_bd_adaptiveFilter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 09:08:16 2023...
