$date
	Sun Mar 22 23:15:18 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple3_tb $end
$var wire 4 ! E [3:0] $end
$var wire 4 " B [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 1 $ D $end
$scope module s $end
$var wire 4 % A [3:0] $end
$var wire 1 $ D $end
$var wire 4 & E [3:0] $end
$var wire 4 ' B [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0x &
bx %
x$
bx #
bx "
b0x !
$end
#10
b1111 "
b1111 '
b1 !
b1 &
1$
b1111 #
b1111 %
#20
b111 "
b111 '
b1110 #
b1110 %
#30
b1101 "
b1101 '
b1101 #
b1101 %
#40
b101 "
b101 '
b1100 #
b1100 %
#50
b1011 "
b1011 '
b1011 #
b1011 %
#60
b11 "
b11 '
b1010 #
b1010 %
#70
b1001 "
b1001 '
b1001 #
b1001 %
#80
b1 "
b1 '
b1000 #
b1000 %
#90
b1110 "
b1110 '
b111 #
b111 %
#100
b110 "
b110 '
b110 #
b110 %
#110
b1100 "
b1100 '
b101 #
b101 %
#120
b100 "
b100 '
b100 #
b100 %
#130
b1010 "
b1010 '
b11 #
b11 %
#140
b10 "
b10 '
b10 #
b10 %
#150
b1000 "
b1000 '
b1 #
b1 %
#160
b0 "
b0 '
b0 #
b0 %
#170
b1111 "
b1111 '
b0 !
b0 &
0$
b1111 #
b1111 %
#180
b111 "
b111 '
b1110 #
b1110 %
#190
b1101 "
b1101 '
b1101 #
b1101 %
#200
b101 "
b101 '
b1100 #
b1100 %
#210
b1011 "
b1011 '
b1011 #
b1011 %
#220
b11 "
b11 '
b1010 #
b1010 %
#230
b1001 "
b1001 '
b1001 #
b1001 %
#240
b1 "
b1 '
b1000 #
b1000 %
#250
b1110 "
b1110 '
b111 #
b111 %
#260
b110 "
b110 '
b110 #
b110 %
#270
b1100 "
b1100 '
b101 #
b101 %
#280
b100 "
b100 '
b100 #
b100 %
#290
b1010 "
b1010 '
b11 #
b11 %
#300
b10 "
b10 '
b10 #
b10 %
#310
b1000 "
b1000 '
b1 #
b1 %
#320
b0 "
b0 '
b0 #
b0 %
#330
