vlib work
vdel -all -lib work
vlib work
vlog -f verif/CompileVerilog
vsim -gui -L altera_mf_ver work.TestBench

add wave -position end sim:/TestBench/RV/DATA_W
add wave -position end sim:/TestBench/RV/clk
add wave -position end sim:/TestBench/RV/rst
add wave -position end sim:/TestBench/RV/DP/InstrMem/ReadData
add wave -position end sim:/TestBench/RV/DP/B.RSOne
add wave -position end sim:/TestBench/RV/DP/B.RSTwo
add wave -position end sim:/TestBench/RV/DP/B.RD
add wave -position end sim:/TestBench/RV/DP/PC
add wave -position end sim:/TestBench/RV/DP/Instr
add wave -position end sim:/TestBench/RV/WBData
add wave -position end sim:/TestBench/RV/DP/RF/RegisterFile
add wave -position end sim:/TestBench/RV/Opcode
add wave -position end sim:/TestBench/RV/ALUSrc
add wave -position end sim:/TestBench/RV/MemToReg
add wave -position end sim:/TestBench/RV/RegWrite
add wave -position end sim:/TestBench/RV/MemRead
add wave -position end sim:/TestBench/RV/MemWrite
add wave -position end sim:/TestBench/RV/Branch
add wave -position end sim:/TestBench/RV/ALUop
add wave -position end sim:/TestBench/RV/ALUOpReg
add wave -position end sim:/TestBench/RV/Funct7
add wave -position end sim:/TestBench/RV/Funct3
add wave -position end sim:/TestBench/RV/Operation
add wave -position end sim:/TestBench/RV/DP/DataMem/*

radix signal sim:/TestBench/RV/DP/InstrMem/ReadData hexadecimal
radix signal sim:/TestBench/RV/DP/PC unsigned
radix signal sim:/TestBench/RV/DP/Instr hexadecimal
radix signal sim:/TestBench/RV/DP/B.RSOne unsigned
radix signal sim:/TestBench/RV/DP/B.RSTwo unsigned
radix signal sim:/TestBench/RV/DP/B.RD unsigned
radix signal sim:/TestBench/RV/WBData hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[31] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[30] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[29] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[28] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[27] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[26] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[25] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[24] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[23] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[22] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[21] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[20] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[19] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[18] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[17] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[16] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[15] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[14] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[13] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[12] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[11] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[10] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[9] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[8] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[7] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[6] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[5] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[4] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[3] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[2] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[1] hexadecimal
radix signal sim:/TestBench/RV/DP/RF/RegisterFile[0] hexadecimal

run -all