#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov  1 15:14:45 2025
# Process ID         : 5532
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1
# Command line       : vivado.exe -log prbs_gth_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source prbs_gth_test.tcl
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/prbs_gth_test.vds
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 53107 MB
#-----------------------------------------------------------
Sourcing tcl script 'D:/2024_2/Vivado/2024.2/scripts/Vivado_init.tcl'
source prbs_gth_test.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top prbs_gth_test -part xczu15eg-ffvb1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1790.375 ; gain = 189.867
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'prbs_data', assumed default net type 'wire' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:75]
INFO: [Synth 8-6157] synthesizing module 'prbs_gth_test' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:57]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-5532-FSO-A/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-5532-FSO-A/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-5532-FSO-A/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-5532-FSO-A/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gth_top' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gth_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [D:/2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76017]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [D:/2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76017]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_1' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-5532-FSO-A/realtime/gtwizard_ultrascale_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_1' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-5532-FSO-A/realtime/gtwizard_ultrascale_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gth_top' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gth_top.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'gtwiz_userdata_tx_in' does not match port width (32) of module 'gth_top' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:75]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_prbs_any' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
	Parameter CHK_MODE bound to: 0 - type: integer 
	Parameter INV_PATTERN bound to: 1 - type: integer 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_prbs_any' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
WARNING: [Synth 8-689] width (1) of port connection 'DATA_OUT' does not match port width (32) of module 'gtwizard_ultrascale_0_prbs_any' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:103]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_prbs_any__parameterized0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
	Parameter CHK_MODE bound to: 1 - type: integer 
	Parameter INV_PATTERN bound to: 1 - type: integer 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_prbs_any__parameterized0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
INFO: [Synth 8-6155] done synthesizing module 'prbs_gth_test' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:26]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gth_top'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'prbs_chk_inst'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'prbs_gen_inst'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/prbs_gth_test.v:98]
WARNING: [Synth 8-3917] design prbs_gth_test has port tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design prbs_gth_test has port tx_disable[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1902.066 ; gain = 301.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1919.984 ; gain = 319.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1919.984 ; gain = 319.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1933.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc] for cell 'gth_top/u_gt'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc] for cell 'gth_top/u_gt'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]
Finished Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/prbs_gth_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/prbs_gth_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2046.156 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2046.156 ; gain = 445.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvb1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2046.156 ; gain = 445.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1/gtwizard_ultrascale_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for gth_top/u_gt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2046.156 ; gain = 445.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2046.156 ; gain = 445.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design prbs_gth_test has port tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design prbs_gth_test has port tx_disable[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2046.156 ; gain = 445.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2654.105 ; gain = 1053.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2683.121 ; gain = 1082.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2683.121 ; gain = 1082.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.805 ; gain = 1280.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.805 ; gain = 1280.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.805 ; gain = 1280.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.805 ; gain = 1280.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.805 ; gain = 1280.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.805 ; gain = 1280.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |ila_0                 |         1|
|2     |clk_wiz_0             |         1|
|3     |gtwizard_ultrascale_1 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clk_wiz             |     1|
|2     |gtwizard_ultrascale |     1|
|3     |ila                 |     1|
|4     |BUFG                |     1|
|5     |IBUFDS_GTE4         |     1|
|6     |LUT1                |    68|
|7     |LUT2                |    32|
|8     |LUT3                |    38|
|9     |LUT4                |     1|
|10    |LUT5                |     2|
|11    |LUT6                |     9|
|12    |FDRE                |     9|
|13    |FDSE                |    95|
|14    |IBUF                |     1|
|15    |OBUF                |     2|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.805 ; gain = 1280.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2880.805 ; gain = 1154.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2880.805 ; gain = 1280.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2880.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: 550447be
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2880.805 ; gain = 2375.848
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/prbs_gth_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file prbs_gth_test_utilization_synth.rpt -pb prbs_gth_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 15:15:16 2025...
