--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml MainAndBigButtonWrapper.twx MainAndBigButtonWrapper.ncd -o
MainAndBigButtonWrapper.twr MainAndBigButtonWrapper.pcf -ucf
MainAndBigButtonWrapper.ucf

Design file:              MainAndBigButtonWrapper.ncd
Physical constraint file: MainAndBigButtonWrapper.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
button           |    0.333(R)|      FAST  |    0.563(R)|      SLOW  |clk_BUFGP         |   0.000|
reset            |    0.552(R)|      SLOW  |    0.321(R)|      SLOW  |clk_BUFGP         |   0.000|
start            |    0.897(R)|      SLOW  |   -0.004(R)|      SLOW  |clk_BUFGP         |   0.000|
toggleTimerSerial|    1.049(R)|      SLOW  |   -0.151(R)|      SLOW  |clk_BUFGP         |   0.000|
win<0>           |    2.559(R)|      SLOW  |   -1.238(R)|      FAST  |clk_BUFGP         |   0.000|
win<1>           |    2.680(R)|      SLOW  |   -0.981(R)|      FAST  |clk_BUFGP         |   0.000|
win<2>           |    2.536(R)|      SLOW  |   -1.215(R)|      FAST  |clk_BUFGP         |   0.000|
win<3>           |    2.636(R)|      SLOW  |   -1.062(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
buzzer           |         6.561(R)|      SLOW  |         3.260(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<0>    |         7.452(R)|      SLOW  |         3.900(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<1>    |         7.699(R)|      SLOW  |         4.045(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<2>    |         7.670(R)|      SLOW  |         4.016(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<3>    |         7.926(R)|      SLOW  |         4.196(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<0>    |         7.320(R)|      SLOW  |         3.795(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<1>    |         7.299(R)|      SLOW  |         3.809(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<2>    |         7.878(R)|      SLOW  |         4.218(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<3>    |         7.498(R)|      SLOW  |         3.951(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<4>    |         7.525(R)|      SLOW  |         4.009(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<5>    |         7.508(R)|      SLOW  |         3.954(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<0>   |         8.333(R)|      SLOW  |         4.532(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<1>   |         7.819(R)|      SLOW  |         4.158(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<2>   |         7.894(R)|      SLOW  |         4.236(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<3>   |         7.899(R)|      SLOW  |         4.241(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<0>|         7.363(R)|      SLOW  |         3.854(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<1>|         6.977(R)|      SLOW  |         3.596(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<2>|         7.143(R)|      SLOW  |         3.678(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<3>|         7.540(R)|      SLOW  |         3.966(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<0>   |         7.588(R)|      SLOW  |         3.945(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<1>   |         7.740(R)|      SLOW  |         4.090(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<2>   |         7.830(R)|      SLOW  |         4.144(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<3>   |         7.631(R)|      SLOW  |         4.021(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<4>   |         7.204(R)|      SLOW  |         3.740(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<5>   |         6.955(R)|      SLOW  |         3.574(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<6>   |         7.500(R)|      SLOW  |         4.010(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<7>   |         6.982(R)|      SLOW  |         3.581(R)|      FAST  |clk_BUFGP         |   0.000|
winLED           |         8.272(R)|      SLOW  |         4.433(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock strike<0> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|        10.121(R)|      SLOW  |         5.884(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         9.006(R)|      SLOW  |         5.249(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<1> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|         9.877(R)|      SLOW  |         5.763(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         8.762(R)|      SLOW  |         5.128(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<2> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|         9.597(R)|      SLOW  |         5.530(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         8.482(R)|      SLOW  |         4.895(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<3> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|         9.823(R)|      SLOW  |         5.708(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         8.708(R)|      SLOW  |         5.073(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.936|         |         |         |
strike<0>      |    4.524|         |         |         |
strike<1>      |    4.524|         |         |         |
strike<2>      |    4.524|         |         |         |
strike<3>      |    4.524|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.257|         |         |         |
strike<0>      |    1.248|         |         |         |
strike<1>      |    1.248|         |         |         |
strike<2>      |    1.248|         |         |         |
strike<3>      |    1.248|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.257|         |         |         |
strike<0>      |    1.248|         |         |         |
strike<1>      |    1.248|         |         |         |
strike<2>      |    1.248|         |         |         |
strike<3>      |    1.248|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.257|         |         |         |
strike<0>      |    1.248|         |         |         |
strike<1>      |    1.248|         |         |         |
strike<2>      |    1.248|         |         |         |
strike<3>      |    1.248|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.257|         |         |         |
strike<0>      |    1.248|         |         |         |
strike<1>      |    1.248|         |         |         |
strike<2>      |    1.248|         |         |         |
strike<3>      |    1.248|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 17 12:48:12 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



