<ENTRY>
{
 "thisFile": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/build/kernel.link.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Oct 28 23:42:27 2021",
 "timestampMillis": "1635464547021",
 "buildStep": {
  "cmdId": "9bb27788-7087-49c5-8e5a-5d31153f2ef2",
  "name": "v++",
  "logFile": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/link.steps.log",
  "commandLine": "/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++ --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" --target hw_emu --platform /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --save-temps -g --temp_dir temp_dir --config design.cfg --profile.trace_memory=DDR -l -o./build/kernel.link.xclbin kernel.xo ",
  "args": [
   "--xp",
   "param:compiler.lockFlowCritSlackThreshold=0",
   "--xp",
   "vivado_param:hd.routingContainmentAreaExpansion=true",
   "--xp",
   "vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1",
   "--xp",
   "vivado_param:bitstream.enablePR=4123",
   "--xp",
   "vivado_param:physynth.ultraRAMOptOutput=false",
   "--xp",
   "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}",
   "--xp",
   "vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}",
   "--target",
   "hw_emu",
   "--platform",
   "/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
   "--save-temps",
   "-g",
   "--temp_dir",
   "temp_dir",
   "--config",
   "design.cfg",
   "--profile.trace_memory=DDR",
   "-l",
   "-o./build/kernel.link.xclbin",
   "kernel.xo"
  ],
  "iniFiles": [
   {
    "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/design.cfg",
    "content": "debug=1 \n\n[profile]\ndata=all:all:all\n\n[connectivity]\nnk=krnl:1\n"
   }
  ],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:27 2021",
 "timestampMillis": "1635464547022",
 "status": {
  "cmdId": "9bb27788-7087-49c5-8e5a-5d31153f2ef2",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Thu Oct 28 23:42:34 2021",
 "timestampMillis": "1635464554286",
 "buildSummary": {
  "hardwarePlatform": "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
  "hardwareDsa": "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa",
  "platformDirectory": "/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW_EMU",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "kernel.link",
    "file": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/build/kernel.link.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "krnl",
     "file": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/kernel.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xo/krnl/krnl/cpu_sources/kernel.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "krnl_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2021.1. SW Build 3246112 on 2021-06-09-14:19:56"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:42:34 2021",
 "timestampMillis": "1635464554445",
 "buildStep": {
  "cmdId": "c443f708-8486-489a-bd42-fc2e54c7c730",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/kernel.xo -keep --config /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/syslinkConfig.ini --xpfm /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --target emu --output_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int --temp_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/sys_link",
  "args": [
   "--xo",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/kernel.xo",
   "-keep",
   "--config",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/syslinkConfig.ini",
   "--xpfm",
   "/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
   "--target",
   "emu",
   "--output_dir",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int",
   "--temp_dir",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/syslinkConfig.ini",
    "content": "nk=krnl:1\n\n"
   }
  ],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:34 2021",
 "timestampMillis": "1635464554445",
 "status": {
  "cmdId": "c443f708-8486-489a-bd42-fc2e54c7c730",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:51 2021",
 "timestampMillis": "1635464571366",
 "status": {
  "cmdId": "c443f708-8486-489a-bd42-fc2e54c7c730",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:42:51 2021",
 "timestampMillis": "1635464571368",
 "buildStep": {
  "cmdId": "24be1849-c31f-4e3a-a418-cfde513e7e3e",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/sdsl.dat -rtd /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/cf2sw.rtd -nofilter /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/cf2sw_full.rtd -xclbin /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xclbin_orig.xml -o /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/sdsl.dat",
   "-rtd",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/cf2sw.rtd",
   "-nofilter",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xclbin_orig.xml",
   "-o",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:51 2021",
 "timestampMillis": "1635464571368",
 "status": {
  "cmdId": "24be1849-c31f-4e3a-a418-cfde513e7e3e",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:53 2021",
 "timestampMillis": "1635464573982",
 "status": {
  "cmdId": "24be1849-c31f-4e3a-a418-cfde513e7e3e",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:42:53 2021",
 "timestampMillis": "1635464573983",
 "buildStep": {
  "cmdId": "45fc0aeb-24e9-4687-bd43-f8c066f6bdd9",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:53 2021",
 "timestampMillis": "1635464573984",
 "status": {
  "cmdId": "45fc0aeb-24e9-4687-bd43-f8c066f6bdd9",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Oct 28 23:42:54 2021",
 "timestampMillis": "1635464574310",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:54 2021",
 "timestampMillis": "1635464574311",
 "status": {
  "cmdId": "45fc0aeb-24e9-4687-bd43-f8c066f6bdd9",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:42:54 2021",
 "timestampMillis": "1635464574312",
 "buildStep": {
  "cmdId": "0e26c30f-a055-4207-925a-3f499293a121",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw_emu -f /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm -g --remote_ip_cache /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/.ipcache -s --trace_memory DDR --output_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int --log_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/logs/link --report_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/reports/link --config /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/vplConfig.ini -k /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link --emulation_mode debug_waveform --no-info --iprepo /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_krnl_1_0 --messageDb /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/run_link/vpl.pb /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw_emu",
   "-f",
   "/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
   "-g",
   "--remote_ip_cache",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/.ipcache",
   "-s",
   "--trace_memory",
   "DDR",
   "--output_dir",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int",
   "--log_dir",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/logs/link",
   "--report_dir",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/reports/link",
   "--config",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/vplConfig.ini",
   "-k",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link",
   "--emulation_mode",
   "debug_waveform",
   "--no-info",
   "--iprepo",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_krnl_1_0",
   "--messageDb",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/run_link/vpl.pb",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/vplConfig.ini",
    "content": "[advanced]\nparam=compiler.lockFlowCritSlackThreshold=0\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=hw_emu.enableDebugWaveform=1\nparam=hw_emu.enableProfiling=1\nparam=compiler.vppCurrentWorkingDir=/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory\nmisc=BinaryName=kernel.link\n\n[connectivity]\nnk=krnl:1:krnl_1\n\n[vivado]\nparam=hd.routingContainmentAreaExpansion=true\nparam=hd.supportClockNetCrossDiffReconfigurablePartitions=1\nparam=bitstream.enablePR=4123\nparam=physynth.ultraRAMOptOutput=false\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}\nparam=synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\n\n"
   }
  ],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:54 2021",
 "timestampMillis": "1635464574313",
 "status": {
  "cmdId": "0e26c30f-a055-4207-925a-3f499293a121",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Oct 28 23:42:56 2021",
 "timestampMillis": "1635464576197",
 "buildStep": {
  "cmdId": "6ec428de-27db-436e-a7a8-1b2b0a77a3f6",
  "name": "vpl",
  "logFile": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/link.steps.log",
  "commandLine": "/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/vpl -t hw_emu -f /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm -g --remote_ip_cache /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/.ipcache -s --trace_memory DDR --output_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int --log_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/logs/link --report_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/reports/link --config /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/vplConfig.ini -k /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link --emulation_mode debug_waveform --no-info --iprepo /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_krnl_1_0 --messageDb /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/run_link/vpl.pb /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:42:56 2021",
 "timestampMillis": "1635464576197",
 "status": {
  "cmdId": "6ec428de-27db-436e-a7a8-1b2b0a77a3f6",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Thu Oct 28 23:43:02 2021",
 "timestampMillis": "1635464582438",
 "vivadoProject": {
  "openDir": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:43:02 2021",
 "timestampMillis": "1635464582439",
 "buildStep": {
  "cmdId": "b35a0c87-127a-401c-bc5b-5d1c0758c352",
  "name": "vivado",
  "logFile": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:43:02 2021",
 "timestampMillis": "1635464582439",
 "status": {
  "cmdId": "b35a0c87-127a-401c-bc5b-5d1c0758c352",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Oct 28 23:43:34 2021",
 "timestampMillis": "1635464614790",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/debug_ip_layout.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "DEBUG_IP_LAYOUT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:49 2021",
 "timestampMillis": "1635464809789",
 "status": {
  "cmdId": "b35a0c87-127a-401c-bc5b-5d1c0758c352",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:49 2021",
 "timestampMillis": "1635464809951",
 "status": {
  "cmdId": "6ec428de-27db-436e-a7a8-1b2b0a77a3f6",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:49 2021",
 "timestampMillis": "1635464809968",
 "status": {
  "cmdId": "0e26c30f-a055-4207-925a-3f499293a121",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:46:49 2021",
 "timestampMillis": "1635464809970",
 "buildStep": {
  "cmdId": "885f3f6d-df2a-48f3-a6a0-f023239b7298",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:49 2021",
 "timestampMillis": "1635464809970",
 "status": {
  "cmdId": "885f3f6d-df2a-48f3-a6a0-f023239b7298",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Oct 28 23:46:49 2021",
 "timestampMillis": "1635464809972",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:46:49 2021",
 "timestampMillis": "1635464809974",
 "buildStep": {
  "cmdId": "f8c52b53-b7c3-4dba-9ed8-2c06376b1789",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -force-enable-memory DDR -a /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/address_map.xml -sdsl /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/sdsl.dat -xclbin /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xclbin_orig.xml -rtd /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.rtd -o /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.xml",
  "args": [
   "-force-enable-memory",
   "DDR",
   "-a",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/address_map.xml",
   "-sdsl",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/sdsl.dat",
   "-xclbin",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/xclbin_orig.xml",
   "-rtd",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.rtd",
   "-o",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:49 2021",
 "timestampMillis": "1635464809974",
 "status": {
  "cmdId": "f8c52b53-b7c3-4dba-9ed8-2c06376b1789",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:52 2021",
 "timestampMillis": "1635464812270",
 "status": {
  "cmdId": "f8c52b53-b7c3-4dba-9ed8-2c06376b1789",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814559",
 "buildStep": {
  "cmdId": "9c7893e3-9753-4ff4-bc79-f262073c2e0f",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.rtd",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814559",
 "status": {
  "cmdId": "9c7893e3-9753-4ff4-bc79-f262073c2e0f",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814561",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814561",
 "status": {
  "cmdId": "9c7893e3-9753-4ff4-bc79-f262073c2e0f",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814561",
 "status": {
  "cmdId": "885f3f6d-df2a-48f3-a6a0-f023239b7298",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814563",
 "buildStep": {
  "cmdId": "4a56aa6a-28af-41b5-92ef-687ab90d2443",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.rtd --append-section :JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.xml --add-section SYSTEM_METADATA:RAW:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_2 --output /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/./build/kernel.link.xclbin",
  "args": [
   "--add-section",
   "DEBUG_IP_LAYOUT:JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/debug_ip_layout.rtd",
   "--add-section",
   "BITSTREAM:RAW:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/behav.xse",
   "--force",
   "--target",
   "hw_emu",
   "--key-value",
   "SYS:dfx_enable:false",
   "--add-section",
   ":JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.rtd",
   "--append-section",
   ":JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/kernel.link.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_2",
   "--output",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/./build/kernel.link.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814563",
 "status": {
  "cmdId": "4a56aa6a-28af-41b5-92ef-687ab90d2443",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814736",
 "status": {
  "cmdId": "4a56aa6a-28af-41b5-92ef-687ab90d2443",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814737",
 "buildStep": {
  "cmdId": "9b53578b-6c45-4e8e-80a7-f3d6a921c0af",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/./build/kernel.link.xclbin.info --input /home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/./build/kernel.link.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/./build/kernel.link.xclbin.info",
   "--input",
   "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/./build/kernel.link.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:54 2021",
 "timestampMillis": "1635464814737",
 "status": {
  "cmdId": "9b53578b-6c45-4e8e-80a7-f3d6a921c0af",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815046",
 "status": {
  "cmdId": "9b53578b-6c45-4e8e-80a7-f3d6a921c0af",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815047",
 "buildStep": {
  "cmdId": "c335b472-2cc7-4915-b4ee-dcd37380c327",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815048",
 "status": {
  "cmdId": "c335b472-2cc7-4915-b4ee-dcd37380c327",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815048",
 "status": {
  "cmdId": "c335b472-2cc7-4915-b4ee-dcd37380c327",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815052",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/reports/link/system_estimate_kernel.link.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815127",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/reports/link/v++_link_kernel.link_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815127",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/v++_link_kernel.link_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815129",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/vadd_xrt_memory/temp_dir/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Oct 28 23:46:55 2021",
 "timestampMillis": "1635464815129",
 "status": {
  "cmdId": "9bb27788-7087-49c5-8e5a-5d31153f2ef2",
  "state": "CS_PASSED"
 }
}
</ENTRY>
