{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port GPIO_SENSORS -pg 1 -y 100 -defaultsOSRD
preplace port S00_AXI -pg 1 -y 130 -defaultsOSRD
preplace port ap_clk -pg 1 -y 610 -defaultsOSRD
preplace port BT_ctsn -pg 1 -y 20 -defaultsOSRD
preplace port UART1 -pg 1 -y 180 -defaultsOSRD
preplace port BT_rtsn -pg 1 -y 160 -defaultsOSRD
preplace port M00_AXI -pg 1 -y 490 -defaultsOSRD
preplace portBus ap_rst_n -pg 1 -y 630 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 3 -y 490 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -y 180 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 1 -y 150 -defaultsOSRD
preplace inst rst_ps8_0_299M -pg 1 -lvl 2 -y 450 -defaultsOSRD
preplace netloc S00_AXI_0_1 1 0 1 NJ
preplace netloc zynq_ultra_ps_e_0_UART_1 1 2 2 NJ 180 NJ
preplace netloc zynq_ultra_ps_e_0_GPIO_0 1 2 2 NJ 100 NJ
preplace netloc axi_smc_M00_AXI 1 1 1 N
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 940
preplace netloc zynq_ultra_ps_e_0_pl_clk3 1 0 4 20 230 310 340 930 610 NJ
preplace netloc rst_ps8_0_299M_peripheral_aresetn1 1 0 4 30 550 NJ 550 920 630 NJ
preplace netloc ps8_0_axi_periph_M00_AXI 1 3 1 NJ
preplace netloc rst_ps8_0_299M_interconnect_aresetn 1 2 1 N
preplace netloc emio_uart0_ctsn_1 1 0 3 20J 10 NJ 10 930
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 320 20 920
preplace netloc zynq_ultra_ps_e_0_emio_uart0_rtsn 1 2 2 NJ 160 NJ
levelinfo -pg 1 0 170 620 1090 1260 -top 0 -bot 650
",
}
0
