

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 13 14:17:29 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          556
LUT:           1335
FF:            1600
DSP:              7
BRAM:             0
SRL:             12
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    8.175
Timing met
