// Seed: 14693176
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout tri id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_26;
  assign id_25 = -1;
  logic id_27;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5,
      id_4,
      id_5,
      id_3,
      id_2,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5
  );
  inout wire id_2;
  input wire id_1;
  logic id_6;
  logic id_7 = id_2;
  always @(posedge id_2 or posedge id_4) begin : LABEL_0
    case (id_7)
      1: {id_6 - "", id_5 - 1'b0, 1'h0, 1'b0, id_6 - -1} = -1 <= -1'b0;
      default: begin : LABEL_1
        id_7 <= -1;
      end
    endcase
    fork
      id_6;
      $signed(95);
      ;
    join
  end
endmodule
