INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab1/lab1.srcs/sources_1/new/andGate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab1/lab1.srcs/sim_1/new/test_andGate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_andGate
