Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 12 15:38:45 2022
| Host         : LAPTOP-D1HA32OK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22605)
2. checking constant_clock (0)
3. checking pulse_width_clock (4)
4. checking unconstrained_internal_endpoints (63284)
5. checking no_input_delay (46)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22605)
----------------------------
 There are 4523 register/latch pins with no clock driven by root clock pin: afe0_dclkp (HIGH)

 There are 4525 register/latch pins with no clock driven by root clock pin: afe1_dclkp (HIGH)

 There are 4523 register/latch pins with no clock driven by root clock pin: afe2_dclkp (HIGH)

 There are 4515 register/latch pins with no clock driven by root clock pin: afe3_dclkp (HIGH)

 There are 4519 register/latch pins with no clock driven by root clock pin: afe4_dclkp (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (4)
---------------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (63284)
----------------------------------------------------
 There are 63194 pins that are not constrained for maximum delay. (HIGH)

 There are 90 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.491     -411.489                     71                 7898       -0.546       -1.083                      2                 7877        0.000        0.000                       0                  6199  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk100                                                                                      {0.000 5.000}        10.000          100.000         
  crg_s7pll0_clkout0                                                                        {0.000 5.000}        10.000          100.000         
    crg_s7pll1_clkout0                                                                      {0.000 2.500}        5.000           200.000         
    s7pll1_pll_fb                                                                           {0.000 5.000}        10.000          100.000         
  s7pll0_pll_fb                                                                             {0.000 5.000}        10.000          100.000         
clk625_p                                                                                    {0.000 8.000}        16.000          62.500          
  crg_s7pll2_clkout                                                                         {0.000 8.000}        16.000          62.500          
  s7pll2_pll_fb                                                                             {0.000 8.000}        16.000          62.500          
clk_240p474                                                                                 {0.000 2.079}        4.159           240.442         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK        {0.000 2.079}        4.158           240.500         
  clkfbout                                                                                  {0.000 2.079}        4.158           240.500         
  clkout0                                                                                   {0.000 4.158}        8.316           120.250         
  clkout1                                                                                   {0.000 2.079}        4.158           240.500         
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.079}        4.158           240.500         
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.158           240.500         
  clkfbout_1                                                                                {0.000 2.079}        4.158           240.500         
  clkout0_1                                                                                 {0.000 4.158}        8.316           120.250         
  clkout1_1                                                                                 {0.000 2.079}        4.158           240.500         
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.079}        4.158           240.500         
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXOUTCLK        {0.000 2.079}        4.158           240.500         
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.079}        4.158           240.500         
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.158           240.500         
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.079}        4.158           240.500         
mmcm_ep/inst/clk_in1                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_MMCM_GTP                                                                         {0.000 2.083}        4.167           240.000         
  clk_out2_MMCM_GTP                                                                         {0.000 5.000}        10.000          100.000         
  clk_out3_MMCM_GTP                                                                         {0.000 8.333}        16.667          60.000          
  clkfbout_MMCM_GTP                                                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                            9.081        0.000                      0                    7        0.220        0.000                      0                    7        3.000        0.000                       0                    10  
  crg_s7pll0_clkout0                                                                              9.054        0.000                      0                    7        0.175        0.000                      0                    7        3.000        0.000                       0                    11  
    crg_s7pll1_clkout0                                                                            1.463        0.000                      0                  116        0.121        0.000                      0                  116        0.000        0.000                       0                    60  
    s7pll1_pll_fb                                                                                                                                                                                                                             8.751        0.000                       0                     2  
  s7pll0_pll_fb                                                                                                                                                                                                                               8.751        0.000                       0                     2  
clk625_p                                                                                         14.908        0.000                      0                    7        0.155        0.000                      0                    7        5.000        0.000                       0                    10  
  crg_s7pll2_clkout                                                                                                                                                                                                                          14.408        0.000                       0                     3  
  s7pll2_pll_fb                                                                                                                                                                                                                              14.751        0.000                       0                     2  
clk_240p474                                                                                       2.987        0.000                      0                    7        0.215        0.000                      0                    7        1.309        0.000                       0                    12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.426        0.000                      0                  933        0.093        0.000                      0                  933       15.450        0.000                       0                   487  
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK              3.192        0.000                      0                   20        0.121        0.000                      0                   20        0.679        0.000                       0                    34  
  clkfbout                                                                                                                                                                                                                                    2.909        0.000                       0                     2  
  clkout0                                                                                                                                                                                                                                     2.256        0.000                       0                     4  
  clkout1                                                                                         1.435        0.000                      0                  104        0.121        0.000                      0                  104        1.128        0.000                       0                    60  
felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK                                                                                                                                                          0.679        0.000                       0                     3  
  clkfbout_1                                                                                                                                                                                                                                  2.909        0.000                       0                     2  
  clkout0_1                                                                                      -0.084       -0.094                      3                  575        0.121        0.000                      0                  575        2.256        0.000                       0                  1742  
  clkout1_1                                                                                       1.313        0.000                      0                  128        0.121        0.000                      0                  128        1.128        0.000                       0                    68  
mmcm_ep/inst/clk_in1                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_MMCM_GTP                                                                               0.019        0.000                      0                 1092        0.081        0.000                      0                 1092        1.313        0.000                       0                   934  
  clk_out2_MMCM_GTP                                                                               3.681        0.000                      0                 3407        0.116        0.000                      0                 3407        3.950        0.000                       0                  2151  
  clk_out3_MMCM_GTP                                                                              12.915        0.000                      0                 1135        0.121        0.000                      0                 1135        7.833        0.000                       0                   596  
  clkfbout_MMCM_GTP                                                                                                                                                                                                                           8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_MMCM_GTP                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.064        0.000                      0                    8                                                                        
clkout0                                                                                     clk_out1_MMCM_GTP                                                                                -6.104     -194.690                     33                   33        1.372        0.000                      0                   33  
clkout0_1                                                                                   clk_out1_MMCM_GTP                                                                                -6.491     -216.705                     35                   35        1.210        0.000                      0                   35  
clk_out2_MMCM_GTP                                                                           clk_out1_MMCM_GTP                                                                                 0.230        0.000                      0                    1       -0.537       -0.537                      1                    1  
clk_out3_MMCM_GTP                                                                           clk_out1_MMCM_GTP                                                                                 3.554        0.000                      0                    1       -0.546       -0.546                      1                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_MMCM_GTP                                                                                31.793        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_MMCM_GTP                                                                           clk_out2_MMCM_GTP                                                                                 6.916        0.000                      0                  111        0.308        0.000                      0                  111  
**async_default**                                                                           clk_out3_MMCM_GTP                                                                           clk_out3_MMCM_GTP                                                                                11.857        0.000                      0                   58        0.479        0.000                      0                   58  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.913        0.000                      0                  100        0.347        0.000                      0                  100  
**default**                                                                                                                                                                                                                                                                               1.503        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        9.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.081ns  (required time - arrival time)
  Source:                 daphne/FD_6/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_7/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.393ns (44.808%)  route 0.484ns (55.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.406     4.156    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.393     4.549 r  daphne/FD_6/Q
                         net (fo=1, routed)           0.484     5.033    daphne/s7pll0_reset6
    SLICE_X162Y147       FDRE                                         r  daphne/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.305    13.913    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_7/C
                         clock pessimism              0.242    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)       -0.007    14.113    daphne/FD_7
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  9.081    

Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 daphne/FD_1/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_2/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.341ns (41.430%)  route 0.482ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.406     4.156    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.341     4.497 r  daphne/FD_1/Q
                         net (fo=1, routed)           0.482     4.979    daphne/s7pll0_reset1
    SLICE_X163Y148       FDRE                                         r  daphne/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.305    13.913    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD_2/C
                         clock pessimism              0.242    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X163Y148       FDRE (Setup_fdre_C_D)       -0.034    14.086    daphne/FD_2
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  9.108    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 daphne/FD_3/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_4/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.341ns (41.430%)  route 0.482ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.406     4.156    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y147       FDRE                                         r  daphne/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.341     4.497 r  daphne/FD_3/Q
                         net (fo=1, routed)           0.482     4.979    daphne/s7pll0_reset3
    SLICE_X162Y147       FDRE                                         r  daphne/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.305    13.913    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_4/C
                         clock pessimism              0.220    14.134    
                         clock uncertainty           -0.035    14.098    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)       -0.010    14.088    daphne/FD_4
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  9.110    

Slack (MET) :             9.212ns  (required time - arrival time)
  Source:                 daphne/FD_4/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_5/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.393ns (53.700%)  route 0.339ns (46.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.406     4.156    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.393     4.549 r  daphne/FD_4/Q
                         net (fo=1, routed)           0.339     4.887    daphne/s7pll0_reset4
    SLICE_X162Y147       FDRE                                         r  daphne/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.305    13.913    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_5/C
                         clock pessimism              0.242    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)       -0.021    14.099    daphne/FD_5
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  9.212    

Slack (MET) :             9.221ns  (required time - arrival time)
  Source:                 daphne/FD_2/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_3/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.341ns (50.233%)  route 0.338ns (49.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.406     4.156    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.341     4.497 r  daphne/FD_2/Q
                         net (fo=1, routed)           0.338     4.834    daphne/s7pll0_reset2
    SLICE_X163Y147       FDRE                                         r  daphne/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.305    13.913    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y147       FDRE                                         r  daphne/FD_3/C
                         clock pessimism              0.216    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X163Y147       FDRE (Setup_fdre_C_D)       -0.039    14.055    daphne/FD_3
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 daphne/FD_5/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_6/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.393ns (53.847%)  route 0.337ns (46.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.406     4.156    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.393     4.549 r  daphne/FD_5/Q
                         net (fo=1, routed)           0.337     4.885    daphne/s7pll0_reset5
    SLICE_X162Y147       FDRE                                         r  daphne/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.305    13.913    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_6/C
                         clock pessimism              0.242    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X162Y147       FDRE (Setup_fdre_C_D)       -0.007    14.113    daphne/FD_6
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.236ns  (required time - arrival time)
  Source:                 daphne/FD/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_1/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.341ns (50.159%)  route 0.339ns (49.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.406     4.156    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.341     4.497 r  daphne/FD/Q
                         net (fo=1, routed)           0.339     4.835    daphne/s7pll0_reset0
    SLICE_X163Y148       FDRE                                         r  daphne/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.305    13.913    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD_1/C
                         clock pessimism              0.242    14.156    
                         clock uncertainty           -0.035    14.120    
    SLICE_X163Y148       FDRE (Setup_fdre_C_D)       -0.049    14.071    daphne/FD_1
  -------------------------------------------------------------------
                         required time                         14.071    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  9.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 daphne/FD_2/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_3/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.649     1.907    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     2.048 r  daphne/FD_2/Q
                         net (fo=1, routed)           0.165     2.213    daphne/s7pll0_reset2
    SLICE_X163Y147       FDRE                                         r  daphne/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.283    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y147       FDRE                                         r  daphne/FD_3/C
                         clock pessimism             -0.361     1.923    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.070     1.993    daphne/FD_3
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 daphne/FD/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_1/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.649     1.907    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     2.048 r  daphne/FD/Q
                         net (fo=1, routed)           0.165     2.213    daphne/s7pll0_reset0
    SLICE_X163Y148       FDRE                                         r  daphne/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.283    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD_1/C
                         clock pessimism             -0.377     1.907    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.066     1.973    daphne/FD_1
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 daphne/FD_5/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_6/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.872%)  route 0.165ns (50.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.649     1.907    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     2.071 r  daphne/FD_5/Q
                         net (fo=1, routed)           0.165     2.236    daphne/s7pll0_reset5
    SLICE_X162Y147       FDRE                                         r  daphne/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.283    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_6/C
                         clock pessimism             -0.377     1.907    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     1.970    daphne/FD_6
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 daphne/FD_4/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_5/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.872%)  route 0.165ns (50.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.649     1.907    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     2.071 r  daphne/FD_4/Q
                         net (fo=1, routed)           0.165     2.236    daphne/s7pll0_reset4
    SLICE_X162Y147       FDRE                                         r  daphne/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.283    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_5/C
                         clock pessimism             -0.377     1.907    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052     1.959    daphne/FD_5
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 daphne/FD_3/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_4/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.398%)  route 0.308ns (68.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.649     1.907    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y147       FDRE                                         r  daphne/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     2.048 r  daphne/FD_3/Q
                         net (fo=1, routed)           0.308     2.356    daphne/s7pll0_reset3
    SLICE_X162Y147       FDRE                                         r  daphne/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.283    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_4/C
                         clock pessimism             -0.364     1.920    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     1.979    daphne/FD_4
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 daphne/FD_1/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_2/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.398%)  route 0.308ns (68.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.649     1.907    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     2.048 r  daphne/FD_1/Q
                         net (fo=1, routed)           0.308     2.356    daphne/s7pll0_reset1
    SLICE_X163Y148       FDRE                                         r  daphne/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.283    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X163Y148       FDRE                                         r  daphne/FD_2/C
                         clock pessimism             -0.377     1.907    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.070     1.977    daphne/FD_2
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 daphne/FD_6/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_7/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.594%)  route 0.310ns (65.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.649     1.907    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     2.071 r  daphne/FD_6/Q
                         net (fo=1, routed)           0.310     2.381    daphne/s7pll0_reset6
    SLICE_X162Y147       FDRE                                         r  daphne/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.922     2.283    daphne/crg_s7pll0_clkin_BUFG
    SLICE_X162Y147       FDRE                                         r  daphne/FD_7/C
                         clock pessimism             -0.377     1.907    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     1.970    daphne/FD_7
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100_fpga_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y14  daphne/crg_s7pll0_clkin_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X163Y148  daphne/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X163Y148  daphne/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X163Y148  daphne/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X163Y147  daphne/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X162Y147  daphne/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X162Y147  daphne/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X162Y147  daphne/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X162Y147  daphne/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X163Y148  daphne/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X163Y148  daphne/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X163Y148  daphne/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X163Y147  daphne/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X162Y147  daphne/FD_4/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X162Y147  daphne/FD_5/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X162Y147  daphne/FD_6/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X162Y147  daphne/FD_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X163Y148  daphne/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X163Y148  daphne/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X163Y148  daphne/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X163Y147  daphne/FD_3/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X162Y147  daphne/FD_4/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X162Y147  daphne/FD_5/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X162Y147  daphne/FD_6/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X162Y147  daphne/FD_7/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_s7pll0_clkout0
  To Clock:  crg_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        9.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.054ns  (required time - arrival time)
  Source:                 daphne/FD_10/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_11/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_s7pll0_clkout0 rise@10.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.393ns (44.911%)  route 0.482ns (55.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 16.638 - 10.000 ) 
    Source Clock Delay      (SCD):    7.049ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.389     7.049    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y195       FDRE (Prop_fdre_C_Q)         0.393     7.442 r  daphne/FD_10/Q
                         net (fo=1, routed)           0.482     7.924    daphne/s7pll1_reset2
    SLICE_X162Y195       FDRE                                         r  daphne/FD_11/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300    13.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    15.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    15.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.288    16.638    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_11/C
                         clock pessimism              0.411    17.049    
                         clock uncertainty           -0.050    16.998    
    SLICE_X162Y195       FDRE (Setup_fdre_C_D)       -0.021    16.977    daphne/FD_11
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  9.054    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 daphne/FD_8/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_9/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_s7pll0_clkout0 rise@10.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.393ns (44.808%)  route 0.484ns (55.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 16.638 - 10.000 ) 
    Source Clock Delay      (SCD):    7.049ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.389     7.049    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y195       FDRE (Prop_fdre_C_Q)         0.393     7.442 r  daphne/FD_8/Q
                         net (fo=1, routed)           0.484     7.926    daphne/s7pll1_reset0
    SLICE_X162Y195       FDRE                                         r  daphne/FD_9/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300    13.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    15.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    15.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.288    16.638    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_9/C
                         clock pessimism              0.411    17.049    
                         clock uncertainty           -0.050    16.998    
    SLICE_X162Y195       FDRE (Setup_fdre_C_D)       -0.007    16.991    daphne/FD_9
  -------------------------------------------------------------------
                         required time                         16.991    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  9.066    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 daphne/FD_13/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_14/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_s7pll0_clkout0 rise@10.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.341ns (48.587%)  route 0.361ns (51.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 16.638 - 10.000 ) 
    Source Clock Delay      (SCD):    7.049ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.389     7.049    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDRE (Prop_fdre_C_Q)         0.341     7.390 r  daphne/FD_13/Q
                         net (fo=1, routed)           0.361     7.750    daphne/s7pll1_reset5
    SLICE_X161Y195       FDRE                                         r  daphne/FD_14/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300    13.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    15.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    15.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.288    16.638    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_14/C
                         clock pessimism              0.411    17.049    
                         clock uncertainty           -0.050    16.998    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)       -0.034    16.964    daphne/FD_14
  -------------------------------------------------------------------
                         required time                         16.964    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.221ns  (required time - arrival time)
  Source:                 daphne/FD_12/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_13/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_s7pll0_clkout0 rise@10.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.341ns (50.159%)  route 0.339ns (49.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 16.638 - 10.000 ) 
    Source Clock Delay      (SCD):    7.049ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.389     7.049    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDRE (Prop_fdre_C_Q)         0.341     7.390 r  daphne/FD_12/Q
                         net (fo=1, routed)           0.339     7.728    daphne/s7pll1_reset4
    SLICE_X161Y195       FDRE                                         r  daphne/FD_13/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300    13.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    15.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    15.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.288    16.638    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_13/C
                         clock pessimism              0.411    17.049    
                         clock uncertainty           -0.050    16.998    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)       -0.049    16.949    daphne/FD_13
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.254ns  (required time - arrival time)
  Source:                 daphne/FD_14/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_15/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_s7pll0_clkout0 rise@10.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.341ns (51.708%)  route 0.318ns (48.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 16.638 - 10.000 ) 
    Source Clock Delay      (SCD):    7.049ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.389     7.049    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDRE (Prop_fdre_C_Q)         0.341     7.390 r  daphne/FD_14/Q
                         net (fo=1, routed)           0.318     7.708    daphne/s7pll1_reset6
    SLICE_X162Y196       FDRE                                         r  daphne/FD_15/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300    13.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    15.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    15.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.288    16.638    daphne/sys_pll_clk
    SLICE_X162Y196       FDRE                                         r  daphne/FD_15/C
                         clock pessimism              0.385    17.023    
                         clock uncertainty           -0.050    16.972    
    SLICE_X162Y196       FDRE (Setup_fdre_C_D)       -0.010    16.962    daphne/FD_15
  -------------------------------------------------------------------
                         required time                         16.962    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  9.254    

Slack (MET) :             9.275ns  (required time - arrival time)
  Source:                 daphne/FD_11/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_12/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_s7pll0_clkout0 rise@10.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.393ns (64.495%)  route 0.216ns (35.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 16.638 - 10.000 ) 
    Source Clock Delay      (SCD):    7.049ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.389     7.049    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y195       FDRE (Prop_fdre_C_Q)         0.393     7.442 r  daphne/FD_11/Q
                         net (fo=1, routed)           0.216     7.658    daphne/s7pll1_reset3
    SLICE_X161Y195       FDRE                                         r  daphne/FD_12/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300    13.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    15.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    15.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.288    16.638    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_12/C
                         clock pessimism              0.385    17.023    
                         clock uncertainty           -0.050    16.972    
    SLICE_X161Y195       FDRE (Setup_fdre_C_D)       -0.039    16.933    daphne/FD_12
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  9.275    

Slack (MET) :             9.324ns  (required time - arrival time)
  Source:                 daphne/FD_9/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_10/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_s7pll0_clkout0 rise@10.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.393ns (63.866%)  route 0.222ns (36.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns = ( 16.638 - 10.000 ) 
    Source Clock Delay      (SCD):    7.049ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.389     7.049    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y195       FDRE (Prop_fdre_C_Q)         0.393     7.442 r  daphne/FD_9/Q
                         net (fo=1, routed)           0.222     7.664    daphne/s7pll1_reset1
    SLICE_X162Y195       FDRE                                         r  daphne/FD_10/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000    10.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753    12.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073    12.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300    13.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    15.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    15.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.288    16.638    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_10/C
                         clock pessimism              0.411    17.049    
                         clock uncertainty           -0.050    16.998    
    SLICE_X162Y195       FDRE (Setup_fdre_C_D)       -0.010    16.988    daphne/FD_10
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  9.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 daphne/FD_11/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_12/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll0_clkout0 rise@0.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.751%)  route 0.097ns (37.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.646     3.133    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y195       FDRE (Prop_fdre_C_Q)         0.164     3.297 r  daphne/FD_11/Q
                         net (fo=1, routed)           0.097     3.395    daphne/s7pll1_reset3
    SLICE_X161Y195       FDRE                                         r  daphne/FD_12/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.918     3.833    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_12/C
                         clock pessimism             -0.684     3.149    
    SLICE_X161Y195       FDRE (Hold_fdre_C_D)         0.070     3.219    daphne/FD_12
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 daphne/FD_9/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_10/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll0_clkout0 rise@0.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.646     3.133    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y195       FDRE (Prop_fdre_C_Q)         0.164     3.297 r  daphne/FD_9/Q
                         net (fo=1, routed)           0.109     3.407    daphne/s7pll1_reset1
    SLICE_X162Y195       FDRE                                         r  daphne/FD_10/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.918     3.833    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_10/C
                         clock pessimism             -0.700     3.133    
    SLICE_X162Y195       FDRE (Hold_fdre_C_D)         0.059     3.192    daphne/FD_10
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 daphne/FD_14/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_15/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll0_clkout0 rise@0.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.046%)  route 0.152ns (51.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.646     3.133    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDRE (Prop_fdre_C_Q)         0.141     3.274 r  daphne/FD_14/Q
                         net (fo=1, routed)           0.152     3.427    daphne/s7pll1_reset6
    SLICE_X162Y196       FDRE                                         r  daphne/FD_15/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.918     3.833    daphne/sys_pll_clk
    SLICE_X162Y196       FDRE                                         r  daphne/FD_15/C
                         clock pessimism             -0.684     3.149    
    SLICE_X162Y196       FDRE (Hold_fdre_C_D)         0.059     3.208    daphne/FD_15
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 daphne/FD_12/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_13/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll0_clkout0 rise@0.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.646     3.133    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDRE (Prop_fdre_C_Q)         0.141     3.274 r  daphne/FD_12/Q
                         net (fo=1, routed)           0.165     3.439    daphne/s7pll1_reset4
    SLICE_X161Y195       FDRE                                         r  daphne/FD_13/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.918     3.833    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_13/C
                         clock pessimism             -0.700     3.133    
    SLICE_X161Y195       FDRE (Hold_fdre_C_D)         0.066     3.199    daphne/FD_13
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 daphne/FD_13/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_14/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll0_clkout0 rise@0.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.361%)  route 0.170ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.646     3.133    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDRE (Prop_fdre_C_Q)         0.141     3.274 r  daphne/FD_13/Q
                         net (fo=1, routed)           0.170     3.444    daphne/s7pll1_reset5
    SLICE_X161Y195       FDRE                                         r  daphne/FD_14/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.918     3.833    daphne/sys_pll_clk
    SLICE_X161Y195       FDRE                                         r  daphne/FD_14/C
                         clock pessimism             -0.700     3.133    
    SLICE_X161Y195       FDRE (Hold_fdre_C_D)         0.070     3.203    daphne/FD_14
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 daphne/FD_8/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_9/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll0_clkout0 rise@0.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.594%)  route 0.310ns (65.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.646     3.133    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y195       FDRE (Prop_fdre_C_Q)         0.164     3.297 r  daphne/FD_8/Q
                         net (fo=1, routed)           0.310     3.607    daphne/s7pll1_reset0
    SLICE_X162Y195       FDRE                                         r  daphne/FD_9/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.918     3.833    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_9/C
                         clock pessimism             -0.700     3.133    
    SLICE_X162Y195       FDRE (Hold_fdre_C_D)         0.063     3.196    daphne/FD_9
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 daphne/FD_10/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            daphne/FD_11/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll0_clkout0 rise@0.000ns - crg_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.741%)  route 0.308ns (65.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.646     3.133    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y195       FDRE (Prop_fdre_C_Q)         0.164     3.297 r  daphne/FD_10/Q
                         net (fo=1, routed)           0.308     3.605    daphne/s7pll1_reset2
    SLICE_X162Y195       FDRE                                         r  daphne/FD_11/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.918     3.833    daphne/sys_pll_clk
    SLICE_X162Y195       FDRE                                         r  daphne/FD_11/C
                         clock pessimism             -0.700     3.133    
    SLICE_X162Y195       FDRE (Hold_fdre_C_D)         0.052     3.185    daphne/FD_11
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { daphne/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y12  daphne/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X162Y195  daphne/FD_10/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X162Y195  daphne/FD_11/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y195  daphne/FD_12/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y195  daphne/FD_13/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y195  daphne/FD_14/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X162Y196  daphne/FD_15/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X162Y195  daphne/FD_8/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y195  daphne/FD_10/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y195  daphne/FD_11/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y195  daphne/FD_12/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y195  daphne/FD_13/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y195  daphne/FD_14/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y196  daphne/FD_15/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y195  daphne/FD_8/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y195  daphne/FD_9/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y195  daphne/FD_10/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y195  daphne/FD_11/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y195  daphne/FD_12/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y195  daphne/FD_13/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y195  daphne/FD_14/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y196  daphne/FD_15/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y195  daphne/FD_8/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X162Y195  daphne/FD_9/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_s7pll1_clkout0
  To Clock:  crg_s7pll1_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 daphne/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.350ns
    Source Clock Delay      (SCD):    9.925ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.372     9.925    daphne/clk_200
    SLICE_X159Y179       FDPE                                         r  daphne/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y179       FDPE (Prop_fdpe_C_Q)         0.341    10.266 r  daphne/FDPE_6/Q
                         net (fo=1, routed)           0.122    10.387    daphne/xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X159Y179       FDPE                                         r  daphne/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA4                                               0.000     2.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     2.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     2.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     4.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     4.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     5.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     5.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304     7.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072     7.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283     8.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    10.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    10.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.275    11.350    daphne/clk_200
    SLICE_X159Y179       FDPE                                         r  daphne/FDPE_7/C
                         clock pessimism              0.575    11.925    
                         clock uncertainty           -0.048    11.877    
    SLICE_X159Y179       FDPE (Setup_fdpe_C_D)       -0.026    11.851    daphne/FDPE_7
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 daphne/rs232phytx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.454ns (22.562%)  route 1.558ns (77.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.351ns = ( 14.351 - 5.000 ) 
    Source Clock Delay      (SCD):    9.924ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.371     9.924    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/rs232phytx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y178       FDRE (Prop_fdre_C_Q)         0.341    10.265 f  daphne/rs232phytx_state_reg/Q
                         net (fo=9, routed)           0.448    10.713    daphne/rs232phytx_state
    SLICE_X162Y178       LUT1 (Prop_lut1_I0_O)        0.113    10.826 r  daphne/tx_phase[31]_i_1/O
                         net (fo=36, routed)          1.110    11.936    daphne/p_160_in
    SLICE_X162Y170       FDRE                                         r  daphne/tx_phase_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.276    14.351    daphne/clk_200
    SLICE_X162Y170       FDRE                                         r  daphne/tx_phase_reg[1]/C
                         clock pessimism              0.537    14.888    
                         clock uncertainty           -0.048    14.840    
    SLICE_X162Y170       FDRE (Setup_fdre_C_R)       -0.526    14.314    daphne/tx_phase_reg[1]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 daphne/rs232phytx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.454ns (22.562%)  route 1.558ns (77.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.351ns = ( 14.351 - 5.000 ) 
    Source Clock Delay      (SCD):    9.924ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.371     9.924    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/rs232phytx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y178       FDRE (Prop_fdre_C_Q)         0.341    10.265 f  daphne/rs232phytx_state_reg/Q
                         net (fo=9, routed)           0.448    10.713    daphne/rs232phytx_state
    SLICE_X162Y178       LUT1 (Prop_lut1_I0_O)        0.113    10.826 r  daphne/tx_phase[31]_i_1/O
                         net (fo=36, routed)          1.110    11.936    daphne/p_160_in
    SLICE_X162Y170       FDSE                                         r  daphne/tx_phase_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.276    14.351    daphne/clk_200
    SLICE_X162Y170       FDSE                                         r  daphne/tx_phase_reg[2]/C
                         clock pessimism              0.537    14.888    
                         clock uncertainty           -0.048    14.840    
    SLICE_X162Y170       FDSE (Setup_fdse_C_S)       -0.526    14.314    daphne/tx_phase_reg[2]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 daphne/rs232phytx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.454ns (22.562%)  route 1.558ns (77.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.351ns = ( 14.351 - 5.000 ) 
    Source Clock Delay      (SCD):    9.924ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.371     9.924    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/rs232phytx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y178       FDRE (Prop_fdre_C_Q)         0.341    10.265 f  daphne/rs232phytx_state_reg/Q
                         net (fo=9, routed)           0.448    10.713    daphne/rs232phytx_state
    SLICE_X162Y178       LUT1 (Prop_lut1_I0_O)        0.113    10.826 r  daphne/tx_phase[31]_i_1/O
                         net (fo=36, routed)          1.110    11.936    daphne/p_160_in
    SLICE_X162Y170       FDSE                                         r  daphne/tx_phase_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.276    14.351    daphne/clk_200
    SLICE_X162Y170       FDSE                                         r  daphne/tx_phase_reg[3]/C
                         clock pessimism              0.537    14.888    
                         clock uncertainty           -0.048    14.840    
    SLICE_X162Y170       FDSE (Setup_fdse_C_S)       -0.526    14.314    daphne/tx_phase_reg[3]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 daphne/rs232phytx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.454ns (22.562%)  route 1.558ns (77.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.351ns = ( 14.351 - 5.000 ) 
    Source Clock Delay      (SCD):    9.924ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.371     9.924    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/rs232phytx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y178       FDRE (Prop_fdre_C_Q)         0.341    10.265 f  daphne/rs232phytx_state_reg/Q
                         net (fo=9, routed)           0.448    10.713    daphne/rs232phytx_state
    SLICE_X162Y178       LUT1 (Prop_lut1_I0_O)        0.113    10.826 r  daphne/tx_phase[31]_i_1/O
                         net (fo=36, routed)          1.110    11.936    daphne/p_160_in
    SLICE_X162Y170       FDRE                                         r  daphne/tx_phase_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.276    14.351    daphne/clk_200
    SLICE_X162Y170       FDRE                                         r  daphne/tx_phase_reg[4]/C
                         clock pessimism              0.537    14.888    
                         clock uncertainty           -0.048    14.840    
    SLICE_X162Y170       FDRE (Setup_fdre_C_R)       -0.526    14.314    daphne/tx_phase_reg[4]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 daphne/rs232phytx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.454ns (22.562%)  route 1.558ns (77.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.351ns = ( 14.351 - 5.000 ) 
    Source Clock Delay      (SCD):    9.924ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.371     9.924    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/rs232phytx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y178       FDRE (Prop_fdre_C_Q)         0.341    10.265 f  daphne/rs232phytx_state_reg/Q
                         net (fo=9, routed)           0.448    10.713    daphne/rs232phytx_state
    SLICE_X162Y178       LUT1 (Prop_lut1_I0_O)        0.113    10.826 r  daphne/tx_phase[31]_i_1/O
                         net (fo=36, routed)          1.110    11.936    daphne/p_160_in
    SLICE_X163Y170       FDSE                                         r  daphne/tx_phase_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.276    14.351    daphne/clk_200
    SLICE_X163Y170       FDSE                                         r  daphne/tx_phase_reg[0]/C
                         clock pessimism              0.537    14.888    
                         clock uncertainty           -0.048    14.840    
    SLICE_X163Y170       FDSE (Setup_fdse_C_S)       -0.467    14.373    daphne/tx_phase_reg[0]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 daphne/tx_phase_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 1.523ns (60.801%)  route 0.982ns (39.199%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.349ns = ( 14.349 - 5.000 ) 
    Source Clock Delay      (SCD):    9.926ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.373     9.926    daphne/clk_200
    SLICE_X162Y170       FDRE                                         r  daphne/tx_phase_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDRE (Prop_fdre_C_Q)         0.393    10.319 r  daphne/tx_phase_reg[4]/Q
                         net (fo=1, routed)           0.470    10.789    daphne/tx_phase[4]
    SLICE_X162Y170       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381    11.170 r  daphne/tx_phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.170    daphne/tx_phase_reg[4]_i_1_n_0
    SLICE_X162Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.262 r  daphne/tx_phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.262    daphne/tx_phase_reg[8]_i_1_n_0
    SLICE_X162Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.354 r  daphne/tx_phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.354    daphne/tx_phase_reg[12]_i_1_n_0
    SLICE_X162Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.446 r  daphne/tx_phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.446    daphne/tx_phase_reg[16]_i_1_n_0
    SLICE_X162Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.538 r  daphne/tx_phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.007    11.545    daphne/tx_phase_reg[20]_i_1_n_0
    SLICE_X162Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.637 r  daphne/tx_phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.637    daphne/tx_phase_reg[24]_i_1_n_0
    SLICE_X162Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.729 r  daphne/tx_phase_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.729    daphne/tx_phase_reg[28]_i_1_n_0
    SLICE_X162Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.821 r  daphne/tx_phase_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.505    12.326    daphne/p_1_in
    SLICE_X161Y178       LUT3 (Prop_lut3_I0_O)        0.105    12.431 r  daphne/tx_tick_i_1/O
                         net (fo=1, routed)           0.000    12.431    daphne/tx_tick_i_1_n_0
    SLICE_X161Y178       FDRE                                         r  daphne/tx_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.274    14.349    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/tx_tick_reg/C
                         clock pessimism              0.537    14.886    
                         clock uncertainty           -0.048    14.838    
    SLICE_X161Y178       FDRE (Setup_fdre_C_D)        0.064    14.902    daphne/tx_tick_reg
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 daphne/rs232phytx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.454ns (23.766%)  route 1.456ns (76.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.349ns = ( 14.349 - 5.000 ) 
    Source Clock Delay      (SCD):    9.924ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.371     9.924    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/rs232phytx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y178       FDRE (Prop_fdre_C_Q)         0.341    10.265 f  daphne/rs232phytx_state_reg/Q
                         net (fo=9, routed)           0.448    10.713    daphne/rs232phytx_state
    SLICE_X162Y178       LUT1 (Prop_lut1_I0_O)        0.113    10.826 r  daphne/tx_phase[31]_i_1/O
                         net (fo=36, routed)          1.008    11.834    daphne/p_160_in
    SLICE_X162Y171       FDSE                                         r  daphne/tx_phase_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.274    14.349    daphne/clk_200
    SLICE_X162Y171       FDSE                                         r  daphne/tx_phase_reg[5]/C
                         clock pessimism              0.537    14.886    
                         clock uncertainty           -0.048    14.838    
    SLICE_X162Y171       FDSE (Setup_fdse_C_S)       -0.526    14.312    daphne/tx_phase_reg[5]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 daphne/rs232phytx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.454ns (23.766%)  route 1.456ns (76.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.349ns = ( 14.349 - 5.000 ) 
    Source Clock Delay      (SCD):    9.924ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.371     9.924    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/rs232phytx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y178       FDRE (Prop_fdre_C_Q)         0.341    10.265 f  daphne/rs232phytx_state_reg/Q
                         net (fo=9, routed)           0.448    10.713    daphne/rs232phytx_state
    SLICE_X162Y178       LUT1 (Prop_lut1_I0_O)        0.113    10.826 r  daphne/tx_phase[31]_i_1/O
                         net (fo=36, routed)          1.008    11.834    daphne/p_160_in
    SLICE_X162Y171       FDRE                                         r  daphne/tx_phase_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.274    14.349    daphne/clk_200
    SLICE_X162Y171       FDRE                                         r  daphne/tx_phase_reg[6]/C
                         clock pessimism              0.537    14.886    
                         clock uncertainty           -0.048    14.838    
    SLICE_X162Y171       FDRE (Setup_fdre_C_R)       -0.526    14.312    daphne/tx_phase_reg[6]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 daphne/rs232phytx_state_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_s7pll1_clkout0 rise@5.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.454ns (23.766%)  route 1.456ns (76.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.349ns = ( 14.349 - 5.000 ) 
    Source Clock Delay      (SCD):    9.924ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.048ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.849     2.673    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.077     2.750 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.395     4.146    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     4.215 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.369     5.584    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.076     5.660 r  daphne/BUFG/O
                         net (fo=9, routed)           1.379     7.039    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     7.108 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.369     8.477    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.076     8.553 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.371     9.924    daphne/clk_200
    SLICE_X161Y178       FDRE                                         r  daphne/rs232phytx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y178       FDRE (Prop_fdre_C_Q)         0.341    10.265 f  daphne/rs232phytx_state_reg/Q
                         net (fo=9, routed)           0.448    10.713    daphne/rs232phytx_state
    SLICE_X162Y178       LUT1 (Prop_lut1_I0_O)        0.113    10.826 r  daphne/tx_phase[31]_i_1/O
                         net (fo=36, routed)          1.008    11.834    daphne/p_160_in
    SLICE_X162Y171       FDSE                                         r  daphne/tx_phase_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     5.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  daphne/IBUFDS/O
                         net (fo=1, routed)           1.753     7.535    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.073     7.608 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.908    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     8.973 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.304    10.278    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.072    10.350 r  daphne/BUFG/O
                         net (fo=9, routed)           1.283    11.633    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    11.698 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.304    13.002    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.072    13.074 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.274    14.349    daphne/clk_200
    SLICE_X162Y171       FDSE                                         r  daphne/tx_phase_reg[7]/C
                         clock pessimism              0.537    14.886    
                         clock uncertainty           -0.048    14.838    
    SLICE_X162Y171       FDSE (Setup_fdse_C_S)       -0.526    14.312    daphne/tx_phase_reg[7]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  2.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 daphne/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    1.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.634     4.349    daphne/clk_200
    SLICE_X159Y179       FDPE                                         r  daphne/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y179       FDPE (Prop_fdpe_C_Q)         0.141     4.490 r  daphne/FDPE_6/Q
                         net (fo=1, routed)           0.055     4.545    daphne/xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X159Y179       FDPE                                         r  daphne/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.905     5.371    daphne/clk_200
    SLICE_X159Y179       FDPE                                         r  daphne/FDPE_7/C
                         clock pessimism             -1.022     4.349    
    SLICE_X159Y179       FDPE (Hold_fdpe_C_D)         0.075     4.424    daphne/FDPE_7
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           4.545    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 daphne/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    1.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.635     4.350    daphne/clk_200
    SLICE_X161Y179       FDRE                                         r  daphne/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y179       FDRE (Prop_fdre_C_Q)         0.141     4.491 r  daphne/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.099     4.590    daphne/tx_data_reg_n_0_[2]
    SLICE_X162Y179       FDRE                                         r  daphne/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.905     5.372    daphne/clk_200
    SLICE_X162Y179       FDRE                                         r  daphne/tx_data_reg[1]/C
                         clock pessimism             -1.008     4.364    
    SLICE_X162Y179       FDRE (Hold_fdre_C_D)         0.052     4.416    daphne/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.416    
                         arrival time                           4.590    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 daphne/tx_phase_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.350%)  route 0.112ns (37.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    1.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.635     4.350    daphne/clk_200
    SLICE_X163Y170       FDSE                                         r  daphne/tx_phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y170       FDSE (Prop_fdse_C_Q)         0.141     4.491 f  daphne/tx_phase_reg[0]/Q
                         net (fo=2, routed)           0.112     4.603    daphne/tx_phase[0]
    SLICE_X163Y170       LUT1 (Prop_lut1_I0_O)        0.045     4.648 r  daphne/tx_phase[0]_i_1/O
                         net (fo=1, routed)           0.000     4.648    daphne/tx_phase[0]_i_1_n_0
    SLICE_X163Y170       FDSE                                         r  daphne/tx_phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.905     5.372    daphne/clk_200
    SLICE_X163Y170       FDSE                                         r  daphne/tx_phase_reg[0]/C
                         clock pessimism             -1.022     4.350    
    SLICE_X163Y170       FDSE (Hold_fdse_C_D)         0.091     4.441    daphne/tx_phase_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.441    
                         arrival time                           4.648    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 daphne/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/serial_tx_reg/D
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.151%)  route 0.138ns (39.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    1.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.635     4.350    daphne/clk_200
    SLICE_X162Y179       FDRE                                         r  daphne/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y179       FDRE (Prop_fdre_C_Q)         0.164     4.514 r  daphne/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.138     4.652    daphne/tx_data_reg_n_0_[0]
    SLICE_X162Y178       LUT4 (Prop_lut4_I0_O)        0.045     4.697 r  daphne/serial_tx_i_2/O
                         net (fo=1, routed)           0.000     4.697    daphne/serial_tx_rs232phytx_next_value1
    SLICE_X162Y178       FDSE                                         r  daphne/serial_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.905     5.371    daphne/clk_200
    SLICE_X162Y178       FDSE                                         r  daphne/serial_tx_reg/C
                         clock pessimism             -1.008     4.363    
    SLICE_X162Y178       FDSE (Hold_fdse_C_D)         0.120     4.483    daphne/serial_tx_reg
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.697    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 daphne/tx_phase_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.909%)  route 0.065ns (18.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.634     4.349    daphne/clk_200
    SLICE_X162Y172       FDSE                                         r  daphne/tx_phase_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.164     4.513 r  daphne/tx_phase_reg[11]/Q
                         net (fo=2, routed)           0.065     4.578    daphne/tx_phase[11]
    SLICE_X162Y172       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     4.707 r  daphne/tx_phase_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.707    daphne/tx_phase_reg[12]_i_1_n_4
    SLICE_X162Y172       FDSE                                         r  daphne/tx_phase_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.904     5.370    daphne/clk_200
    SLICE_X162Y172       FDSE                                         r  daphne/tx_phase_reg[12]/C
                         clock pessimism             -1.021     4.349    
    SLICE_X162Y172       FDSE (Hold_fdse_C_D)         0.134     4.483    daphne/tx_phase_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 daphne/tx_phase_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.909%)  route 0.065ns (18.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.632     4.347    daphne/clk_200
    SLICE_X162Y173       FDSE                                         r  daphne/tx_phase_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     4.511 r  daphne/tx_phase_reg[15]/Q
                         net (fo=2, routed)           0.065     4.576    daphne/tx_phase[15]
    SLICE_X162Y173       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     4.705 r  daphne/tx_phase_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.705    daphne/tx_phase_reg[16]_i_1_n_4
    SLICE_X162Y173       FDSE                                         r  daphne/tx_phase_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.901     5.368    daphne/clk_200
    SLICE_X162Y173       FDSE                                         r  daphne/tx_phase_reg[16]/C
                         clock pessimism             -1.021     4.347    
    SLICE_X162Y173       FDSE (Hold_fdse_C_D)         0.134     4.481    daphne/tx_phase_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.481    
                         arrival time                           4.705    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 daphne/tx_phase_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.909%)  route 0.065ns (18.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    1.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.635     4.350    daphne/clk_200
    SLICE_X162Y170       FDSE                                         r  daphne/tx_phase_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDSE (Prop_fdse_C_Q)         0.164     4.514 r  daphne/tx_phase_reg[3]/Q
                         net (fo=2, routed)           0.065     4.579    daphne/tx_phase[3]
    SLICE_X162Y170       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     4.708 r  daphne/tx_phase_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.708    daphne/tx_phase_reg[4]_i_1_n_4
    SLICE_X162Y170       FDRE                                         r  daphne/tx_phase_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.905     5.372    daphne/clk_200
    SLICE_X162Y170       FDRE                                         r  daphne/tx_phase_reg[4]/C
                         clock pessimism             -1.022     4.350    
    SLICE_X162Y170       FDRE (Hold_fdre_C_D)         0.134     4.484    daphne/tx_phase_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.484    
                         arrival time                           4.708    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 daphne/tx_phase_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.909%)  route 0.065ns (18.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    1.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.634     4.349    daphne/clk_200
    SLICE_X162Y171       FDSE                                         r  daphne/tx_phase_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.164     4.513 r  daphne/tx_phase_reg[7]/Q
                         net (fo=2, routed)           0.065     4.578    daphne/tx_phase[7]
    SLICE_X162Y171       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     4.707 r  daphne/tx_phase_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.707    daphne/tx_phase_reg[8]_i_1_n_4
    SLICE_X162Y171       FDSE                                         r  daphne/tx_phase_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.905     5.371    daphne/clk_200
    SLICE_X162Y171       FDSE                                         r  daphne/tx_phase_reg[8]/C
                         clock pessimism             -1.022     4.349    
    SLICE_X162Y171       FDSE (Hold_fdse_C_D)         0.134     4.483    daphne/tx_phase_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 daphne/tx_phase_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.875%)  route 0.065ns (18.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.634     4.349    daphne/clk_200
    SLICE_X162Y172       FDSE                                         r  daphne/tx_phase_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.164     4.513 r  daphne/tx_phase_reg[9]/Q
                         net (fo=2, routed)           0.065     4.578    daphne/tx_phase[9]
    SLICE_X162Y172       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     4.707 r  daphne/tx_phase_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.707    daphne/tx_phase_reg[12]_i_1_n_6
    SLICE_X162Y172       FDSE                                         r  daphne/tx_phase_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.904     5.370    daphne/clk_200
    SLICE_X162Y172       FDSE                                         r  daphne/tx_phase_reg[10]/C
                         clock pessimism             -1.021     4.349    
    SLICE_X162Y172       FDSE (Hold_fdse_C_D)         0.134     4.483    daphne/tx_phase_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 daphne/tx_phase_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            daphne/tx_phase_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by crg_s7pll1_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_s7pll1_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_s7pll1_clkout0 rise@0.000ns - crg_s7pll1_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.875%)  route 0.065ns (18.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    1.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.829     1.231    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.027     1.258 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.866    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.916 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.462    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.488 r  daphne/BUFG/O
                         net (fo=9, routed)           0.606     3.093    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.143 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.546     3.689    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     3.715 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.632     4.347    daphne/clk_200
    SLICE_X162Y173       FDSE                                         r  daphne/tx_phase_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDSE (Prop_fdse_C_Q)         0.164     4.511 r  daphne/tx_phase_reg[13]/Q
                         net (fo=2, routed)           0.065     4.576    daphne/tx_phase[13]
    SLICE_X162Y173       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     4.705 r  daphne/tx_phase_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.705    daphne/tx_phase_reg[16]_i_1_n_6
    SLICE_X162Y173       FDRE                                         r  daphne/tx_phase_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_s7pll1_clkout0 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk100_fpga_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk100_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  daphne/IBUFDS/O
                         net (fo=1, routed)           0.894     1.332    daphne/crg_s7pll0_clkin
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030     1.362 r  daphne/crg_s7pll0_clkin_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.238    daphne/crg_s7pll0_clkin_BUFG
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.291 r  daphne/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.595     2.886    daphne/crg_s7pll0_clkout0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.915 r  daphne/BUFG/O
                         net (fo=9, routed)           0.875     3.789    daphne/sys_pll_clk
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.842 r  daphne/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.595     4.437    daphne/crg_s7pll1_clkout0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029     4.466 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.901     5.368    daphne/clk_200
    SLICE_X162Y173       FDRE                                         r  daphne/tx_phase_reg[14]/C
                         clock pessimism             -1.021     4.347    
    SLICE_X162Y173       FDRE (Hold_fdre_C_D)         0.134     4.481    daphne/tx_phase_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.481    
                         arrival time                           4.705    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_s7pll1_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { daphne/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/DCLK     n/a            4.999         5.000       0.001      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/DCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y23  daphne/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X159Y179  daphne/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X159Y179  daphne/FDPE_7/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y178  daphne/serial_tx_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X160Y178  daphne/tx_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X160Y178  daphne/tx_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X160Y178  daphne/tx_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X160Y178  daphne/tx_count_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/DCLK     n/a            2.499         2.500       0.000      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/DCLK
Low Pulse Width   Fast    PLLE2_ADV/DCLK     n/a            2.499         2.500       0.001      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/DCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X159Y179  daphne/FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X159Y179  daphne/FDPE_7/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y178  daphne/serial_tx_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y178  daphne/tx_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y178  daphne/tx_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y178  daphne/tx_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y178  daphne/tx_count_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172  daphne/tx_phase_reg[10]/C
High Pulse Width  Fast    PLLE2_ADV/DCLK     n/a            2.499         2.500       0.000      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/DCLK
High Pulse Width  Slow    PLLE2_ADV/DCLK     n/a            2.499         2.500       0.001      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/DCLK
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X159Y179  daphne/FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X159Y179  daphne/FDPE_7/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y178  daphne/serial_tx_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y178  daphne/tx_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y178  daphne/tx_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y178  daphne/tx_count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y178  daphne/tx_count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y179  daphne/tx_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s7pll1_pll_fb
  To Clock:  s7pll1_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pll1_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { daphne/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3  daphne/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s7pll0_pll_fb
  To Clock:  s7pll0_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pll0_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { daphne/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  daphne/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk625_p
  To Clock:  clk625_p

Setup :            0  Failing Endpoints,  Worst Slack       14.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.908ns  (required time - arrival time)
  Source:                 daphne/FD_18/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_19/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk625_p rise@16.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.341ns (31.561%)  route 0.739ns (68.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 20.073 - 16.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.844     0.844 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.849     2.693    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077     2.770 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.389     4.159    daphne/crg_clk
    SLICE_X160Y198       FDRE                                         r  daphne/FD_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y198       FDRE (Prop_fdre_C_Q)         0.341     4.500 r  daphne/FD_18/Q
                         net (fo=1, routed)           0.739     5.239    daphne/s7pll2_reset2
    SLICE_X160Y200       FDRE                                         r  daphne/FD_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                     16.000    16.000 r  
    AA3                                               0.000    16.000 r  clk625_p (IN)
                         net (fo=0)                   0.000    16.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.802    16.802 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.753    18.555    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.073    18.628 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.445    20.073    daphne/crg_clk
    SLICE_X160Y200       FDRE                                         r  daphne/FD_19/C
                         clock pessimism              0.148    20.221    
                         clock uncertainty           -0.035    20.186    
    SLICE_X160Y200       FDRE (Setup_fdre_C_D)       -0.039    20.147    daphne/FD_19
  -------------------------------------------------------------------
                         required time                         20.147    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 14.908    

Slack (MET) :             15.105ns  (required time - arrival time)
  Source:                 daphne/FD_22/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_23/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk625_p rise@16.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.393ns (47.755%)  route 0.430ns (52.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 20.072 - 16.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.844     0.844 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.849     2.693    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077     2.770 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.553     4.323    daphne/crg_clk
    SLICE_X162Y205       FDRE                                         r  daphne/FD_22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y205       FDRE (Prop_fdre_C_Q)         0.393     4.716 r  daphne/FD_22/Q
                         net (fo=1, routed)           0.430     5.146    daphne/s7pll2_reset6
    SLICE_X162Y209       FDRE                                         r  daphne/FD_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                     16.000    16.000 r  
    AA3                                               0.000    16.000 r  clk625_p (IN)
                         net (fo=0)                   0.000    16.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.802    16.802 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.753    18.555    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.073    18.628 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.444    20.072    daphne/crg_clk
    SLICE_X162Y209       FDRE                                         r  daphne/FD_23/C
                         clock pessimism              0.224    20.296    
                         clock uncertainty           -0.035    20.261    
    SLICE_X162Y209       FDRE (Setup_fdre_C_D)       -0.010    20.251    daphne/FD_23
  -------------------------------------------------------------------
                         required time                         20.251    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                 15.105    

Slack (MET) :             15.160ns  (required time - arrival time)
  Source:                 daphne/FD_21/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_22/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk625_p rise@16.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.341ns (44.383%)  route 0.427ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 20.073 - 16.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.844     0.844 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.849     2.693    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077     2.770 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.553     4.323    daphne/crg_clk
    SLICE_X160Y202       FDRE                                         r  daphne/FD_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y202       FDRE (Prop_fdre_C_Q)         0.341     4.664 r  daphne/FD_21/Q
                         net (fo=1, routed)           0.427     5.092    daphne/s7pll2_reset5
    SLICE_X162Y205       FDRE                                         r  daphne/FD_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                     16.000    16.000 r  
    AA3                                               0.000    16.000 r  clk625_p (IN)
                         net (fo=0)                   0.000    16.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.802    16.802 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.753    18.555    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.073    18.628 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.445    20.073    daphne/crg_clk
    SLICE_X162Y205       FDRE                                         r  daphne/FD_22/C
                         clock pessimism              0.224    20.297    
                         clock uncertainty           -0.035    20.262    
    SLICE_X162Y205       FDRE (Setup_fdre_C_D)       -0.010    20.252    daphne/FD_22
  -------------------------------------------------------------------
                         required time                         20.252    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                 15.160    

Slack (MET) :             15.232ns  (required time - arrival time)
  Source:                 daphne/FD_17/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_18/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk625_p rise@16.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.341ns (49.913%)  route 0.342ns (50.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 19.916 - 16.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.844     0.844 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.849     2.693    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077     2.770 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.389     4.159    daphne/crg_clk
    SLICE_X160Y198       FDRE                                         r  daphne/FD_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y198       FDRE (Prop_fdre_C_Q)         0.341     4.500 r  daphne/FD_17/Q
                         net (fo=1, routed)           0.342     4.842    daphne/s7pll2_reset1
    SLICE_X160Y198       FDRE                                         r  daphne/FD_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                     16.000    16.000 r  
    AA3                                               0.000    16.000 r  clk625_p (IN)
                         net (fo=0)                   0.000    16.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.802    16.802 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.753    18.555    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.073    18.628 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.288    19.916    daphne/crg_clk
    SLICE_X160Y198       FDRE                                         r  daphne/FD_18/C
                         clock pessimism              0.243    20.159    
                         clock uncertainty           -0.035    20.124    
    SLICE_X160Y198       FDRE (Setup_fdre_C_D)       -0.049    20.075    daphne/FD_18
  -------------------------------------------------------------------
                         required time                         20.075    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 15.232    

Slack (MET) :             15.232ns  (required time - arrival time)
  Source:                 daphne/FD_19/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_20/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk625_p rise@16.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.341ns (49.913%)  route 0.342ns (50.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 20.073 - 16.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.844     0.844 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.849     2.693    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077     2.770 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.553     4.323    daphne/crg_clk
    SLICE_X160Y200       FDRE                                         r  daphne/FD_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y200       FDRE (Prop_fdre_C_Q)         0.341     4.664 r  daphne/FD_19/Q
                         net (fo=1, routed)           0.342     5.006    daphne/s7pll2_reset3
    SLICE_X160Y200       FDRE                                         r  daphne/FD_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                     16.000    16.000 r  
    AA3                                               0.000    16.000 r  clk625_p (IN)
                         net (fo=0)                   0.000    16.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.802    16.802 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.753    18.555    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.073    18.628 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.445    20.073    daphne/crg_clk
    SLICE_X160Y200       FDRE                                         r  daphne/FD_20/C
                         clock pessimism              0.250    20.323    
                         clock uncertainty           -0.035    20.288    
    SLICE_X160Y200       FDRE (Setup_fdre_C_D)       -0.049    20.239    daphne/FD_20
  -------------------------------------------------------------------
                         required time                         20.239    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 15.232    

Slack (MET) :             15.284ns  (required time - arrival time)
  Source:                 daphne/FD_16/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_17/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk625_p rise@16.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.393ns (63.813%)  route 0.223ns (36.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 19.916 - 16.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.844     0.844 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.849     2.693    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077     2.770 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.389     4.159    daphne/crg_clk
    SLICE_X162Y198       FDRE                                         r  daphne/FD_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.393     4.552 r  daphne/FD_16/Q
                         net (fo=1, routed)           0.223     4.775    daphne/s7pll2_reset0
    SLICE_X160Y198       FDRE                                         r  daphne/FD_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                     16.000    16.000 r  
    AA3                                               0.000    16.000 r  clk625_p (IN)
                         net (fo=0)                   0.000    16.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.802    16.802 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.753    18.555    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.073    18.628 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.288    19.916    daphne/crg_clk
    SLICE_X160Y198       FDRE                                         r  daphne/FD_17/C
                         clock pessimism              0.217    20.133    
                         clock uncertainty           -0.035    20.098    
    SLICE_X160Y198       FDRE (Setup_fdre_C_D)       -0.039    20.059    daphne/FD_17
  -------------------------------------------------------------------
                         required time                         20.059    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 15.284    

Slack (MET) :             15.323ns  (required time - arrival time)
  Source:                 daphne/FD_20/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_21/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk625_p rise@16.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.341ns (59.107%)  route 0.236ns (40.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 20.073 - 16.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.844     0.844 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.849     2.693    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077     2.770 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.553     4.323    daphne/crg_clk
    SLICE_X160Y200       FDRE                                         r  daphne/FD_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y200       FDRE (Prop_fdre_C_Q)         0.341     4.664 r  daphne/FD_20/Q
                         net (fo=1, routed)           0.236     4.900    daphne/s7pll2_reset4
    SLICE_X160Y202       FDRE                                         r  daphne/FD_21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                     16.000    16.000 r  
    AA3                                               0.000    16.000 r  clk625_p (IN)
                         net (fo=0)                   0.000    16.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.802    16.802 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           1.753    18.555    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.073    18.628 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.445    20.073    daphne/crg_clk
    SLICE_X160Y202       FDRE                                         r  daphne/FD_21/C
                         clock pessimism              0.224    20.297    
                         clock uncertainty           -0.035    20.262    
    SLICE_X160Y202       FDRE (Setup_fdre_C_D)       -0.039    20.223    daphne/FD_21
  -------------------------------------------------------------------
                         required time                         20.223    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                 15.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 daphne/FD_18/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_19/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk625_p rise@0.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.921%)  route 0.448ns (76.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.829     1.251    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.027     1.278 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.647     1.925    daphne/crg_clk
    SLICE_X160Y198       FDRE                                         r  daphne/FD_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y198       FDRE (Prop_fdre_C_Q)         0.141     2.066 r  daphne/FD_18/Q
                         net (fo=1, routed)           0.448     2.514    daphne/s7pll2_reset2
    SLICE_X160Y200       FDRE                                         r  daphne/FD_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.894     1.352    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     1.382 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.016     2.398    daphne/crg_clk
    SLICE_X160Y200       FDRE                                         r  daphne/FD_19/C
                         clock pessimism             -0.109     2.289    
    SLICE_X160Y200       FDRE (Hold_fdre_C_D)         0.070     2.359    daphne/FD_19
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 daphne/FD_20/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_21/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk625_p rise@0.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.041%)  route 0.120ns (45.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.829     1.251    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.027     1.278 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.738     2.016    daphne/crg_clk
    SLICE_X160Y200       FDRE                                         r  daphne/FD_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y200       FDRE (Prop_fdre_C_Q)         0.141     2.157 r  daphne/FD_20/Q
                         net (fo=1, routed)           0.120     2.277    daphne/s7pll2_reset4
    SLICE_X160Y202       FDRE                                         r  daphne/FD_21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.894     1.352    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     1.382 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.016     2.398    daphne/crg_clk
    SLICE_X160Y202       FDRE                                         r  daphne/FD_21/C
                         clock pessimism             -0.366     2.032    
    SLICE_X160Y202       FDRE (Hold_fdre_C_D)         0.070     2.102    daphne/FD_21
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 daphne/FD_16/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_17/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk625_p rise@0.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.454%)  route 0.103ns (38.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.829     1.251    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.027     1.278 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.647     1.925    daphne/crg_clk
    SLICE_X162Y198       FDRE                                         r  daphne/FD_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y198       FDRE (Prop_fdre_C_Q)         0.164     2.089 r  daphne/FD_16/Q
                         net (fo=1, routed)           0.103     2.191    daphne/s7pll2_reset0
    SLICE_X160Y198       FDRE                                         r  daphne/FD_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.894     1.352    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     1.382 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.919     2.301    daphne/crg_clk
    SLICE_X160Y198       FDRE                                         r  daphne/FD_17/C
                         clock pessimism             -0.361     1.941    
    SLICE_X160Y198       FDRE (Hold_fdre_C_D)         0.070     2.011    daphne/FD_17
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 daphne/FD_19/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_20/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk625_p rise@0.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.603%)  route 0.168ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.829     1.251    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.027     1.278 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.738     2.016    daphne/crg_clk
    SLICE_X160Y200       FDRE                                         r  daphne/FD_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y200       FDRE (Prop_fdre_C_Q)         0.141     2.157 r  daphne/FD_19/Q
                         net (fo=1, routed)           0.168     2.325    daphne/s7pll2_reset3
    SLICE_X160Y200       FDRE                                         r  daphne/FD_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.894     1.352    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     1.382 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.016     2.398    daphne/crg_clk
    SLICE_X160Y200       FDRE                                         r  daphne/FD_20/C
                         clock pessimism             -0.382     2.016    
    SLICE_X160Y200       FDRE (Hold_fdre_C_D)         0.066     2.082    daphne/FD_20
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 daphne/FD_17/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_18/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk625_p rise@0.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.603%)  route 0.168ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.829     1.251    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.027     1.278 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.647     1.925    daphne/crg_clk
    SLICE_X160Y198       FDRE                                         r  daphne/FD_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y198       FDRE (Prop_fdre_C_Q)         0.141     2.066 r  daphne/FD_17/Q
                         net (fo=1, routed)           0.168     2.234    daphne/s7pll2_reset1
    SLICE_X160Y198       FDRE                                         r  daphne/FD_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.894     1.352    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     1.382 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.919     2.301    daphne/crg_clk
    SLICE_X160Y198       FDRE                                         r  daphne/FD_18/C
                         clock pessimism             -0.377     1.925    
    SLICE_X160Y198       FDRE (Hold_fdre_C_D)         0.066     1.991    daphne/FD_18
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 daphne/FD_21/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_22/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk625_p rise@0.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.365%)  route 0.208ns (59.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.829     1.251    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.027     1.278 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.738     2.016    daphne/crg_clk
    SLICE_X160Y202       FDRE                                         r  daphne/FD_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y202       FDRE (Prop_fdre_C_Q)         0.141     2.157 r  daphne/FD_21/Q
                         net (fo=1, routed)           0.208     2.365    daphne/s7pll2_reset5
    SLICE_X162Y205       FDRE                                         r  daphne/FD_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.894     1.352    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     1.382 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.015     2.397    daphne/crg_clk
    SLICE_X162Y205       FDRE                                         r  daphne/FD_22/C
                         clock pessimism             -0.366     2.031    
    SLICE_X162Y205       FDRE (Hold_fdre_C_D)         0.059     2.090    daphne/FD_22
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 daphne/FD_22/C
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            daphne/FD_23/D
                            (rising edge-triggered cell FDRE clocked by clk625_p  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk625_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk625_p rise@0.000ns - clk625_p rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.492%)  route 0.222ns (57.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.829     1.251    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.027     1.278 r  daphne/BUFG_6/O
                         net (fo=9, routed)           0.737     2.015    daphne/crg_clk
    SLICE_X162Y205       FDRE                                         r  daphne/FD_22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y205       FDRE (Prop_fdre_C_Q)         0.164     2.179 r  daphne/FD_22/Q
                         net (fo=1, routed)           0.222     2.401    daphne/s7pll2_reset6
    SLICE_X162Y209       FDRE                                         r  daphne/FD_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk625_p rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk625_p (IN)
                         net (fo=0)                   0.000     0.000    daphne/clk625_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.457     0.457 r  daphne/IBUFDS_1/O
                         net (fo=1, routed)           0.894     1.352    daphne/crg_od_ibufds
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     1.382 r  daphne/BUFG_6/O
                         net (fo=9, routed)           1.014     2.396    daphne/crg_clk
    SLICE_X162Y209       FDRE                                         r  daphne/FD_23/C
                         clock pessimism             -0.366     2.030    
    SLICE_X162Y209       FDRE (Hold_fdre_C_D)         0.059     2.089    daphne/FD_23
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk625_p
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { clk625_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         16.000      14.408     BUFGCTRL_X0Y13  daphne/BUFG_6/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         16.000      14.751     PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         16.000      15.000     SLICE_X162Y198  daphne/FD_16/C
Min Period        n/a     FDRE/C            n/a            1.000         16.000      15.000     SLICE_X160Y198  daphne/FD_17/C
Min Period        n/a     FDRE/C            n/a            1.000         16.000      15.000     SLICE_X160Y198  daphne/FD_18/C
Min Period        n/a     FDRE/C            n/a            1.000         16.000      15.000     SLICE_X160Y200  daphne/FD_19/C
Min Period        n/a     FDRE/C            n/a            1.000         16.000      15.000     SLICE_X160Y200  daphne/FD_20/C
Min Period        n/a     FDRE/C            n/a            1.000         16.000      15.000     SLICE_X160Y202  daphne/FD_21/C
Min Period        n/a     FDRE/C            n/a            1.000         16.000      15.000     SLICE_X162Y205  daphne/FD_22/C
Min Period        n/a     FDRE/C            n/a            1.000         16.000      15.000     SLICE_X162Y209  daphne/FD_23/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        16.000      36.633     PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         8.000       5.000      PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         8.000       5.000      PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X162Y198  daphne/FD_16/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y198  daphne/FD_17/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y198  daphne/FD_18/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X162Y198  daphne/FD_16/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y198  daphne/FD_17/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y198  daphne/FD_18/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X162Y205  daphne/FD_22/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X162Y209  daphne/FD_23/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         8.000       5.000      PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         8.000       5.000      PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X162Y198  daphne/FD_16/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y198  daphne/FD_17/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y198  daphne/FD_18/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y200  daphne/FD_19/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y200  daphne/FD_20/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X160Y202  daphne/FD_21/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X162Y205  daphne/FD_22/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         8.000       7.500      SLICE_X162Y209  daphne/FD_23/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_s7pll2_clkout
  To Clock:  crg_s7pll2_clkout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_s7pll2_clkout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { daphne/PLLE2_ADV_2/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y22  daphne/BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.263         16.000      14.737     OLOGIC_X1Y66    daphne/ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       16.000      144.000    PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  s7pll2_pll_fb
  To Clock:  s7pll2_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pll2_pll_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { daphne/PLLE2_ADV_2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X1Y4  daphne/PLLE2_ADV_2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_240p474
  To Clock:  clk_240p474

Setup :            0  Failing Endpoints,  Worst Slack        2.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (clk_240p474 rise@4.159ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 6.590 - 4.159 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.538     2.673    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.618 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.618    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      4.159     4.159 r  
    F11                                               0.000     4.159 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     4.159    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.159 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.159    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     5.444 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.478     5.922    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065     5.987 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.603     6.590    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              0.981     7.571    
                         clock uncertainty           -0.035     7.536    
    SLICE_X48Y222        FDRE (Setup_fdre_C_D)        0.069     7.605    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (clk_240p474 rise@4.159ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 6.602 - 4.159 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.538     2.673    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.634 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y205        FDRE                                         r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      4.159     4.159 r  
    F11                                               0.000     4.159 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     4.159    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.159 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.159    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     5.444 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.478     5.922    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065     5.987 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.615     6.602    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        FDRE                                         r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              0.985     7.587    
                         clock uncertainty           -0.035     7.552    
    SLICE_X48Y205        FDRE (Setup_fdre_C_D)        0.069     7.621    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (clk_240p474 rise@4.159ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.870ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 6.602 - 4.159 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.538     2.673    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.870     4.298 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.298    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      4.159     4.159 r  
    F11                                               0.000     4.159 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     4.159    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.159 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.159    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     5.444 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.478     5.922    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065     5.987 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.615     6.602    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              0.985     7.587    
                         clock uncertainty           -0.035     7.552    
    SLICE_X48Y205        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.047     7.505    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.505    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (clk_240p474 rise@4.159ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 6.602 - 4.159 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.538     2.673    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.301 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.301    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      4.159     4.159 r  
    F11                                               0.000     4.159 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     4.159    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.159 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.159    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     5.444 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.478     5.922    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065     5.987 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.615     6.602    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              0.985     7.587    
                         clock uncertainty           -0.035     7.552    
    SLICE_X48Y205        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033     7.519    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (clk_240p474 rise@4.159ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 6.590 - 4.159 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.538     2.673    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.285 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.285    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      4.159     4.159 r  
    F11                                               0.000     4.159 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     4.159    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.159 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.159    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     5.444 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.478     5.922    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065     5.987 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.603     6.590    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              0.981     7.571    
                         clock uncertainty           -0.035     7.536    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033     7.503    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          7.503    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (clk_240p474 rise@4.159ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 6.602 - 4.159 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.538     2.673    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.294 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.294    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      4.159     4.159 r  
    F11                                               0.000     4.159 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     4.159    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.159 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.159    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     5.444 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.478     5.922    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065     5.987 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.615     6.602    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              0.985     7.587    
                         clock uncertainty           -0.035     7.552    
    SLICE_X48Y205        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022     7.530    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (clk_240p474 rise@4.159ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 6.590 - 4.159 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.538     2.673    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.278 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.278    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      4.159     4.159 r  
    F11                                               0.000     4.159 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     4.159    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.159 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.159    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     5.444 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.478     5.922    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065     5.987 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.603     6.590    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              0.981     7.571    
                         clock uncertainty           -0.035     7.536    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022     7.514    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  3.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_240p474 rise@0.000ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_240p474 rise@0.000ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.301     0.967    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.299 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.299    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.528     1.533    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.566     0.967    
    SLICE_X48Y205        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.084    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_240p474 rise@0.000ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_240p474 rise@0.000ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.301     0.967    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.298 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.298    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.528     1.533    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.566     0.967    
    SLICE_X48Y205        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.082    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_240p474 rise@0.000ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.301     0.967    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.299 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.299    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.528     1.533    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.566     0.967    
    SLICE_X48Y205        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.076    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_240p474 rise@0.000ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        FDRE (Hold_fdre_C_D)         0.120     1.077    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_240p474  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             clk_240p474
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_240p474 rise@0.000ns - clk_240p474 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.301     0.967    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        SRLC32E                                      r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.457 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.457    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y205        FDRE                                         r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_240p474 rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  mgtrefclk0_p (IN)
                         net (fo=0)                   0.000     0.000    mgtrefclk0_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  mgtrefclk0_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    felix_gtp_inst/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.528     1.533    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y205        FDRE                                         r  felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.566     0.967    
    SLICE_X48Y205        FDRE (Hold_fdre_C_D)         0.120     1.087    felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_240p474
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { mgtrefclk0_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         4.159       2.567      BUFHCE_X0Y48       felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         4.159       2.644      GTPE2_COMMON_X0Y1  felix_gtp_inst/inst/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         4.159       2.940      IBUFDS_GTE2_X0Y2   felix_gtp_inst/inst/gt_usrclk_source/ibufds_instQ0_CLK0/I
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         2.080       1.310      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y205      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         2.079       1.309      SLICE_X48Y222      felix_gtp_inst/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.290ns (22.992%)  route 4.321ns (77.008%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.141     8.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X10Y216        LUT6 (Prop_lut6_I5_O)        0.097     8.934 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.492     9.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X10Y216        LUT6 (Prop_lut6_I5_O)        0.097     9.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.416    36.913    
                         clock uncertainty           -0.035    36.878    
    SLICE_X10Y216        FDRE (Setup_fdre_C_D)        0.072    36.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.950    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 27.426    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.290ns (23.080%)  route 4.299ns (76.920%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.009     8.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X10Y217        LUT6 (Prop_lut6_I0_O)        0.097     8.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.604     9.406    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X10Y216        LUT6 (Prop_lut6_I0_O)        0.097     9.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.416    36.913    
                         clock uncertainty           -0.035    36.878    
    SLICE_X10Y216        FDRE (Setup_fdre_C_D)        0.069    36.947    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.947    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                 27.444    

Slack (MET) :             27.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.290ns (23.645%)  route 4.166ns (76.356%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y216         LUT5 (Prop_lut5_I1_O)        0.097     8.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.780     9.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y215        LUT3 (Prop_lut3_I1_O)        0.097     9.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X12Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.377    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X12Y215        FDRE (Setup_fdre_C_D)        0.070    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 27.540    

Slack (MET) :             27.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.290ns (23.645%)  route 4.166ns (76.356%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y216         LUT5 (Prop_lut5_I1_O)        0.097     8.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.780     9.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y215        LUT3 (Prop_lut3_I1_O)        0.097     9.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X12Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.377    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X12Y215        FDRE (Setup_fdre_C_D)        0.072    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.911    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 27.542    

Slack (MET) :             27.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.290ns (24.614%)  route 3.951ns (75.386%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y216         LUT5 (Prop_lut5_I1_O)        0.097     8.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.565     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y215        LUT3 (Prop_lut3_I1_O)        0.097     9.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X13Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.377    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X13Y215        FDRE (Setup_fdre_C_D)        0.030    36.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.869    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 27.715    

Slack (MET) :             27.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 1.290ns (24.624%)  route 3.949ns (75.376%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y216         LUT5 (Prop_lut5_I1_O)        0.097     8.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.563     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y215        LUT3 (Prop_lut3_I1_O)        0.097     9.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X13Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.377    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X13Y215        FDRE (Setup_fdre_C_D)        0.032    36.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.871    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 27.719    

Slack (MET) :             27.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.290ns (24.554%)  route 3.964ns (75.446%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y216         LUT5 (Prop_lut5_I1_O)        0.097     8.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.578     9.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y215        LUT3 (Prop_lut3_I1_O)        0.097     9.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.167    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X12Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.377    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X12Y215        FDRE (Setup_fdre_C_D)        0.070    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.909    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 27.742    

Slack (MET) :             27.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.290ns (24.572%)  route 3.960ns (75.428%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y216         LUT5 (Prop_lut5_I1_O)        0.097     8.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.574     9.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y215        LUT3 (Prop_lut3_I1_O)        0.097     9.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X12Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.377    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X12Y215        FDRE (Setup_fdre_C_D)        0.069    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 27.745    

Slack (MET) :             27.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.290ns (24.499%)  route 3.976ns (75.501%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.497 - 33.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.495     3.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216        FDRE (Prop_fdre_C_Q)         0.361     4.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.881     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X6Y218         LUT4 (Prop_lut4_I2_O)        0.202     6.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.805     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X7Y217         LUT6 (Prop_lut6_I1_O)        0.234     7.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X7Y217         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X9Y216         LUT5 (Prop_lut5_I1_O)        0.097     8.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.590     9.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y216        LUT6 (Prop_lut6_I2_O)        0.097     9.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.389    36.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.416    36.913    
                         clock uncertainty           -0.035    36.878    
    SLICE_X10Y216        FDRE (Setup_fdre_C_D)        0.070    36.948    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.948    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 27.769    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.789ns (20.356%)  route 3.087ns (79.644%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.553ns = ( 36.553 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.649     5.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT5 (Prop_lut5_I3_O)        0.097     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.068     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X6Y233         LUT4 (Prop_lut4_I1_O)        0.097     6.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.367     7.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y234         LUT5 (Prop_lut5_I4_O)        0.105     7.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     7.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y229         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.445    36.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y229         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.377    36.930    
                         clock uncertainty           -0.035    36.895    
    SLICE_X5Y229         FDRE (Setup_fdre_C_R)       -0.456    36.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.439    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 28.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.222%)  route 0.068ns (34.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.704     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X21Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y232        FDCE (Prop_fdce_C_Q)         0.128     2.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.068     2.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X20Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.979     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.448     2.112    
    SLICE_X20Y232        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.707     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X17Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y236        FDRE (Prop_fdre_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.053     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
    SLICE_X16Y236        LUT5 (Prop_lut5_I3_O)        0.045     2.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.000     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X16Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.983     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X16Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.449     2.115    
    SLICE_X16Y236        FDCE (Hold_fdce_C_D)         0.121     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.704     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X21Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y232        FDCE (Prop_fdce_C_Q)         0.141     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.109     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X20Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.979     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X20Y232        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.448     2.112    
    SLICE_X20Y232        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.706     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y231        FDCE (Prop_fdce_C_Q)         0.141     2.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X15Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.980     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.460     2.101    
    SLICE_X15Y231        FDCE (Hold_fdce_C_D)         0.075     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.703     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X17Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y230        FDCE (Prop_fdce_C_Q)         0.141     2.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X17Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.978     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X17Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.461     2.098    
    SLICE_X17Y230        FDCE (Hold_fdce_C_D)         0.075     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.705     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y230        FDCE (Prop_fdce_C_Q)         0.141     2.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X15Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.979     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.460     2.100    
    SLICE_X15Y230        FDCE (Hold_fdce_C_D)         0.075     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.705     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X15Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y230        FDCE (Prop_fdce_C_Q)         0.141     2.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X15Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.979     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X15Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.460     2.100    
    SLICE_X15Y230        FDCE (Hold_fdce_C_D)         0.071     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.733     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X4Y231         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y231         FDRE (Prop_fdre_C_Q)         0.141     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.063     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X4Y231         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.009     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X4Y231         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.462     2.128    
    SLICE_X4Y231         FDRE (Hold_fdre_C_D)         0.075     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.094%)  route 0.066ns (31.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.713     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y243         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y243         FDRE (Prop_fdre_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.066     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X9Y243         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.989     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y243         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.462     2.108    
    SLICE_X9Y243         FDRE (Hold_fdre_C_D)         0.078     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.094%)  route 0.066ns (31.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.713     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y244         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y244         FDRE (Prop_fdre_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.066     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X9Y244         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.989     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y244         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.462     2.108    
    SLICE_X9Y244         FDRE (Hold_fdre_C_D)         0.078     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y11  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X20Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X18Y232   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  To Clock:  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.313ns (41.713%)  route 0.437ns (58.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.615 - 4.158 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.420     2.621    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y205        FDRE (Prop_fdre_C_Q)         0.313     2.934 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.437     3.371    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.312     6.615    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism              0.164     6.779    
                         clock uncertainty           -0.035     6.743    
    SLICE_X47Y205        FDRE (Setup_fdre_C_D)       -0.180     6.563    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.313ns (42.059%)  route 0.431ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 6.693 - 4.158 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.497     2.698    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y201        FDRE (Prop_fdre_C_Q)         0.313     3.011 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/Q
                         net (fo=1, routed)           0.431     3.442    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync5
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.390     6.693    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6/C
                         clock pessimism              0.163     6.856    
                         clock uncertainty           -0.035     6.820    
    SLICE_X23Y201        FDRE (Setup_fdre_C_D)       -0.180     6.640    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.640    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.341ns (42.341%)  route 0.464ns (57.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.615 - 4.158 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.420     2.621    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y205        FDRE (Prop_fdre_C_Q)         0.341     2.962 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/Q
                         net (fo=1, routed)           0.464     3.426    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync4
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.312     6.615    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                         clock pessimism              0.164     6.779    
                         clock uncertainty           -0.035     6.743    
    SLICE_X47Y205        FDRE (Setup_fdre_C_D)       -0.021     6.722    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.722    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.341ns (42.669%)  route 0.458ns (57.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 6.693 - 4.158 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.497     2.698    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y201        FDRE (Prop_fdre_C_Q)         0.341     3.039 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/Q
                         net (fo=1, routed)           0.458     3.497    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync4
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.390     6.693    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5/C
                         clock pessimism              0.163     6.856    
                         clock uncertainty           -0.035     6.820    
    SLICE_X23Y201        FDRE (Setup_fdre_C_D)       -0.021     6.799    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.799    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.313ns (49.753%)  route 0.316ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 6.693 - 4.158 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.497     2.698    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y201        FDRE (Prop_fdre_C_Q)         0.313     3.011 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/Q
                         net (fo=1, routed)           0.316     3.327    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync3
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.390     6.693    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                         clock pessimism              0.163     6.856    
                         clock uncertainty           -0.035     6.820    
    SLICE_X23Y201        FDRE (Setup_fdre_C_D)       -0.179     6.641    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.313ns (49.753%)  route 0.316ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.615 - 4.158 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.420     2.621    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y205        FDRE (Prop_fdre_C_Q)         0.313     2.934 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/Q
                         net (fo=1, routed)           0.316     3.250    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync3
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.312     6.615    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4/C
                         clock pessimism              0.164     6.779    
                         clock uncertainty           -0.035     6.743    
    SLICE_X47Y205        FDRE (Setup_fdre_C_D)       -0.179     6.564    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.313ns (49.753%)  route 0.316ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.615 - 4.158 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.419     2.620    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDRE (Prop_fdre_C_Q)         0.313     2.933 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/Q
                         net (fo=1, routed)           0.316     3.249    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync3
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.312     6.615    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                         clock pessimism              0.163     6.778    
                         clock uncertainty           -0.035     6.742    
    SLICE_X47Y206        FDRE (Setup_fdre_C_D)       -0.179     6.563    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.313ns (49.753%)  route 0.316ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 6.688 - 4.158 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.493     2.694    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y201        FDRE (Prop_fdre_C_Q)         0.313     3.007 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/Q
                         net (fo=1, routed)           0.316     3.323    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync3
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.385     6.688    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                         clock pessimism              0.164     6.852    
                         clock uncertainty           -0.035     6.816    
    SLICE_X27Y201        FDRE (Setup_fdre_C_D)       -0.179     6.637    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.313ns (50.092%)  route 0.312ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 6.688 - 4.158 ) 
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.493     2.694    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y201        FDRE (Prop_fdre_C_Q)         0.313     3.007 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/Q
                         net (fo=1, routed)           0.312     3.319    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync5
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.385     6.688    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/C
                         clock pessimism              0.164     6.852    
                         clock uncertainty           -0.035     6.816    
    SLICE_X27Y201        FDRE (Setup_fdre_C_D)       -0.180     6.636    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@4.158ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.313ns (50.092%)  route 0.312ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 6.615 - 4.158 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.419     2.620    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDRE (Prop_fdre_C_Q)         0.313     2.933 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/Q
                         net (fo=1, routed)           0.312     3.245    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync5
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          1.312     6.615    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/C
                         clock pessimism              0.163     6.778    
                         clock uncertainty           -0.035     6.742    
    SLICE_X47Y206        FDRE (Setup_fdre_C_D)       -0.180     6.562    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  3.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.709     1.228    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y201        FDRE (Prop_fdre_C_Q)         0.141     1.369 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.423    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync1
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.986     1.544    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                         clock pessimism             -0.316     1.228    
    SLICE_X23Y201        FDRE (Hold_fdre_C_D)         0.075     1.303    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.706     1.225    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y201        FDRE (Prop_fdre_C_Q)         0.141     1.366 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.420    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync1
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.983     1.541    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                         clock pessimism             -0.316     1.225    
    SLICE_X27Y201        FDRE (Hold_fdre_C_D)         0.075     1.300    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.669     1.188    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y205        FDRE (Prop_fdre_C_Q)         0.141     1.329 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.383    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync1
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.944     1.502    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                         clock pessimism             -0.314     1.188    
    SLICE_X47Y205        FDRE (Hold_fdre_C_D)         0.075     1.263    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.669     1.188    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDRE (Prop_fdre_C_Q)         0.141     1.329 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.383    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync1
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.944     1.502    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                         clock pessimism             -0.314     1.188    
    SLICE_X47Y206        FDRE (Hold_fdre_C_D)         0.075     1.263    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.709     1.228    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y201        FDRE (Prop_fdre_C_Q)         0.128     1.356 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     1.469    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.986     1.544    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X23Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                         clock pessimism             -0.316     1.228    
    SLICE_X23Y201        FDRE (Hold_fdre_C_D)         0.017     1.245    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.706     1.225    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y201        FDRE (Prop_fdre_C_Q)         0.128     1.353 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     1.466    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.983     1.541    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                         clock pessimism             -0.316     1.225    
    SLICE_X27Y201        FDRE (Hold_fdre_C_D)         0.017     1.242    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.669     1.188    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y205        FDRE (Prop_fdre_C_Q)         0.128     1.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     1.429    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.944     1.502    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/gt0_rxoutclk_i2
    SLICE_X47Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
                         clock pessimism             -0.314     1.188    
    SLICE_X47Y205        FDRE (Hold_fdre_C_D)         0.017     1.205    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.669     1.188    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDRE (Prop_fdre_C_Q)         0.128     1.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     1.429    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.944     1.502    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
                         clock pessimism             -0.314     1.188    
    SLICE_X47Y206        FDRE (Hold_fdre_C_D)         0.017     1.205    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.655%)  route 0.168ns (54.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.706     1.225    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y201        FDRE (Prop_fdre_C_Q)         0.141     1.366 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/Q
                         net (fo=1, routed)           0.168     1.533    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync4
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.983     1.541    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X27Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                         clock pessimism             -0.316     1.225    
    SLICE_X27Y201        FDRE (Hold_fdre_C_D)         0.076     1.301    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns - felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.669     1.188    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDRE (Prop_fdre_C_Q)         0.141     1.329 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/Q
                         net (fo=1, routed)           0.194     1.523    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync4
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/felix_gtp0_init_i/CLK_IN
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/O
                         net (fo=30, routed)          0.944     1.502    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/gt0_rxoutclk_i2
    SLICE_X47Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
                         clock pessimism             -0.314     1.188    
    SLICE_X47Y206        FDRE (Hold_fdre_C_D)         0.076     1.264    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.158
Sources:            { felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK  n/a            2.424         4.158       1.734      GTPE2_CHANNEL_X0Y4  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.158       2.566      BUFGCTRL_X0Y24      felix_gtp_inst/inst/felix_gtp0_init_i/rxout0_buf/I
Min Period        n/a     BUFG/I                  n/a            1.592         4.158       2.566      BUFGCTRL_X0Y25      felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.158       2.909      MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C                  n/a            1.000         4.158       3.158      SLICE_X28Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/reset_sync1_rx/C
Min Period        n/a     FDPE/C                  n/a            1.000         4.158       3.158      SLICE_X28Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
Min Period        n/a     FDCE/C                  n/a            1.000         4.158       3.158      SLICE_X26Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rxpmaresetdone_i_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X23Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X23Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X23Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.158       95.842     MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X47Y206       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X47Y206       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X47Y206       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X47Y206       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X47Y206       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X47Y206       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6/C
Low Pulse Width   Slow    FDCE/C                  n/a            0.500         2.079       1.579      SLICE_X26Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rxpmaresetdone_i_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X27Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDPE/C                  n/a            0.500         2.079       1.579      SLICE_X28Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/reset_sync1_rx/C
High Pulse Width  Fast    FDPE/C                  n/a            0.500         2.079       1.579      SLICE_X28Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
High Pulse Width  Slow    FDPE/C                  n/a            0.500         2.079       1.579      SLICE_X28Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/reset_sync1_rx/C
High Pulse Width  Slow    FDPE/C                  n/a            0.500         2.079       1.579      SLICE_X28Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/reset_sync2_rx/C
High Pulse Width  Fast    FDCE/C                  n/a            0.500         2.079       1.579      SLICE_X26Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rxpmaresetdone_i_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X23Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X23Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X23Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.158
Sources:            { felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.158       2.909      MMCME2_ADV_X0Y3  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.158       2.909      MMCME2_ADV_X0Y3  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.158       95.842     MMCME2_ADV_X0Y3  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.158       209.202    MMCME2_ADV_X0Y3  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.158 }
Period(ns):         8.316
Sources:            { felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.316       2.256      GTPE2_CHANNEL_X0Y5  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.316       2.256      GTPE2_CHANNEL_X0Y4  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXUSRCLK2
Min Period  n/a     BUFG/I                   n/a            1.592         8.316       6.724      BUFGCTRL_X0Y21      felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         8.316       7.067      MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.316       205.044    MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.684ns (27.125%)  route 1.838ns (72.875%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.377     8.144    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y202        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.684ns (27.125%)  route 1.838ns (72.875%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.377     8.144    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y202        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.684ns (27.125%)  route 1.838ns (72.875%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.377     8.144    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y202        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.684ns (27.125%)  route 1.838ns (72.875%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.377     8.144    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y202        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.684ns (27.389%)  route 1.813ns (72.611%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.352     8.120    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y201        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.684ns (27.389%)  route 1.813ns (72.611%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.352     8.120    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y201        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.684ns (27.389%)  route 1.813ns (72.611%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.352     8.120    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y201        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.684ns (27.389%)  route 1.813ns (72.611%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.352     8.120    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y201        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.684ns (27.513%)  route 1.802ns (72.487%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 9.448 - 4.158 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.500     5.623    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.393     6.016 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.718     6.734    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X19Y202        LUT6 (Prop_lut6_I4_O)        0.097     6.831 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.393     7.224    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X19Y201        LUT5 (Prop_lut5_I4_O)        0.097     7.321 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.350     7.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X19Y202        LUT2 (Prop_lut2_I0_O)        0.097     7.768 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=13, routed)          0.341     8.109    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X18Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.392     9.448    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X18Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.306     9.755    
                         clock uncertainty           -0.056     9.698    
    SLICE_X18Y204        FDRE (Setup_fdre_C_CE)      -0.119     9.579    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1 rise@4.158ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.684ns (28.654%)  route 1.703ns (71.346%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns = ( 9.361 - 4.158 ) 
    Source Clock Delay      (SCD):    5.532ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373     2.573    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.642 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.047    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.123 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.409     5.532    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X48Y218        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y218        FDRE (Prop_fdre_C_Q)         0.393     5.925 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.699     6.624    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X49Y219        LUT6 (Prop_lut6_I2_O)        0.097     6.721 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_4__2/O
                         net (fo=1, routed)           0.302     7.023    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_4__2_n_0
    SLICE_X49Y219        LUT5 (Prop_lut5_I4_O)        0.097     7.120 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.280     7.400    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X49Y218        LUT2 (Prop_lut2_I0_O)        0.097     7.497 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=13, routed)          0.422     7.919    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X48Y218        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.279     6.582    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.647 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     7.984    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     8.056 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          1.304     9.360    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X48Y218        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.329     9.690    
                         clock uncertainty           -0.056     9.633    
    SLICE_X48Y218        FDRE (Setup_fdre_C_CE)      -0.119     9.514    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  1.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.710     2.455    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X17Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y201        FDRE (Prop_fdre_C_Q)         0.141     2.596 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.651    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X17Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.987     3.096    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X17Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.641     2.455    
    SLICE_X17Y201        FDRE (Hold_fdre_C_D)         0.075     2.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.667     2.412    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y211        FDRE (Prop_fdre_C_Q)         0.141     2.553 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.608    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.942     3.051    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.412    
    SLICE_X51Y211        FDRE (Hold_fdre_C_D)         0.075     2.487    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.711     2.456    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X14Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y205        FDRE (Prop_fdre_C_Q)         0.164     2.620 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.675    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X14Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.987     3.096    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X14Y205        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.640     2.456    
    SLICE_X14Y205        FDRE (Hold_fdre_C_D)         0.060     2.516    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.667     2.412    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X46Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y211        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.631    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X46Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.942     3.051    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X46Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.412    
    SLICE_X46Y211        FDRE (Hold_fdre_C_D)         0.060     2.472    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.761%)  route 0.112ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.667     2.412    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y211        FDRE (Prop_fdre_C_Q)         0.141     2.553 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.112     2.665    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X50Y212        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.940     3.049    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X50Y212        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.623     2.426    
    SLICE_X50Y212        FDRE (Hold_fdre_C_D)         0.070     2.496    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.565%)  route 0.115ns (35.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.667     2.412    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X46Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y211        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.115     2.691    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X46Y212        LUT4 (Prop_lut4_I3_O)        0.045     2.736 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.736    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X46Y212        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.940     3.049    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/CLK1_OUT
    SLICE_X46Y212        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.623     2.426    
    SLICE_X46Y212        FDRE (Hold_fdre_C_D)         0.120     2.546    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.710     2.455    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X17Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y201        FDRE (Prop_fdre_C_Q)         0.128     2.583 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     2.697    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X17Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.987     3.096    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X17Y201        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.641     2.455    
    SLICE_X17Y201        FDRE (Hold_fdre_C_D)         0.017     2.472    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.667     2.412    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y211        FDRE (Prop_fdre_C_Q)         0.128     2.540 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     2.654    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.942     3.051    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.639     2.412    
    SLICE_X51Y211        FDRE (Hold_fdre_C_D)         0.017     2.429    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.961%)  route 0.158ns (43.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.711     2.456    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X14Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y203        FDRE (Prop_fdre_C_Q)         0.164     2.620 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.158     2.778    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X19Y202        LUT4 (Prop_lut4_I1_O)        0.045     2.823 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.823    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X19Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.987     3.096    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/CLK1_OUT
    SLICE_X19Y202        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.602     2.494    
    SLICE_X19Y202        FDRE (Hold_fdre_C_D)         0.091     2.585    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.667     2.412    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y211        FDRE (Prop_fdre_C_Q)         0.141     2.553 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.194     2.747    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync4
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.109 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=58, routed)          0.942     3.051    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X51Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                         clock pessimism             -0.639     2.412    
    SLICE_X51Y211        FDRE (Hold_fdre_C_D)         0.076     2.488    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.158
Sources:            { felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.158       1.128      GTPE2_CHANNEL_X0Y5  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.158       1.128      GTPE2_CHANNEL_X0Y4  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.158       2.566      BUFGCTRL_X0Y18      felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.158       2.909      MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X14Y203       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.158       209.202    MMCME2_ADV_X0Y3     felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X48Y221       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y203       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X17Y201       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y205       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y203       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y205       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y205       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y205       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y205       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y205       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X14Y205       felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X46Y211       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X50Y212       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X50Y212       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
  To Clock:  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.158
Sources:            { felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.158       1.734      GTPE2_CHANNEL_X0Y4  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.158       2.566      BUFGCTRL_X0Y26      felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.158       2.909      MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.158       95.842     MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.158
Sources:            { felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.158       2.909      MMCME2_ADV_X0Y2  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.158       2.909      MMCME2_ADV_X0Y2  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.158       95.842     MMCME2_ADV_X0Y2  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.158       209.202    MMCME2_ADV_X0Y2  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.084ns,  Total Violation       -0.094ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_12/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.720ns (21.822%)  route 6.162ns (78.178%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns = ( 13.634 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          0.266    10.689    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X55Y167        LUT3 (Prop_lut3_I1_O)        0.227    10.916 r  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_2/O
                         net (fo=29, routed)          2.192    13.107    FullMode_box_single/FMSC_crc_control_fifo_re
    SLICE_X23Y88         LUT6 (Prop_lut6_I2_O)        0.097    13.204 r  FullMode_box_single/FIFO_re_OUT[12]_INST_0/O
                         net (fo=1, routed)           0.324    13.528    daphne/FIFO_DUALCLOCK_MACRO_12/re[0]
    RAMB18_X1Y34         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_12/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.399    13.634    daphne/FIFO_DUALCLOCK_MACRO_12/fullmode_clk
    RAMB18_X1Y34         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_12/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.292    13.926    
                         clock uncertainty           -0.062    13.864    
    RAMB18_X1Y34         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.444    daphne/FIFO_DUALCLOCK_MACRO_12/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.444    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_4/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 1.623ns (20.810%)  route 6.176ns (79.190%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.627 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          2.331    12.754    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I4_O)        0.227    12.981 r  FullMode_box_single/FIFO_re_OUT[4]_INST_0_comp/O
                         net (fo=1, routed)           0.464    13.445    daphne/FIFO_DUALCLOCK_MACRO_4/re[0]
    RAMB18_X1Y26         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_4/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.392    13.627    daphne/FIFO_DUALCLOCK_MACRO_4/fullmode_clk
    RAMB18_X1Y26         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_4/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.292    13.919    
                         clock uncertainty           -0.062    13.857    
    RAMB18_X1Y26         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.437    daphne/FIFO_DUALCLOCK_MACRO_4/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                         -13.445    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_6/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 1.623ns (20.842%)  route 6.164ns (79.158%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 13.621 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          2.461    12.883    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X23Y73         LUT6 (Prop_lut6_I4_O)        0.227    13.110 r  FullMode_box_single/FIFO_re_OUT[6]_INST_0_comp/O
                         net (fo=1, routed)           0.323    13.433    daphne/FIFO_DUALCLOCK_MACRO_6/re[0]
    RAMB18_X1Y28         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_6/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.386    13.621    daphne/FIFO_DUALCLOCK_MACRO_6/fullmode_clk
    RAMB18_X1Y28         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_6/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.292    13.913    
                         clock uncertainty           -0.062    13.851    
    RAMB18_X1Y28         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.431    daphne/FIFO_DUALCLOCK_MACRO_6/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.431    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 1.623ns (20.763%)  route 6.194ns (79.237%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 13.628 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          2.570    12.993    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.227    13.220 r  FullMode_box_single/FIFO_re_OUT[7]_INST_0_comp/O
                         net (fo=1, routed)           0.243    13.463    daphne/FIFO_DUALCLOCK_MACRO_7/re[0]
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.393    13.628    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.331    13.959    
                         clock uncertainty           -0.062    13.897    
    RAMB18_X0Y30         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.477    daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_22/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 1.720ns (22.642%)  route 5.877ns (77.358%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 13.512 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          0.266    10.689    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X55Y167        LUT3 (Prop_lut3_I1_O)        0.227    10.916 r  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_2/O
                         net (fo=29, routed)          0.855    11.771    FullMode_box_single/FMSC_crc_control_fifo_re
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.097    11.868 r  FullMode_box_single/FIFO_re_OUT[22]_INST_0/O
                         net (fo=1, routed)           1.374    13.243    daphne/FIFO_DUALCLOCK_MACRO_22/re[0]
    RAMB18_X1Y46         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_22/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.278    13.512    daphne/FIFO_DUALCLOCK_MACRO_22/fullmode_clk
    RAMB18_X1Y46         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_22/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.231    13.744    
                         clock uncertainty           -0.062    13.682    
    RAMB18_X1Y46         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.262    daphne/FIFO_DUALCLOCK_MACRO_22/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_15/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 1.720ns (22.420%)  route 5.952ns (77.580%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 13.541 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          0.266    10.689    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X55Y167        LUT3 (Prop_lut3_I1_O)        0.227    10.916 r  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_2/O
                         net (fo=29, routed)          2.071    12.987    FullMode_box_single/FMSC_crc_control_fifo_re
    SLICE_X62Y78         LUT6 (Prop_lut6_I1_O)        0.097    13.084 r  FullMode_box_single/FIFO_re_OUT[15]_INST_0/O
                         net (fo=1, routed)           0.234    13.318    daphne/FIFO_DUALCLOCK_MACRO_15/re[0]
    RAMB18_X3Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_15/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.306    13.541    daphne/FIFO_DUALCLOCK_MACRO_15/fullmode_clk
    RAMB18_X3Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_15/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.292    13.833    
                         clock uncertainty           -0.062    13.771    
    RAMB18_X3Y30         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.351    daphne/FIFO_DUALCLOCK_MACRO_15/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_14/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 1.720ns (22.417%)  route 5.953ns (77.583%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 13.545 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          0.266    10.689    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X55Y167        LUT3 (Prop_lut3_I1_O)        0.227    10.916 r  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_2/O
                         net (fo=29, routed)          2.080    12.995    FullMode_box_single/FMSC_crc_control_fifo_re
    SLICE_X63Y82         LUT6 (Prop_lut6_I4_O)        0.097    13.092 r  FullMode_box_single/FIFO_re_OUT[14]_INST_0/O
                         net (fo=1, routed)           0.226    13.319    daphne/FIFO_DUALCLOCK_MACRO_14/re[0]
    RAMB18_X3Y32         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_14/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.310    13.545    daphne/FIFO_DUALCLOCK_MACRO_14/fullmode_clk
    RAMB18_X3Y32         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_14/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.292    13.837    
                         clock uncertainty           -0.062    13.775    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.355    daphne/FIFO_DUALCLOCK_MACRO_14/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_13/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.623ns (20.875%)  route 6.152ns (79.125%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 13.632 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          2.546    12.969    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.227    13.196 r  FullMode_box_single/FIFO_re_OUT[13]_INST_0_comp/O
                         net (fo=1, routed)           0.225    13.421    daphne/FIFO_DUALCLOCK_MACRO_13/re[0]
    RAMB18_X0Y32         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_13/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.397    13.632    daphne/FIFO_DUALCLOCK_MACRO_13/fullmode_clk
    RAMB18_X0Y32         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_13/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.308    13.940    
                         clock uncertainty           -0.062    13.878    
    RAMB18_X0Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.458    daphne/FIFO_DUALCLOCK_MACRO_13/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.458    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_5/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 1.623ns (20.972%)  route 6.116ns (79.028%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 13.626 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          2.165    12.588    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.227    12.815 r  FullMode_box_single/FIFO_re_OUT[5]_INST_0_comp/O
                         net (fo=1, routed)           0.570    13.385    daphne/FIFO_DUALCLOCK_MACRO_5/re[0]
    RAMB18_X1Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_5/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.391    13.626    daphne/FIFO_DUALCLOCK_MACRO_5/fullmode_clk
    RAMB18_X1Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_5/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.292    13.918    
                         clock uncertainty           -0.062    13.856    
    RAMB18_X1Y30         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.436    daphne/FIFO_DUALCLOCK_MACRO_5/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/FIFO_DUALCLOCK_MACRO_2/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.316ns  (clkout0_1 rise@8.316ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 1.623ns (21.322%)  route 5.989ns (78.678%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.217ns = ( 13.533 - 8.316 ) 
    Source Clock Delay      (SCD):    5.646ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.501     5.646    daphne/FIFO_DUALCLOCK_MACRO_7/fullmode_clk
    RAMB18_X0Y30         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.722     6.368 f  daphne/FIFO_DUALCLOCK_MACRO_7/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/EMPTY
                         net (fo=1, routed)           2.037     8.405    FullMode_box_single/FIFO_empty_IN[7]
    SLICE_X39Y125        LUT6 (Prop_lut6_I0_O)        0.097     8.502 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     8.502    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_19_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.167     8.669 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9/O
                         net (fo=1, routed)           1.343    10.013    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_9_n_0
    SLICE_X55Y167        LUT6 (Prop_lut6_I5_O)        0.229    10.242 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.242    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_4_n_0
    SLICE_X55Y167        MUXF7 (Prop_muxf7_I0_O)      0.181    10.423 f  FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3/O
                         net (fo=38, routed)          2.134    12.557    FullMode_box_single/FIFO_re_OUT[39]_INST_0_i_3_n_0
    SLICE_X66Y82         LUT6 (Prop_lut6_I4_O)        0.227    12.784 r  FullMode_box_single/FIFO_re_OUT[2]_INST_0_comp/O
                         net (fo=1, routed)           0.474    13.258    daphne/FIFO_DUALCLOCK_MACRO_2/re[0]
    RAMB18_X4Y32         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_2/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.316     8.316 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.316 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.388    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.460 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300    10.760    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.825 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.337    12.163    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    12.235 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.298    13.533    daphne/FIFO_DUALCLOCK_MACRO_2/fullmode_clk
    RAMB18_X4Y32         FIFO18E1                                     r  daphne/FIFO_DUALCLOCK_MACRO_2/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.292    13.825    
                         clock uncertainty           -0.062    13.763    
    RAMB18_X4Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.420    13.343    daphne/FIFO_DUALCLOCK_MACRO_2/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                         -13.258    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_3223_flag_kd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_3223_di_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.574     2.325    daphne/fullmode_clk
    SLICE_X43Y126        FDRE                                         r  daphne/gearbox_14_3223_flag_kd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDRE (Prop_fdre_C_Q)         0.141     2.466 r  daphne/gearbox_14_3223_flag_kd_reg[1]/Q
                         net (fo=2, routed)           0.055     2.520    daphne/gearbox_14_3223_flag_kd_reg_n_0_[1]
    SLICE_X43Y126        FDRE                                         r  daphne/gearbox_14_3223_di_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.842     2.956    daphne/fullmode_clk
    SLICE_X43Y126        FDRE                                         r  daphne/gearbox_14_3223_di_reg[33]/C
                         clock pessimism             -0.632     2.325    
    SLICE_X43Y126        FDRE (Hold_fdre_C_D)         0.075     2.400    daphne/gearbox_14_3223_di_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_3224_flag_kd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_3224_di_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.616     2.367    daphne/fullmode_clk
    SLICE_X41Y146        FDRE                                         r  daphne/gearbox_14_3224_flag_kd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDRE (Prop_fdre_C_Q)         0.141     2.508 r  daphne/gearbox_14_3224_flag_kd_reg[1]/Q
                         net (fo=2, routed)           0.065     2.572    daphne/data1__5[33]
    SLICE_X41Y146        FDRE                                         r  daphne/gearbox_14_3224_di_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.888     3.002    daphne/fullmode_clk
    SLICE_X41Y146        FDRE                                         r  daphne/gearbox_14_3224_di_reg[33]/C
                         clock pessimism             -0.636     2.367    
    SLICE_X41Y146        FDRE (Hold_fdre_C_D)         0.075     2.442    daphne/gearbox_14_3224_di_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_328_flag_kd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_328_di_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.651     2.402    daphne/fullmode_clk
    SLICE_X45Y91         FDRE                                         r  daphne/gearbox_14_328_flag_kd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     2.543 r  daphne/gearbox_14_328_flag_kd_reg[1]/Q
                         net (fo=2, routed)           0.065     2.608    daphne/gearbox_14_328_flag_kd_reg_n_0_[1]
    SLICE_X45Y91         FDRE                                         r  daphne/gearbox_14_328_di_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.926     3.040    daphne/fullmode_clk
    SLICE_X45Y91         FDRE                                         r  daphne/gearbox_14_328_di_reg[33]/C
                         clock pessimism             -0.638     2.402    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.075     2.477    daphne/gearbox_14_328_di_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_3236_flag_kd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_3236_di_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.569     2.320    daphne/fullmode_clk
    SLICE_X63Y171        FDRE                                         r  daphne/gearbox_14_3236_flag_kd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y171        FDRE (Prop_fdre_C_Q)         0.141     2.461 r  daphne/gearbox_14_3236_flag_kd_reg[0]/Q
                         net (fo=2, routed)           0.065     2.526    daphne/gearbox_14_3236_flag_kd_reg_n_0_[0]
    SLICE_X63Y171        FDRE                                         r  daphne/gearbox_14_3236_di_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.837     2.952    daphne/fullmode_clk
    SLICE_X63Y171        FDRE                                         r  daphne/gearbox_14_3236_di_reg[32]/C
                         clock pessimism             -0.633     2.320    
    SLICE_X63Y171        FDRE (Hold_fdre_C_D)         0.075     2.395    daphne/gearbox_14_3236_di_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_3214_flag_kd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_3214_di_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.490%)  route 0.096ns (40.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.640     2.391    daphne/fullmode_clk
    SLICE_X63Y81         FDRE                                         r  daphne/gearbox_14_3214_flag_kd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     2.532 r  daphne/gearbox_14_3214_flag_kd_reg[0]/Q
                         net (fo=2, routed)           0.096     2.628    daphne/gearbox_14_3214_flag_kd_reg_n_0_[0]
    SLICE_X62Y81         FDRE                                         r  daphne/gearbox_14_3214_di_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.913     3.027    daphne/fullmode_clk
    SLICE_X62Y81         FDRE                                         r  daphne/gearbox_14_3214_di_reg[32]/C
                         clock pessimism             -0.623     2.404    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.085     2.489    daphne/gearbox_14_3214_di_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_3215_flag_kd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_3215_di_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.490%)  route 0.096ns (40.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.635     2.386    daphne/fullmode_clk
    SLICE_X63Y76         FDRE                                         r  daphne/gearbox_14_3215_flag_kd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     2.527 r  daphne/gearbox_14_3215_flag_kd_reg[0]/Q
                         net (fo=2, routed)           0.096     2.623    daphne/data1__2[32]
    SLICE_X62Y76         FDRE                                         r  daphne/gearbox_14_3215_di_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.907     3.021    daphne/fullmode_clk
    SLICE_X62Y76         FDRE                                         r  daphne/gearbox_14_3215_di_reg[32]/C
                         clock pessimism             -0.622     2.399    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.085     2.484    daphne/gearbox_14_3215_di_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_3225_flag_kd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_3225_di_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.490%)  route 0.096ns (40.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.585     2.336    daphne/fullmode_clk
    SLICE_X43Y151        FDRE                                         r  daphne/gearbox_14_3225_flag_kd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y151        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  daphne/gearbox_14_3225_flag_kd_reg[0]/Q
                         net (fo=2, routed)           0.096     2.573    daphne/gearbox_14_3225_flag_kd_reg_n_0_[0]
    SLICE_X42Y151        FDRE                                         r  daphne/gearbox_14_3225_di_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.855     2.970    daphne/fullmode_clk
    SLICE_X42Y151        FDRE                                         r  daphne/gearbox_14_3225_di_reg[32]/C
                         clock pessimism             -0.622     2.349    
    SLICE_X42Y151        FDRE (Hold_fdre_C_D)         0.085     2.434    daphne/gearbox_14_3225_di_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_3231_flag_kd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_3231_di_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.490%)  route 0.096ns (40.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.585     2.336    daphne/fullmode_clk
    SLICE_X43Y142        FDRE                                         r  daphne/gearbox_14_3231_flag_kd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDRE (Prop_fdre_C_Q)         0.141     2.477 r  daphne/gearbox_14_3231_flag_kd_reg[0]/Q
                         net (fo=2, routed)           0.096     2.573    daphne/gearbox_14_3231_di1[32]
    SLICE_X42Y142        FDRE                                         r  daphne/gearbox_14_3231_di_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.856     2.970    daphne/fullmode_clk
    SLICE_X42Y142        FDRE                                         r  daphne/gearbox_14_3231_di_reg[32]/C
                         clock pessimism             -0.622     2.349    
    SLICE_X42Y142        FDRE (Hold_fdre_C_D)         0.085     2.434    daphne/gearbox_14_3231_di_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_3238_flag_kd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_3238_di_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.490%)  route 0.096ns (40.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.580     2.331    daphne/fullmode_clk
    SLICE_X43Y165        FDRE                                         r  daphne/gearbox_14_3238_flag_kd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDRE (Prop_fdre_C_Q)         0.141     2.472 r  daphne/gearbox_14_3238_flag_kd_reg[0]/Q
                         net (fo=2, routed)           0.096     2.568    daphne/gearbox_14_3238_flag_kd_reg_n_0_[0]
    SLICE_X42Y165        FDRE                                         r  daphne/gearbox_14_3238_di_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.848     2.963    daphne/fullmode_clk
    SLICE_X42Y165        FDRE                                         r  daphne/gearbox_14_3238_di_reg[32]/C
                         clock pessimism             -0.620     2.344    
    SLICE_X42Y165        FDRE (Hold_fdre_C_D)         0.085     2.429    daphne/gearbox_14_3238_di_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 daphne/gearbox_14_327_flag_kd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            daphne/gearbox_14_327_di_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.490%)  route 0.096ns (40.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.681     2.432    daphne/fullmode_clk
    SLICE_X9Y76          FDRE                                         r  daphne/gearbox_14_327_flag_kd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     2.573 r  daphne/gearbox_14_327_flag_kd_reg[0]/Q
                         net (fo=2, routed)           0.096     2.669    daphne/gearbox_14_327_flag_kd_reg_n_0_[0]
    SLICE_X8Y76          FDRE                                         r  daphne/gearbox_14_327_di_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.955     3.069    daphne/fullmode_clk
    SLICE_X8Y76          FDRE                                         r  daphne/gearbox_14_327_di_reg[32]/C
                         clock pessimism             -0.624     2.445    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.085     2.530    daphne/gearbox_14_327_di_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 4.158 }
Period(ns):         8.316
Sources:            { felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.316       2.256      GTPE2_CHANNEL_X0Y5  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.316       2.256      GTPE2_CHANNEL_X0Y4  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.316       6.354      RAMB18_X5Y58        daphne/FIFO_DUALCLOCK_MACRO_34/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.316       6.354      RAMB18_X4Y58        daphne/FIFO_DUALCLOCK_MACRO_35/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.316       6.354      RAMB18_X3Y68        daphne/FIFO_DUALCLOCK_MACRO_36/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.316       6.354      RAMB18_X2Y68        daphne/FIFO_DUALCLOCK_MACRO_37/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.316       6.354      RAMB18_X2Y66        daphne/FIFO_DUALCLOCK_MACRO_38/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.316       6.354      RAMB18_X3Y66        daphne/FIFO_DUALCLOCK_MACRO_39/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.316       6.354      RAMB18_X1Y26        daphne/FIFO_DUALCLOCK_MACRO_4/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.316       6.354      RAMB18_X1Y30        daphne/FIFO_DUALCLOCK_MACRO_5/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.316       205.044    MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X48Y163       FullMode_box_single/FMSC_db_reg[0]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[10]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[11]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[12]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[13]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[14]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[15]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X48Y163       FullMode_box_single/FMSC_db_reg[1]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X56Y161       FullMode_box_single/FMSC_db_reg[24]_srl2___FMSC_dtb_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X56Y161       FullMode_box_single/FMSC_db_reg[25]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y162       FullMode_box_single/FMSC_crc_delay_reg[16]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y162       FullMode_box_single/FMSC_crc_delay_reg[17]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y162       FullMode_box_single/FMSC_crc_delay_reg[18]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y162       FullMode_box_single/FMSC_crc_delay_reg[19]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[10]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[11]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[12]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[13]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[14]_srl2___FMSC_dtb_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.770         4.158       3.388      SLICE_X52Y159       FullMode_box_single/FMSC_db_reg[15]_srl2___FMSC_dtb_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.632ns (23.949%)  route 2.007ns (76.051%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 9.400 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.587     8.214    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.323     9.400    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.333     9.733    
                         clock uncertainty           -0.056     9.677    
    SLICE_X117Y217       FDRE (Setup_fdre_C_CE)      -0.150     9.527    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.632ns (23.949%)  route 2.007ns (76.051%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 9.400 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.587     8.214    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.323     9.400    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.333     9.733    
                         clock uncertainty           -0.056     9.677    
    SLICE_X117Y217       FDRE (Setup_fdre_C_CE)      -0.150     9.527    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.632ns (23.949%)  route 2.007ns (76.051%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 9.400 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.587     8.214    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.323     9.400    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.333     9.733    
                         clock uncertainty           -0.056     9.677    
    SLICE_X117Y217       FDRE (Setup_fdre_C_CE)      -0.150     9.527    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.632ns (23.949%)  route 2.007ns (76.051%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 9.400 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.587     8.214    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.323     9.400    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.333     9.733    
                         clock uncertainty           -0.056     9.677    
    SLICE_X117Y217       FDRE (Setup_fdre_C_CE)      -0.150     9.527    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.632ns (24.845%)  route 1.912ns (75.155%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 9.399 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.492     8.119    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y218       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.322     9.399    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y218       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.310     9.709    
                         clock uncertainty           -0.056     9.653    
    SLICE_X117Y218       FDRE (Setup_fdre_C_CE)      -0.150     9.503    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.632ns (25.031%)  route 1.893ns (74.969%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 9.401 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     8.100    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y216       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.324     9.401    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y216       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.310     9.711    
                         clock uncertainty           -0.056     9.655    
    SLICE_X117Y216       FDRE (Setup_fdre_C_CE)      -0.150     9.505    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.632ns (25.031%)  route 1.893ns (74.969%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 9.401 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     8.100    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y216       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.324     9.401    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y216       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.310     9.711    
                         clock uncertainty           -0.056     9.655    
    SLICE_X117Y216       FDRE (Setup_fdre_C_CE)      -0.150     9.505    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.632ns (25.031%)  route 1.893ns (74.969%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 9.401 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     8.100    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y216       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.324     9.401    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y216       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.310     9.711    
                         clock uncertainty           -0.056     9.655    
    SLICE_X117Y216       FDRE (Setup_fdre_C_CE)      -0.150     9.505    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.632ns (25.031%)  route 1.893ns (74.969%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 9.401 - 4.158 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.430     5.575    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y217       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y217       FDRE (Prop_fdre_C_Q)         0.341     5.916 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.618     6.534    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X116Y217       LUT4 (Prop_lut4_I2_O)        0.097     6.631 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.471     7.102    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X116Y215       LUT4 (Prop_lut4_I2_O)        0.097     7.199 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.331     7.530    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X116Y214       LUT2 (Prop_lut2_I0_O)        0.097     7.627 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     8.100    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X117Y216       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.324     9.401    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X117Y216       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.310     9.711    
                         clock uncertainty           -0.056     9.655    
    SLICE_X117Y216       FDRE (Setup_fdre_C_CE)      -0.150     9.505    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.158ns  (clkout1_1 rise@4.158ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.684ns (27.082%)  route 1.842ns (72.918%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 9.402 - 4.158 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076     1.201 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395     2.596    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.665 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.404     4.069    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.145 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.432     5.577    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X120Y233       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y233       FDRE (Prop_fdre_C_Q)         0.393     5.970 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.703     6.674    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X121Y230       LUT5 (Prop_lut5_I2_O)        0.097     6.771 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.440     7.211    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X121Y231       LUT4 (Prop_lut4_I1_O)        0.097     7.308 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.337     7.645    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X121Y230       LUT2 (Prop_lut2_I0_O)        0.097     7.742 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.361     8.103    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X120Y234       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      4.158     4.158 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.158 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.230    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.302 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.300     6.602    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.667 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.337     8.005    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     8.077 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          1.325     9.402    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X120Y234       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.310     9.712    
                         clock uncertainty           -0.056     9.656    
    SLICE_X120Y234       FDRE (Setup_fdre_C_CE)      -0.119     9.537    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.672     2.423    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X119Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y230       FDRE (Prop_fdre_C_Q)         0.141     2.564 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.619    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X119Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.946     3.061    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X119Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.423    
    SLICE_X119Y230       FDRE (Hold_fdre_C_D)         0.075     2.498    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X119Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y228       FDRE (Prop_fdre_C_Q)         0.141     2.562 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.617    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X119Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.944     3.059    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X119Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.421    
    SLICE_X119Y228       FDRE (Hold_fdre_C_D)         0.075     2.496    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.678     2.429    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X114Y211       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y211       FDRE (Prop_fdre_C_Q)         0.141     2.570 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.063     2.633    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X114Y211       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.953     3.068    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X114Y211       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.429    
    SLICE_X114Y211       FDRE (Hold_fdre_C_D)         0.075     2.504    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.668%)  route 0.112ns (44.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X119Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y228       FDRE (Prop_fdre_C_Q)         0.141     2.562 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.112     2.674    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s2
    SLICE_X120Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.944     3.059    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X120Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.602     2.457    
    SLICE_X120Y228       FDRE (Hold_fdre_C_D)         0.059     2.516    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.676     2.427    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X116Y213       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y213       FDRE (Prop_fdre_C_Q)         0.164     2.591 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.646    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X116Y213       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.951     3.066    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X116Y213       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.427    
    SLICE_X116Y213       FDRE (Hold_fdre_C_D)         0.060     2.487    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.762%)  route 0.115ns (38.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.672     2.423    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X119Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y230       FDRE (Prop_fdre_C_Q)         0.141     2.564 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.115     2.679    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg_n_0
    SLICE_X121Y230       LUT4 (Prop_lut4_I2_O)        0.045     2.724 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.724    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X121Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.946     3.061    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/data_sync_reg6
    SLICE_X121Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.602     2.459    
    SLICE_X121Y230       FDRE (Hold_fdre_C_D)         0.091     2.550    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.513%)  route 0.162ns (53.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.678     2.429    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X114Y211       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y211       FDRE (Prop_fdre_C_Q)         0.141     2.570 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.162     2.732    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X115Y213       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.950     3.065    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X115Y213       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.623     2.442    
    SLICE_X115Y213       FDRE (Hold_fdre_C_D)         0.070     2.512    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.678     2.429    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X114Y211       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y211       FDRE (Prop_fdre_C_Q)         0.128     2.557 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     2.670    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync2
    SLICE_X114Y211       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.953     3.068    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X114Y211       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.639     2.429    
    SLICE_X114Y211       FDRE (Hold_fdre_C_D)         0.017     2.446    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.672     2.423    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X119Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y230       FDRE (Prop_fdre_C_Q)         0.128     2.551 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     2.664    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync2
    SLICE_X119Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.946     3.061    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X119Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.638     2.423    
    SLICE_X119Y230       FDRE (Hold_fdre_C_D)         0.017     2.440    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@2.079ns period=4.158ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.670     2.421    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X119Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y228       FDRE (Prop_fdre_C_Q)         0.128     2.549 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.113     2.662    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X119Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.558 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.115 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=66, routed)          0.944     3.059    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X119Y228       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.638     2.421    
    SLICE_X119Y228       FDRE (Hold_fdre_C_D)         0.017     2.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.158
Sources:            { felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.158       1.128      GTPE2_CHANNEL_X0Y5  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.158       1.128      GTPE2_CHANNEL_X0Y4  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.158       2.566      BUFGCTRL_X0Y5       felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.158       2.909      MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X116Y213      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X116Y213      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X116Y213      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X116Y213      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X116Y213      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.158       3.158      SLICE_X116Y213      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.158       209.202    MMCME2_ADV_X0Y2     felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X119Y228      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X119Y228      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X119Y228      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X119Y228      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X119Y228      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X119Y228      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X120Y228      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X114Y211      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X114Y211      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X114Y211      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X117Y217      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X117Y217      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X117Y217      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X117Y217      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X120Y232      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X120Y232      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X120Y232      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X120Y232      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X116Y213      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X116Y213      felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_ep/inst/clk_in1
  To Clock:  mmcm_ep/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_ep/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_ep/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_GTP
  To Clock:  clk_out1_MMCM_GTP

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.754ns (20.239%)  route 2.971ns (79.761%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 5.553 - 4.167 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.491     1.494    <hidden>
    SLICE_X12Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y220        FDRE (Prop_fdre_C_Q)         0.361     1.855 f  <hidden>
                         net (fo=2, routed)           0.733     2.589    <hidden>
    SLICE_X21Y220        LUT2 (Prop_lut2_I1_O)        0.199     2.788 r  <hidden>
                         net (fo=19, routed)          1.033     3.821    <hidden>
    SLICE_X20Y221        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.097     3.918 r  <hidden>
                         net (fo=1, routed)           0.543     4.461    <hidden>
    SLICE_X23Y221        LUT3 (Prop_lut3_I0_O)        0.097     4.558 r  <hidden>
                         net (fo=3, routed)           0.662     5.220    <hidden>
    SLICE_X21Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.384     5.553    <hidden>
    SLICE_X21Y219        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.621    
                         clock uncertainty           -0.068     5.553    
    SLICE_X21Y219        FDRE (Setup_fdre_C_R)       -0.314     5.239    <hidden>
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.102ns (28.666%)  route 2.742ns (71.334%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.383ns = ( 5.550 - 4.167 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.490     1.493    <hidden>
    SLICE_X23Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y217        FDRE (Prop_fdre_C_Q)         0.341     1.834 r  <hidden>
                         net (fo=9, routed)           1.477     3.312    <hidden>
    SLICE_X20Y219        SRL16E (Prop_srl16e_A0_Q)    0.100     3.412 r  <hidden>
                         net (fo=1, routed)           0.325     3.737    <hidden>
    SLICE_X20Y218        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.548     4.285 r  <hidden>
                         net (fo=1, routed)           0.626     4.911    <hidden>
    SLICE_X21Y219        LUT2 (Prop_lut2_I1_O)        0.113     5.024 r  <hidden>
                         net (fo=1, routed)           0.314     5.338    <hidden>
    SLICE_X21Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.381     5.550    <hidden>
    SLICE_X21Y221        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.618    
                         clock uncertainty           -0.068     5.550    
    SLICE_X21Y221        FDRE (Setup_fdre_C_D)       -0.181     5.369    <hidden>
  -------------------------------------------------------------------
                         required time                          5.369    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.086ns (25.787%)  route 3.125ns (74.213%))
  Logic Levels:           3  (CARRY4=2 SRL16E=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 5.557 - 4.167 ) 
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.416     1.419    <hidden>
    SLICE_X42Y214        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_fdre_C_Q)         0.361     1.780 r  <hidden>
                         net (fo=3, routed)           1.057     2.838    <hidden>
    SLICE_X40Y226        SRL16E (Prop_srl16e_A2_Q)    0.214     3.052 r  <hidden>
                         net (fo=1, routed)           0.549     3.601    <hidden>
    SLICE_X41Y228        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.422     4.023 r  <hidden>
                         net (fo=1, routed)           0.000     4.023    <hidden>
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.112 r  <hidden>
                         net (fo=1, routed)           1.519     5.631    <hidden>
    SLICE_X17Y215        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.388     5.557    <hidden>
    SLICE_X17Y215        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.625    
                         clock uncertainty           -0.068     5.557    
    SLICE_X17Y215        FDRE (Setup_fdre_C_D)        0.110     5.667    <hidden>
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.754ns (21.264%)  route 2.792ns (78.736%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.383ns = ( 5.550 - 4.167 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.491     1.494    <hidden>
    SLICE_X12Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y220        FDRE (Prop_fdre_C_Q)         0.361     1.855 f  <hidden>
                         net (fo=2, routed)           0.733     2.589    <hidden>
    SLICE_X21Y220        LUT2 (Prop_lut2_I1_O)        0.199     2.788 r  <hidden>
                         net (fo=19, routed)          1.033     3.821    <hidden>
    SLICE_X20Y221        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.097     3.918 r  <hidden>
                         net (fo=1, routed)           0.543     4.461    <hidden>
    SLICE_X23Y221        LUT3 (Prop_lut3_I0_O)        0.097     4.558 r  <hidden>
                         net (fo=3, routed)           0.483     5.040    <hidden>
    SLICE_X21Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.381     5.550    <hidden>
    SLICE_X21Y221        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.618    
                         clock uncertainty           -0.068     5.550    
    SLICE_X21Y221        FDRE (Setup_fdre_C_R)       -0.314     5.236    <hidden>
  -------------------------------------------------------------------
                         required time                          5.236    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.184ns (30.438%)  route 2.706ns (69.562%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 5.551 - 4.167 ) 
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.484     1.487    <hidden>
    SLICE_X28Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y218        FDRE (Prop_fdre_C_Q)         0.313     1.800 r  <hidden>
                         net (fo=5, routed)           1.119     2.919    <hidden>
    SLICE_X44Y219        SRL16E (Prop_srl16e_A2_Q)    0.226     3.145 r  <hidden>
                         net (fo=1, routed)           0.436     3.581    <hidden>
    SLICE_X42Y219        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.548     4.129 r  <hidden>
                         net (fo=1, routed)           1.151     5.280    <hidden>
    SLICE_X23Y220        LUT2 (Prop_lut2_I0_O)        0.097     5.377 r  <hidden>
                         net (fo=1, routed)           0.000     5.377    <hidden>
    SLICE_X23Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.382     5.551    <hidden>
    SLICE_X23Y220        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.619    
                         clock uncertainty           -0.068     5.551    
    SLICE_X23Y220        FDRE (Setup_fdre_C_D)        0.030     5.581    <hidden>
  -------------------------------------------------------------------
                         required time                          5.581    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.754ns (22.587%)  route 2.584ns (77.413%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 5.548 - 4.167 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.491     1.494    <hidden>
    SLICE_X12Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y220        FDRE (Prop_fdre_C_Q)         0.361     1.855 f  <hidden>
                         net (fo=2, routed)           0.733     2.589    <hidden>
    SLICE_X21Y220        LUT2 (Prop_lut2_I1_O)        0.199     2.788 r  <hidden>
                         net (fo=19, routed)          0.592     3.380    <hidden>
    SLICE_X22Y222        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.097     3.477 r  <hidden>
                         net (fo=1, routed)           0.586     4.062    <hidden>
    SLICE_X23Y221        LUT3 (Prop_lut3_I0_O)        0.097     4.159 r  <hidden>
                         net (fo=10, routed)          0.673     4.833    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.379     5.548    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.616    
                         clock uncertainty           -0.068     5.548    
    SLICE_X28Y217        FDRE (Setup_fdre_C_R)       -0.456     5.092    <hidden>
  -------------------------------------------------------------------
                         required time                          5.092    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.754ns (22.587%)  route 2.584ns (77.413%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 5.548 - 4.167 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.491     1.494    <hidden>
    SLICE_X12Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y220        FDRE (Prop_fdre_C_Q)         0.361     1.855 f  <hidden>
                         net (fo=2, routed)           0.733     2.589    <hidden>
    SLICE_X21Y220        LUT2 (Prop_lut2_I1_O)        0.199     2.788 r  <hidden>
                         net (fo=19, routed)          0.592     3.380    <hidden>
    SLICE_X22Y222        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.097     3.477 r  <hidden>
                         net (fo=1, routed)           0.586     4.062    <hidden>
    SLICE_X23Y221        LUT3 (Prop_lut3_I0_O)        0.097     4.159 r  <hidden>
                         net (fo=10, routed)          0.673     4.833    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.379     5.548    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.616    
                         clock uncertainty           -0.068     5.548    
    SLICE_X28Y217        FDRE (Setup_fdre_C_R)       -0.456     5.092    <hidden>
  -------------------------------------------------------------------
                         required time                          5.092    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.754ns (22.587%)  route 2.584ns (77.413%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 5.548 - 4.167 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.491     1.494    <hidden>
    SLICE_X12Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y220        FDRE (Prop_fdre_C_Q)         0.361     1.855 f  <hidden>
                         net (fo=2, routed)           0.733     2.589    <hidden>
    SLICE_X21Y220        LUT2 (Prop_lut2_I1_O)        0.199     2.788 r  <hidden>
                         net (fo=19, routed)          0.592     3.380    <hidden>
    SLICE_X22Y222        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.097     3.477 r  <hidden>
                         net (fo=1, routed)           0.586     4.062    <hidden>
    SLICE_X23Y221        LUT3 (Prop_lut3_I0_O)        0.097     4.159 r  <hidden>
                         net (fo=10, routed)          0.673     4.833    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.379     5.548    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.616    
                         clock uncertainty           -0.068     5.548    
    SLICE_X28Y217        FDRE (Setup_fdre_C_R)       -0.456     5.092    <hidden>
  -------------------------------------------------------------------
                         required time                          5.092    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.754ns (22.587%)  route 2.584ns (77.413%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 5.548 - 4.167 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.491     1.494    <hidden>
    SLICE_X12Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y220        FDRE (Prop_fdre_C_Q)         0.361     1.855 f  <hidden>
                         net (fo=2, routed)           0.733     2.589    <hidden>
    SLICE_X21Y220        LUT2 (Prop_lut2_I1_O)        0.199     2.788 r  <hidden>
                         net (fo=19, routed)          0.592     3.380    <hidden>
    SLICE_X22Y222        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.097     3.477 r  <hidden>
                         net (fo=1, routed)           0.586     4.062    <hidden>
    SLICE_X23Y221        LUT3 (Prop_lut3_I0_O)        0.097     4.159 r  <hidden>
                         net (fo=10, routed)          0.673     4.833    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.379     5.548    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.616    
                         clock uncertainty           -0.068     5.548    
    SLICE_X28Y217        FDRE (Setup_fdre_C_R)       -0.456     5.092    <hidden>
  -------------------------------------------------------------------
                         required time                          5.092    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@4.167ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.754ns (22.587%)  route 2.584ns (77.413%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 5.548 - 4.167 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.491     1.494    <hidden>
    SLICE_X12Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y220        FDRE (Prop_fdre_C_Q)         0.361     1.855 f  <hidden>
                         net (fo=2, routed)           0.733     2.589    <hidden>
    SLICE_X21Y220        LUT2 (Prop_lut2_I1_O)        0.199     2.788 r  <hidden>
                         net (fo=19, routed)          0.592     3.380    <hidden>
    SLICE_X22Y222        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.097     3.477 r  <hidden>
                         net (fo=1, routed)           0.586     4.062    <hidden>
    SLICE_X23Y221        LUT3 (Prop_lut3_I0_O)        0.097     4.159 r  <hidden>
                         net (fo=10, routed)          0.673     4.833    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.167 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285     5.452    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660     2.791 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305     4.097    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072     4.169 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.379     5.548    <hidden>
    SLICE_X28Y217        FDRE                                         r  <hidden>
                         clock pessimism              0.068     5.616    
                         clock uncertainty           -0.068     5.548    
    SLICE_X28Y217        FDRE (Setup_fdre_C_R)       -0.456     5.092    <hidden>
  -------------------------------------------------------------------
                         required time                          5.092    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ila_ep/inst/PROBE_PIPE.shift_probes_reg[5][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.667%)  route 0.136ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.664     0.666    ila_ep/inst/clk1x
    SLICE_X46Y218        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[5][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDRE (Prop_fdre_C_Q)         0.164     0.830 r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[5][23]/Q
                         net (fo=2, routed)           0.136     0.966    <hidden>
    SLICE_X44Y218        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.938     0.940    <hidden>
    SLICE_X44Y218        SRL16E                                       r  <hidden>
                         clock pessimism             -0.238     0.702    
    SLICE_X44Y218        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.885    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.421%)  route 0.263ns (61.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.707     0.709    <hidden>
    SLICE_X22Y212        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y212        FDRE (Prop_fdre_C_Q)         0.164     0.873 r  <hidden>
                         net (fo=1, routed)           0.263     1.136    <hidden>
    RAMB36_X1Y43         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.014     1.016    <hidden>
    RAMB36_X1Y43         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.261     0.755    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.296     1.051    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.750%)  route 0.234ns (61.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.706     0.708    <hidden>
    SLICE_X22Y213        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y213        FDRE (Prop_fdre_C_Q)         0.148     0.856 r  <hidden>
                         net (fo=1, routed)           0.234     1.090    <hidden>
    RAMB36_X1Y43         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.014     1.016    <hidden>
    RAMB36_X1Y43         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.261     0.755    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.243     0.998    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ila_ep/inst/PROBE_PIPE.shift_probes_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.411%)  route 0.169ns (54.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.661     0.663    ila_ep/inst/clk1x
    SLICE_X47Y222        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y222        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[5][15]/Q
                         net (fo=2, routed)           0.169     0.974    <hidden>
    SLICE_X44Y222        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.934     0.936    <hidden>
    SLICE_X44Y222        SRL16E                                       r  <hidden>
                         clock pessimism             -0.238     0.698    
    SLICE_X44Y222        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.881    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.712%)  route 0.271ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.707     0.709    <hidden>
    SLICE_X22Y212        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y212        FDRE (Prop_fdre_C_Q)         0.164     0.873 r  <hidden>
                         net (fo=1, routed)           0.271     1.144    <hidden>
    RAMB36_X1Y43         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.014     1.016    <hidden>
    RAMB36_X1Y43         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.261     0.755    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     1.051    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.914%)  route 0.242ns (62.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.707     0.709    <hidden>
    SLICE_X22Y212        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y212        FDRE (Prop_fdre_C_Q)         0.148     0.857 r  <hidden>
                         net (fo=1, routed)           0.242     1.099    <hidden>
    RAMB36_X1Y43         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.014     1.016    <hidden>
    RAMB36_X1Y43         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.261     0.755    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.243     0.998    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ila_ep/inst/PROBE_PIPE.shift_probes_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.659     0.661    ila_ep/inst/clk1x
    SLICE_X49Y223        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y223        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[3][6]/Q
                         net (fo=1, routed)           0.055     0.857    ila_ep/inst/PROBE_PIPE.shift_probes[3][6]
    SLICE_X49Y223        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.931     0.933    ila_ep/inst/clk1x
    SLICE_X49Y223        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[4][6]/C
                         clock pessimism             -0.272     0.661    
    SLICE_X49Y223        FDRE (Hold_fdre_C_D)         0.078     0.739    ila_ep/inst/PROBE_PIPE.shift_probes_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.661     0.663    ila_ep/inst/clk1x
    SLICE_X49Y228        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y228        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.859    ila_ep/inst/PROBE_PIPE.shift_probes[0][1]
    SLICE_X49Y228        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.934     0.936    ila_ep/inst/clk1x
    SLICE_X49Y228        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[1][1]/C
                         clock pessimism             -0.273     0.663    
    SLICE_X49Y228        FDRE (Hold_fdre_C_D)         0.075     0.738    ila_ep/inst/PROBE_PIPE.shift_probes_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ila_ep/inst/PROBE_PIPE.shift_probes_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.659     0.661    ila_ep/inst/clk1x
    SLICE_X49Y223        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y223        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[2][7]/Q
                         net (fo=1, routed)           0.055     0.857    ila_ep/inst/PROBE_PIPE.shift_probes[2][7]
    SLICE_X49Y223        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.931     0.933    ila_ep/inst/clk1x
    SLICE_X49Y223        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[3][7]/C
                         clock pessimism             -0.272     0.661    
    SLICE_X49Y223        FDRE (Hold_fdre_C_D)         0.075     0.736    ila_ep/inst/PROBE_PIPE.shift_probes_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out1_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.695     0.697    <hidden>
    SLICE_X35Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y221        FDRE (Prop_fdre_C_Q)         0.141     0.838 r  <hidden>
                         net (fo=1, routed)           0.055     0.893    <hidden>
    SLICE_X35Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.968     0.970    <hidden>
    SLICE_X35Y221        FDRE                                         r  <hidden>
                         clock pessimism             -0.273     0.697    
    SLICE_X35Y221        FDRE (Hold_fdre_C_D)         0.075     0.772    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM_GTP
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { mmcm_ep/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         4.167       2.205      RAMB18_X1Y88     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         4.167       2.205      RAMB36_X1Y43     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         4.167       2.205      RAMB36_X1Y42     <hidden>
Min Period        n/a     BUFG/I              n/a            1.592         4.167       2.574      BUFGCTRL_X0Y10   mmcm_ep/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.167       2.918      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.167       3.167      SLICE_X24Y217    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         4.167       3.167      SLICE_X24Y217    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         4.167       3.167      SLICE_X27Y213    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         4.167       3.167      SLICE_X24Y215    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         4.167       3.167      SLICE_X21Y213    <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X42Y222    <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X44Y218    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X42Y216    <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         2.083       1.313      SLICE_X42Y216    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_GTP
  To Clock:  clk_out2_MMCM_GTP

Setup :            0  Failing Endpoints,  Worst Slack        3.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 0.684ns (10.987%)  route 5.542ns (89.013%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 11.377 - 10.000 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.487     1.490    <hidden>
    SLICE_X36Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239        FDRE (Prop_fdre_C_Q)         0.393     1.883 r  <hidden>
                         net (fo=180, routed)         3.795     5.678    <hidden>
    SLICE_X9Y231         LUT4 (Prop_lut4_I1_O)        0.097     5.775 r  <hidden>
                         net (fo=1, routed)           0.708     6.483    <hidden>
    SLICE_X10Y228        LUT6 (Prop_lut6_I5_O)        0.097     6.580 f  <hidden>
                         net (fo=1, routed)           1.039     7.619    <hidden>
    SLICE_X26Y227        LUT6 (Prop_lut6_I0_O)        0.097     7.716 r  <hidden>
                         net (fo=1, routed)           0.000     7.716    <hidden>
    SLICE_X26Y227        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.375    11.377    <hidden>
    SLICE_X26Y227        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.445    
                         clock uncertainty           -0.078    11.367    
    SLICE_X26Y227        FDRE (Setup_fdre_C_D)        0.030    11.397    <hidden>
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.684ns (11.115%)  route 5.470ns (88.885%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 11.377 - 10.000 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.487     1.490    <hidden>
    SLICE_X36Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239        FDRE (Prop_fdre_C_Q)         0.393     1.883 r  <hidden>
                         net (fo=180, routed)         3.874     5.758    <hidden>
    SLICE_X11Y230        LUT6 (Prop_lut6_I4_O)        0.097     5.855 r  <hidden>
                         net (fo=1, routed)           0.746     6.601    <hidden>
    SLICE_X11Y228        LUT6 (Prop_lut6_I1_O)        0.097     6.698 f  <hidden>
                         net (fo=1, routed)           0.850     7.547    <hidden>
    SLICE_X25Y227        LUT6 (Prop_lut6_I0_O)        0.097     7.644 r  <hidden>
                         net (fo=1, routed)           0.000     7.644    <hidden>
    SLICE_X25Y227        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.375    11.377    <hidden>
    SLICE_X25Y227        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.445    
                         clock uncertainty           -0.078    11.367    
    SLICE_X25Y227        FDRE (Setup_fdre_C_D)        0.030    11.397    <hidden>
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.085ns (17.977%)  route 4.950ns (82.023%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 11.377 - 10.000 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.494     1.497    <hidden>
    SLICE_X28Y243        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y243        FDRE (Prop_fdre_C_Q)         0.341     1.838 r  <hidden>
                         net (fo=124, routed)         2.747     4.585    <hidden>
    SLICE_X28Y225        LUT2 (Prop_lut2_I1_O)        0.113     4.698 f  <hidden>
                         net (fo=10, routed)          1.445     6.143    <hidden>
    SLICE_X17Y222        LUT6 (Prop_lut6_I4_O)        0.239     6.382 f  <hidden>
                         net (fo=1, routed)           0.000     6.382    <hidden>
    SLICE_X17Y222        MUXF7 (Prop_muxf7_I0_O)      0.163     6.545 f  <hidden>
                         net (fo=1, routed)           0.759     7.304    <hidden>
    SLICE_X25Y227        LUT6 (Prop_lut6_I4_O)        0.229     7.533 r  <hidden>
                         net (fo=1, routed)           0.000     7.533    <hidden>
    SLICE_X25Y227        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.375    11.377    <hidden>
    SLICE_X25Y227        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.445    
                         clock uncertainty           -0.078    11.367    
    SLICE_X25Y227        FDRE (Setup_fdre_C_D)        0.032    11.399    <hidden>
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 0.684ns (11.531%)  route 5.248ns (88.469%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 11.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.487     1.490    <hidden>
    SLICE_X36Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239        FDRE (Prop_fdre_C_Q)         0.393     1.883 r  <hidden>
                         net (fo=180, routed)         4.104     5.988    <hidden>
    SLICE_X10Y229        LUT6 (Prop_lut6_I4_O)        0.097     6.085 r  <hidden>
                         net (fo=1, routed)           0.640     6.725    <hidden>
    SLICE_X17Y228        LUT6 (Prop_lut6_I0_O)        0.097     6.822 r  <hidden>
                         net (fo=1, routed)           0.503     7.325    <hidden>
    SLICE_X23Y227        LUT6 (Prop_lut6_I5_O)        0.097     7.422 r  <hidden>
                         net (fo=1, routed)           0.000     7.422    <hidden>
    SLICE_X23Y227        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.380    11.382    <hidden>
    SLICE_X23Y227        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.450    
                         clock uncertainty           -0.078    11.372    
    SLICE_X23Y227        FDRE (Setup_fdre_C_D)        0.030    11.402    <hidden>
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 0.979ns (16.829%)  route 4.838ns (83.171%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 11.377 - 10.000 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.487     1.490    <hidden>
    SLICE_X36Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239        FDRE (Prop_fdre_C_Q)         0.393     1.883 r  <hidden>
                         net (fo=180, routed)         3.192     5.075    <hidden>
    SLICE_X13Y223        LUT6 (Prop_lut6_I4_O)        0.097     5.172 r  <hidden>
                         net (fo=1, routed)           0.911     6.083    <hidden>
    SLICE_X25Y223        LUT6 (Prop_lut6_I5_O)        0.097     6.180 f  <hidden>
                         net (fo=1, routed)           0.000     6.180    <hidden>
    SLICE_X25Y223        MUXF7 (Prop_muxf7_I0_O)      0.163     6.343 f  <hidden>
                         net (fo=1, routed)           0.736     7.079    <hidden>
    SLICE_X25Y227        LUT6 (Prop_lut6_I2_O)        0.229     7.308 r  <hidden>
                         net (fo=1, routed)           0.000     7.308    <hidden>
    SLICE_X25Y227        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.375    11.377    <hidden>
    SLICE_X25Y227        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.445    
                         clock uncertainty           -0.078    11.367    
    SLICE_X25Y227        FDRE (Setup_fdre_C_D)        0.033    11.400    <hidden>
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 0.684ns (11.793%)  route 5.116ns (88.207%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 11.377 - 10.000 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.487     1.490    <hidden>
    SLICE_X36Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239        FDRE (Prop_fdre_C_Q)         0.393     1.883 r  <hidden>
                         net (fo=180, routed)         3.459     5.342    <hidden>
    SLICE_X11Y222        LUT5 (Prop_lut5_I3_O)        0.097     5.439 r  <hidden>
                         net (fo=1, routed)           0.693     6.132    <hidden>
    SLICE_X16Y223        LUT6 (Prop_lut6_I0_O)        0.097     6.229 f  <hidden>
                         net (fo=1, routed)           0.965     7.193    <hidden>
    SLICE_X25Y227        LUT6 (Prop_lut6_I2_O)        0.097     7.290 r  <hidden>
                         net (fo=1, routed)           0.000     7.290    <hidden>
    SLICE_X25Y227        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.375    11.377    <hidden>
    SLICE_X25Y227        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.445    
                         clock uncertainty           -0.078    11.367    
    SLICE_X25Y227        FDRE (Setup_fdre_C_D)        0.032    11.399    <hidden>
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.790ns (13.850%)  route 4.914ns (86.150%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 11.374 - 10.000 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.494     1.497    <hidden>
    SLICE_X28Y243        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y243        FDRE (Prop_fdre_C_Q)         0.341     1.838 r  <hidden>
                         net (fo=124, routed)         2.747     4.585    <hidden>
    SLICE_X28Y225        LUT2 (Prop_lut2_I1_O)        0.113     4.698 f  <hidden>
                         net (fo=10, routed)          1.347     6.045    <hidden>
    SLICE_X19Y222        LUT6 (Prop_lut6_I5_O)        0.239     6.284 r  <hidden>
                         net (fo=1, routed)           0.820     7.104    <hidden>
    SLICE_X24Y225        LUT6 (Prop_lut6_I2_O)        0.097     7.201 r  <hidden>
                         net (fo=1, routed)           0.000     7.201    <hidden>
    SLICE_X24Y225        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.372    11.374    <hidden>
    SLICE_X24Y225        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.442    
                         clock uncertainty           -0.078    11.364    
    SLICE_X24Y225        FDRE (Setup_fdre_C_D)        0.032    11.396    <hidden>
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.684ns (12.307%)  route 4.874ns (87.693%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 11.377 - 10.000 ) 
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.487     1.490    <hidden>
    SLICE_X36Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239        FDRE (Prop_fdre_C_Q)         0.393     1.883 r  <hidden>
                         net (fo=180, routed)         3.332     5.215    <hidden>
    SLICE_X10Y224        LUT5 (Prop_lut5_I3_O)        0.097     5.312 r  <hidden>
                         net (fo=1, routed)           0.705     6.018    <hidden>
    SLICE_X15Y223        LUT6 (Prop_lut6_I3_O)        0.097     6.115 f  <hidden>
                         net (fo=1, routed)           0.837     6.951    <hidden>
    SLICE_X24Y228        LUT6 (Prop_lut6_I0_O)        0.097     7.048 r  <hidden>
                         net (fo=1, routed)           0.000     7.048    <hidden>
    SLICE_X24Y228        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.375    11.377    <hidden>
    SLICE_X24Y228        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.445    
                         clock uncertainty           -0.078    11.367    
    SLICE_X24Y228        FDRE (Setup_fdre_C_D)        0.030    11.397    <hidden>
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.691ns (12.900%)  route 4.665ns (87.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 11.384 - 10.000 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.494     1.497    <hidden>
    SLICE_X28Y243        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y243        FDRE (Prop_fdre_C_Q)         0.341     1.838 r  <hidden>
                         net (fo=124, routed)         3.083     4.921    <hidden>
    SLICE_X28Y222        LUT4 (Prop_lut4_I0_O)        0.111     5.032 f  <hidden>
                         net (fo=4, routed)           0.856     5.888    <hidden>
    SLICE_X25Y225        LUT5 (Prop_lut5_I4_O)        0.239     6.127 r  <hidden>
                         net (fo=8, routed)           0.727     6.854    <hidden>
    SLICE_X17Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.382    11.384    <hidden>
    SLICE_X17Y221        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.452    
                         clock uncertainty           -0.078    11.374    
    SLICE_X17Y221        FDRE (Setup_fdre_C_CE)      -0.150    11.224    <hidden>
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.691ns (12.900%)  route 4.665ns (87.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 11.384 - 10.000 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.494     1.497    <hidden>
    SLICE_X28Y243        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y243        FDRE (Prop_fdre_C_Q)         0.341     1.838 r  <hidden>
                         net (fo=124, routed)         3.083     4.921    <hidden>
    SLICE_X28Y222        LUT4 (Prop_lut4_I0_O)        0.111     5.032 f  <hidden>
                         net (fo=4, routed)           0.856     5.888    <hidden>
    SLICE_X25Y225        LUT5 (Prop_lut5_I4_O)        0.239     6.127 r  <hidden>
                         net (fo=8, routed)           0.727     6.854    <hidden>
    SLICE_X17Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.382    11.384    <hidden>
    SLICE_X17Y221        FDRE                                         r  <hidden>
                         clock pessimism              0.068    11.452    
                         clock uncertainty           -0.078    11.374    
    SLICE_X17Y221        FDRE (Setup_fdre_C_CE)      -0.150    11.224    <hidden>
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  4.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.307%)  route 0.064ns (25.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.701     0.703    <hidden>
    SLICE_X41Y243        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y243        FDRE (Prop_fdre_C_Q)         0.141     0.844 r  <hidden>
                         net (fo=2, routed)           0.064     0.908    <hidden>
    SLICE_X40Y243        LUT6 (Prop_lut6_I1_O)        0.045     0.953 r  <hidden>
                         net (fo=1, routed)           0.000     0.953    <hidden>
    SLICE_X40Y243        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.977     0.979    <hidden>
    SLICE_X40Y243        FDRE                                         r  <hidden>
                         clock pessimism             -0.263     0.716    
    SLICE_X40Y243        FDRE (Hold_fdre_C_D)         0.121     0.837    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.711     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X9Y239         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y239         FDRE (Prop_fdre_C_Q)         0.141     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.055     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[0]
    SLICE_X9Y239         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.987     0.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X9Y239         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
                         clock pessimism             -0.276     0.713    
    SLICE_X9Y239         FDRE (Hold_fdre_C_D)         0.075     0.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.714     0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X9Y247         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y247         FDRE (Prop_fdre_C_Q)         0.141     0.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1[0]
    SLICE_X9Y247         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.990     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X9Y247         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.276     0.716    
    SLICE_X9Y247         FDRE (Hold_fdre_C_D)         0.075     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.710     0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y240        FDPE (Prop_fdpe_C_Q)         0.141     0.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X17Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.987     0.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y240        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.277     0.712    
    SLICE_X17Y240        FDPE (Hold_fdpe_C_D)         0.075     0.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.704     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X17Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y231        FDCE (Prop_fdce_C_Q)         0.141     0.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X17Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.979     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X17Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.275     0.706    
    SLICE_X17Y231        FDCE (Hold_fdce_C_D)         0.075     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.738     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X3Y235         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y235         FDRE (Prop_fdre_C_Q)         0.141     0.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.055     0.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[0]
    SLICE_X3Y235         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.015     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X3Y235         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]/C
                         clock pessimism             -0.277     0.740    
    SLICE_X3Y235         FDRE (Hold_fdre_C_D)         0.075     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.701     0.703    <hidden>
    SLICE_X13Y226        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y226        FDRE (Prop_fdre_C_Q)         0.141     0.844 r  <hidden>
                         net (fo=1, routed)           0.055     0.899    <hidden>
    SLICE_X13Y226        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.974     0.976    <hidden>
    SLICE_X13Y226        FDRE                                         r  <hidden>
                         clock pessimism             -0.273     0.703    
    SLICE_X13Y226        FDRE (Hold_fdre_C_D)         0.075     0.778    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vio_ep/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio_ep/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.702     0.704    vio_ep/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X29Y233        FDRE                                         r  vio_ep/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y233        FDRE (Prop_fdre_C_Q)         0.141     0.845 r  vio_ep/inst/PROBE_OUT_ALL_INST/Committ_1_reg/Q
                         net (fo=1, routed)           0.055     0.900    vio_ep/inst/PROBE_OUT_ALL_INST/Committ_1
    SLICE_X29Y233        FDRE                                         r  vio_ep/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.976     0.978    vio_ep/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X29Y233        FDRE                                         r  vio_ep/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                         clock pessimism             -0.274     0.704    
    SLICE_X29Y233        FDRE (Hold_fdre_C_D)         0.075     0.779    vio_ep/inst/PROBE_OUT_ALL_INST/Committ_2_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.699     0.701    <hidden>
    SLICE_X37Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDRE (Prop_fdre_C_Q)         0.141     0.842 r  <hidden>
                         net (fo=1, routed)           0.055     0.897    <hidden>
    SLICE_X37Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.973     0.975    <hidden>
    SLICE_X37Y234        FDRE                                         r  <hidden>
                         clock pessimism             -0.274     0.701    
    SLICE_X37Y234        FDRE (Hold_fdre_C_D)         0.071     0.772    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.702     0.704    <hidden>
    SLICE_X37Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y240        FDRE (Prop_fdre_C_Q)         0.141     0.845 r  <hidden>
                         net (fo=2, routed)           0.055     0.900    <hidden>
    SLICE_X37Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.978     0.980    <hidden>
    SLICE_X37Y240        FDRE                                         r  <hidden>
                         clock pessimism             -0.276     0.704    
    SLICE_X37Y240        FDRE (Hold_fdre_C_D)         0.070     0.774    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM_GTP
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_ep/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X1Y88     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y43     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y42     <hidden>
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y9    mmcm_ep/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y213    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y213    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y213    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y213    <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y214    <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X18Y238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X18Y238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X16Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X18Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X18Y237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_MMCM_GTP
  To Clock:  clk_out3_MMCM_GTP

Setup :            0  Failing Endpoints,  Worst Slack       12.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.915ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.632ns (18.111%)  route 2.858ns (81.889%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 17.980 - 16.667 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.420     1.423    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X47Y210        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDRE (Prop_fdre_C_Q)         0.341     1.764 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/Q
                         net (fo=22, routed)          1.119     2.883    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_state[3]
    SLICE_X50Y212        LUT2 (Prop_lut2_I1_O)        0.097     2.980 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=3, routed)           0.818     3.798    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X47Y213        LUT6 (Prop_lut6_I0_O)        0.097     3.895 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_3__0/O
                         net (fo=1, routed)           0.592     4.488    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]_0
    SLICE_X47Y211        LUT6 (Prop_lut6_I0_O)        0.097     4.585 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.328     4.913    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X49Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.311    17.980    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X49Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.084    18.064    
                         clock uncertainty           -0.087    17.977    
    SLICE_X49Y211        FDRE (Setup_fdre_C_CE)      -0.150    17.827    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 12.915    

Slack (MET) :             12.915ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.632ns (18.111%)  route 2.858ns (81.889%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 17.980 - 16.667 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.420     1.423    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X47Y210        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDRE (Prop_fdre_C_Q)         0.341     1.764 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/Q
                         net (fo=22, routed)          1.119     2.883    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_state[3]
    SLICE_X50Y212        LUT2 (Prop_lut2_I1_O)        0.097     2.980 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=3, routed)           0.818     3.798    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X47Y213        LUT6 (Prop_lut6_I0_O)        0.097     3.895 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_3__0/O
                         net (fo=1, routed)           0.592     4.488    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]_0
    SLICE_X47Y211        LUT6 (Prop_lut6_I0_O)        0.097     4.585 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.328     4.913    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X49Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.311    17.980    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X49Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.084    18.064    
                         clock uncertainty           -0.087    17.977    
    SLICE_X49Y211        FDRE (Setup_fdre_C_CE)      -0.150    17.827    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 12.915    

Slack (MET) :             12.934ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.684ns (18.592%)  route 2.995ns (81.408%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 17.983 - 16.667 ) 
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.417     1.420    felix_gtp_inst/inst/felix_gtp0_init_i/sysclk_in
    SLICE_X44Y214        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y214        FDRE (Prop_fdre_C_Q)         0.393     1.813 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/Q
                         net (fo=2, routed)           1.090     2.903    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[20]
    SLICE_X42Y210        LUT4 (Prop_lut4_I3_O)        0.097     3.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_8/O
                         net (fo=1, routed)           0.595     3.595    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_8_n_0
    SLICE_X43Y212        LUT6 (Prop_lut6_I1_O)        0.097     3.692 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.310     5.002    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X46Y206        LUT5 (Prop_lut5_I3_O)        0.097     5.099 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.099    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_1[3]
    SLICE_X46Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.314    17.983    felix_gtp_inst/inst/felix_gtp0_init_i/sysclk_in
    SLICE_X46Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[3]/C
                         clock pessimism              0.068    18.051    
                         clock uncertainty           -0.087    17.964    
    SLICE_X46Y206        FDRE (Setup_fdre_C_D)        0.069    18.033    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.033    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 12.934    

Slack (MET) :             12.960ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.778ns (22.422%)  route 2.692ns (77.578%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 18.056 - 16.667 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.496     1.499    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X24Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y204        FDRE (Prop_fdre_C_Q)         0.341     1.840 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=24, routed)          1.208     3.048    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_state[1]
    SLICE_X23Y205        LUT3 (Prop_lut3_I0_O)        0.101     3.149 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_14__0/O
                         net (fo=1, routed)           0.671     3.819    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_14__0_n_0
    SLICE_X24Y205        LUT6 (Prop_lut6_I5_O)        0.239     4.058 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7__0/O
                         net (fo=1, routed)           0.302     4.360    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]_2
    SLICE_X24Y205        LUT5 (Prop_lut5_I4_O)        0.097     4.457 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.512     4.969    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X24Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.387    18.056    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X24Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.110    18.166    
                         clock uncertainty           -0.087    18.079    
    SLICE_X24Y204        FDRE (Setup_fdre_C_CE)      -0.150    17.929    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                 12.960    

Slack (MET) :             12.960ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.778ns (22.422%)  route 2.692ns (77.578%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 18.056 - 16.667 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.496     1.499    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X24Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y204        FDRE (Prop_fdre_C_Q)         0.341     1.840 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=24, routed)          1.208     3.048    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/rx_state[1]
    SLICE_X23Y205        LUT3 (Prop_lut3_I0_O)        0.101     3.149 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_14__0/O
                         net (fo=1, routed)           0.671     3.819    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_14__0_n_0
    SLICE_X24Y205        LUT6 (Prop_lut6_I5_O)        0.239     4.058 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7__0/O
                         net (fo=1, routed)           0.302     4.360    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]_2
    SLICE_X24Y205        LUT5 (Prop_lut5_I4_O)        0.097     4.457 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.512     4.969    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X24Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.387    18.056    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X24Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.110    18.166    
                         clock uncertainty           -0.087    18.079    
    SLICE_X24Y204        FDRE (Setup_fdre_C_CE)      -0.150    17.929    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         17.929    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                 12.960    

Slack (MET) :             12.973ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.684ns (18.789%)  route 2.956ns (81.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 17.982 - 16.667 ) 
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.417     1.420    felix_gtp_inst/inst/felix_gtp0_init_i/sysclk_in
    SLICE_X44Y214        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y214        FDRE (Prop_fdre_C_Q)         0.393     1.813 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/Q
                         net (fo=2, routed)           1.090     2.903    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[20]
    SLICE_X42Y210        LUT4 (Prop_lut4_I3_O)        0.097     3.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_8/O
                         net (fo=1, routed)           0.595     3.595    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_8_n_0
    SLICE_X43Y212        LUT6 (Prop_lut6_I1_O)        0.097     3.692 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.272     4.964    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X46Y208        LUT5 (Prop_lut5_I3_O)        0.097     5.061 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     5.061    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_1[7]
    SLICE_X46Y208        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.313    17.982    felix_gtp_inst/inst/felix_gtp0_init_i/sysclk_in
    SLICE_X46Y208        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[7]/C
                         clock pessimism              0.068    18.050    
                         clock uncertainty           -0.087    17.963    
    SLICE_X46Y208        FDRE (Setup_fdre_C_D)        0.070    18.033    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.033    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                 12.973    

Slack (MET) :             13.023ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlocked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.684ns (19.050%)  route 2.907ns (80.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 17.982 - 16.667 ) 
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.417     1.420    felix_gtp_inst/inst/felix_gtp0_init_i/sysclk_in
    SLICE_X44Y214        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y214        FDRE (Prop_fdre_C_Q)         0.393     1.813 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter_reg[20]/Q
                         net (fo=2, routed)           1.090     2.903    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[20]
    SLICE_X42Y210        LUT4 (Prop_lut4_I3_O)        0.097     3.000 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_8/O
                         net (fo=1, routed)           0.595     3.595    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_8_n_0
    SLICE_X43Y212        LUT6 (Prop_lut6_I1_O)        0.097     3.692 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.222     4.914    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X46Y208        LUT5 (Prop_lut5_I4_O)        0.097     5.011 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlocked_i_1/O
                         net (fo=1, routed)           0.000     5.011    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlocked_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.313    17.982    felix_gtp_inst/inst/felix_gtp0_init_i/sysclk_in
    SLICE_X46Y208        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlocked_reg/C
                         clock pessimism              0.068    18.050    
                         clock uncertainty           -0.087    17.963    
    SLICE_X46Y208        FDRE (Setup_fdre_C_D)        0.070    18.033    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rx_cdrlocked_reg
  -------------------------------------------------------------------
                         required time                         18.033    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 13.023    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.632ns (18.653%)  route 2.756ns (81.347%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 17.981 - 16.667 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.420     1.423    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X47Y210        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDRE (Prop_fdre_C_Q)         0.341     1.764 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/Q
                         net (fo=22, routed)          1.119     2.883    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_state[3]
    SLICE_X50Y212        LUT2 (Prop_lut2_I1_O)        0.097     2.980 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=3, routed)           0.818     3.798    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X47Y213        LUT6 (Prop_lut6_I0_O)        0.097     3.895 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_3__0/O
                         net (fo=1, routed)           0.592     4.488    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]_0
    SLICE_X47Y211        LUT6 (Prop_lut6_I0_O)        0.097     4.585 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.227     4.811    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X47Y210        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.312    17.981    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X47Y210        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.109    18.090    
                         clock uncertainty           -0.087    18.003    
    SLICE_X47Y210        FDRE (Setup_fdre_C_CE)      -0.150    17.853    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.632ns (18.653%)  route 2.756ns (81.347%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 17.981 - 16.667 ) 
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.420     1.423    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X47Y210        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y210        FDRE (Prop_fdre_C_Q)         0.341     1.764 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/Q
                         net (fo=22, routed)          1.119     2.883    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/rx_state[3]
    SLICE_X50Y212        LUT2 (Prop_lut2_I1_O)        0.097     2.980 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=3, routed)           0.818     3.798    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7_n_0
    SLICE_X47Y213        LUT6 (Prop_lut6_I0_O)        0.097     3.895 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_3__0/O
                         net (fo=1, routed)           0.592     4.488    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]_0
    SLICE_X47Y211        LUT6 (Prop_lut6_I0_O)        0.097     4.585 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.227     4.811    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid_n_3
    SLICE_X47Y210        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.312    17.981    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X47Y210        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.109    18.090    
                         clock uncertainty           -0.087    18.003    
    SLICE_X47Y210        FDRE (Setup_fdre_C_CE)      -0.150    17.853    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.860ns (28.519%)  route 2.156ns (71.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 17.983 - 16.667 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.624     1.627    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/sysclk_in
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     2.382 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.980     3.362    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[0]_0
    SLICE_X63Y199        LUT3 (Prop_lut3_I2_O)        0.105     3.467 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          1.175     4.643    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y207        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.314    17.983    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X51Y207        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[8]/C
                         clock pessimism              0.084    18.067    
                         clock uncertainty           -0.087    17.980    
    SLICE_X51Y207        FDRE (Setup_fdre_C_CE)      -0.292    17.688    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.688    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                 13.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.623     0.625    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X23Y198        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y198        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.821    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync1
    SLICE_X23Y198        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.894     0.896    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X23Y198        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.272     0.625    
    SLICE_X23Y198        FDRE (Hold_fdre_C_D)         0.075     0.700    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.707     0.709    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/sysclk_in
    SLICE_X25Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y203        FDRE (Prop_fdre_C_Q)         0.141     0.850 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.905    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync1
    SLICE_X25Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.984     0.986    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/sysclk_in
    SLICE_X25Y203        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.277     0.709    
    SLICE_X25Y203        FDRE (Hold_fdre_C_D)         0.075     0.784    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.705     0.707    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X33Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y204        FDRE (Prop_fdre_C_Q)         0.141     0.848 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.903    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X33Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.980     0.982    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X33Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.275     0.707    
    SLICE_X33Y204        FDRE (Hold_fdre_C_D)         0.075     0.782    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.680     0.682    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X117Y205       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y205       FDRE (Prop_fdre_C_Q)         0.141     0.823 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.878    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X117Y205       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.956     0.958    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X117Y205       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.276     0.682    
    SLICE_X117Y205       FDRE (Hold_fdre_C_D)         0.075     0.757    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X115Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.877    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync1
    SLICE_X115Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.954     0.956    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/sysclk_in
    SLICE_X115Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2/C
                         clock pessimism             -0.275     0.681    
    SLICE_X115Y208       FDRE (Hold_fdre_C_D)         0.075     0.756    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_pll0lock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X117Y209       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y209       FDRE (Prop_fdre_C_Q)         0.141     0.822 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.877    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X117Y209       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.955     0.957    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X117Y209       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.276     0.681    
    SLICE_X117Y209       FDRE (Hold_fdre_C_D)         0.075     0.756    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.670     0.672    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X51Y209        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y209        FDRE (Prop_fdre_C_Q)         0.141     0.813 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.868    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X51Y209        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.945     0.947    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X51Y209        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.275     0.672    
    SLICE_X51Y209        FDRE (Hold_fdre_C_D)         0.075     0.747    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.670     0.672    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X47Y208        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y208        FDRE (Prop_fdre_C_Q)         0.141     0.813 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.868    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X47Y208        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.945     0.947    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X47Y208        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.275     0.672    
    SLICE_X47Y208        FDRE (Hold_fdre_C_D)         0.075     0.747    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.671     0.673    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X49Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y206        FDRE (Prop_fdre_C_Q)         0.141     0.814 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.869    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync1
    SLICE_X49Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.946     0.948    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/sysclk_in
    SLICE_X49Y206        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.275     0.673    
    SLICE_X49Y206        FDRE (Hold_fdre_C_D)         0.075     0.748    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.672     0.674    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X117Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y230       FDRE (Prop_fdre_C_Q)         0.141     0.815 r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     0.870    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X117Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.946     0.948    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X117Y230       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.274     0.674    
    SLICE_X117Y230       FDRE (Hold_fdre_C_D)         0.075     0.749    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_MMCM_GTP
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { mmcm_ep/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         16.667      10.953     GTPE2_CHANNEL_X0Y5  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         16.667      10.953     GTPE2_CHANNEL_X0Y4  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         16.667      15.074     BUFGCTRL_X0Y4       mmcm_ep/inst/clkout3_buf/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         16.667      15.152     GTPE2_COMMON_X0Y1   felix_gtp_inst/inst/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT2           n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2     mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C                       n/a            1.000         16.667      15.667     SLICE_X58Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
Min Period        n/a     FDCE/C                       n/a            1.000         16.667      15.667     SLICE_X64Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDPE/C                       n/a            1.000         16.667      15.667     SLICE_X60Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C                       n/a            1.000         16.667      15.667     SLICE_X64Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C                       n/a            1.000         16.667      15.667     SLICE_X64Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2           n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2     mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X44Y200       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X44Y200       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X44Y200       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X44Y200       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X44Y200       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X44Y200       felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X117Y233      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X117Y233      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X117Y233      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X116Y233      felix_gtp_inst/inst/felix_gtp0_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         8.333       7.833      SLICE_X58Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
High Pulse Width  Slow    FDPE/C                       n/a            0.500         8.333       7.833      SLICE_X60Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         8.333       7.833      SLICE_X60Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         8.333       7.833      SLICE_X55Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_s_reg/C
High Pulse Width  Slow    FDCE/C                       n/a            0.500         8.333       7.833      SLICE_X55Y199       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X50Y203       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X50Y204       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X50Y204       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X50Y203       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         8.333       7.833      SLICE_X50Y203       felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/original_rd_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_GTP
  To Clock:  clkfbout_MMCM_GTP

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_GTP
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_ep/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y15   mmcm_ep/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mmcm_ep/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_GTP
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.064ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.804ns  (logic 0.361ns (44.905%)  route 0.443ns (55.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X20Y239        FDCE (Prop_fdce_C_Q)         0.361     0.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.443     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X14Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y239        FDCE (Setup_fdce_C_D)       -0.132     9.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.868    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  9.064    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.790ns  (logic 0.361ns (45.670%)  route 0.429ns (54.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X20Y239        FDCE (Prop_fdce_C_Q)         0.361     0.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.429     0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X14Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y239        FDCE (Setup_fdce_C_D)       -0.127     9.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.124ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.849ns  (logic 0.393ns (46.298%)  route 0.456ns (53.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X20Y239        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.456     0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X14Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y239        FDCE (Setup_fdce_C_D)       -0.027     9.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  9.124    

Slack (MET) :             9.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.835ns  (logic 0.393ns (47.048%)  route 0.442ns (52.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X20Y239        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.442     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X14Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y239        FDCE (Setup_fdce_C_D)       -0.028     9.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  9.137    

Slack (MET) :             9.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.717ns  (logic 0.393ns (54.841%)  route 0.324ns (45.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y230                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X16Y230        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.324     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X15Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y230        FDCE (Setup_fdce_C_D)       -0.067     9.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.706ns  (logic 0.393ns (55.668%)  route 0.313ns (44.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y232                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X14Y232        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.313     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X15Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y231        FDCE (Setup_fdce_C_D)       -0.067     9.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  9.227    

Slack (MET) :             9.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.708ns  (logic 0.393ns (55.525%)  route 0.315ns (44.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y230                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X16Y230        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.315     0.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X15Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y230        FDCE (Setup_fdce_C_D)       -0.065     9.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  9.227    

Slack (MET) :             9.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.654ns  (logic 0.341ns (52.143%)  route 0.313ns (47.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y231                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X17Y231        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.313     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X17Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y230        FDCE (Setup_fdce_C_D)       -0.067     9.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  9.279    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_MMCM_GTP

Setup :           33  Failing Endpoints,  Worst Slack       -6.104ns,  Total Violation     -194.690ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.104ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.364ns  (logic 0.841ns (61.659%)  route 0.523ns (38.341%))
  Logic Levels:           0  
  Clock Path Skew:        -4.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 4001.311 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[31])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[31]
                         net (fo=1, routed)           0.523  4007.095    ila_ep/inst/probe6[31]
    SLICE_X51Y214        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.309  4001.311    ila_ep/inst/clk1x
    SLICE_X51Y214        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][37]/C
                         clock pessimism              0.000  4001.311    
                         clock uncertainty           -0.256  4001.055    
    SLICE_X51Y214        FDRE (Setup_fdre_C_D)       -0.064  4000.991    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][37]
  -------------------------------------------------------------------
                         required time                       4000.991    
                         arrival time                       -4007.095    
  -------------------------------------------------------------------
                         slack                                 -6.104    

Slack (VIOLATED) :        -6.038ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.290ns  (logic 0.841ns (65.211%)  route 0.449ns (34.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4001.304 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[2]
                         net (fo=1, routed)           0.449  4007.021    ila_ep/inst/probe6[2]
    SLICE_X51Y221        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.302  4001.304    ila_ep/inst/clk1x
    SLICE_X51Y221        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][8]/C
                         clock pessimism              0.000  4001.304    
                         clock uncertainty           -0.256  4001.048    
    SLICE_X51Y221        FDRE (Setup_fdre_C_D)       -0.065  4000.983    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][8]
  -------------------------------------------------------------------
                         required time                       4000.983    
                         arrival time                       -4007.020    
  -------------------------------------------------------------------
                         slack                                 -6.038    

Slack (VIOLATED) :        -6.035ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.290ns  (logic 0.841ns (65.211%)  route 0.449ns (34.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 4001.307 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[10])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[10]
                         net (fo=1, routed)           0.449  4007.021    ila_ep/inst/probe6[10]
    SLICE_X51Y219        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.305  4001.307    ila_ep/inst/clk1x
    SLICE_X51Y219        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][16]/C
                         clock pessimism              0.000  4001.307    
                         clock uncertainty           -0.256  4001.051    
    SLICE_X51Y219        FDRE (Setup_fdre_C_D)       -0.065  4000.986    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][16]
  -------------------------------------------------------------------
                         required time                       4000.986    
                         arrival time                       -4007.020    
  -------------------------------------------------------------------
                         slack                                 -6.035    

Slack (VIOLATED) :        -6.011ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.263ns  (logic 0.841ns (66.591%)  route 0.422ns (33.409%))
  Logic Levels:           0  
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 4001.306 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[4])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[4]
                         net (fo=1, routed)           0.422  4006.994    ila_ep/inst/probe6[4]
    SLICE_X51Y220        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.304  4001.306    ila_ep/inst/clk1x
    SLICE_X51Y220        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][10]/C
                         clock pessimism              0.000  4001.306    
                         clock uncertainty           -0.256  4001.050    
    SLICE_X51Y220        FDRE (Setup_fdre_C_D)       -0.067  4000.983    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][10]
  -------------------------------------------------------------------
                         required time                       4000.983    
                         arrival time                       -4006.994    
  -------------------------------------------------------------------
                         slack                                 -6.011    

Slack (VIOLATED) :        -6.007ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.266ns  (logic 0.841ns (66.433%)  route 0.425ns (33.567%))
  Logic Levels:           0  
  Clock Path Skew:        -4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4001.310 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[27])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[27]
                         net (fo=1, routed)           0.425  4006.997    ila_ep/inst/probe6[27]
    SLICE_X51Y215        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.308  4001.310    ila_ep/inst/clk1x
    SLICE_X51Y215        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][33]/C
                         clock pessimism              0.000  4001.310    
                         clock uncertainty           -0.256  4001.054    
    SLICE_X51Y215        FDRE (Setup_fdre_C_D)       -0.064  4000.990    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][33]
  -------------------------------------------------------------------
                         required time                       4000.990    
                         arrival time                       -4006.997    
  -------------------------------------------------------------------
                         slack                                 -6.007    

Slack (VIOLATED) :        -5.998ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.257ns  (logic 0.841ns (66.928%)  route 0.416ns (33.072%))
  Logic Levels:           0  
  Clock Path Skew:        -4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4001.310 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[17])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[17]
                         net (fo=1, routed)           0.416  4006.987    ila_ep/inst/probe6[17]
    SLICE_X51Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.308  4001.310    ila_ep/inst/clk1x
    SLICE_X51Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][23]/C
                         clock pessimism              0.000  4001.310    
                         clock uncertainty           -0.256  4001.054    
    SLICE_X51Y216        FDRE (Setup_fdre_C_D)       -0.065  4000.989    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][23]
  -------------------------------------------------------------------
                         required time                       4000.989    
                         arrival time                       -4006.988    
  -------------------------------------------------------------------
                         slack                                 -5.998    

Slack (VIOLATED) :        -5.998ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.297ns  (logic 0.841ns (64.837%)  route 0.456ns (35.163%))
  Logic Levels:           0  
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4001.304 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[0])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[0]
                         net (fo=1, routed)           0.456  4007.028    ila_ep/inst/probe6[0]
    SLICE_X50Y221        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.302  4001.304    ila_ep/inst/clk1x
    SLICE_X50Y221        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][6]/C
                         clock pessimism              0.000  4001.304    
                         clock uncertainty           -0.256  4001.048    
    SLICE_X50Y221        FDRE (Setup_fdre_C_D)       -0.018  4001.030    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][6]
  -------------------------------------------------------------------
                         required time                       4001.030    
                         arrival time                       -4007.028    
  -------------------------------------------------------------------
                         slack                                 -5.998    

Slack (VIOLATED) :        -5.998ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.257ns  (logic 0.841ns (66.909%)  route 0.416ns (33.091%))
  Logic Levels:           0  
  Clock Path Skew:        -4.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 4001.311 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[30])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[30]
                         net (fo=1, routed)           0.416  4006.988    ila_ep/inst/probe6[30]
    SLICE_X51Y214        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.309  4001.311    ila_ep/inst/clk1x
    SLICE_X51Y214        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][36]/C
                         clock pessimism              0.000  4001.311    
                         clock uncertainty           -0.256  4001.055    
    SLICE_X51Y214        FDRE (Setup_fdre_C_D)       -0.065  4000.990    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][36]
  -------------------------------------------------------------------
                         required time                       4000.990    
                         arrival time                       -4006.988    
  -------------------------------------------------------------------
                         slack                                 -5.998    

Slack (VIOLATED) :        -5.993ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.295ns  (logic 0.841ns (64.951%)  route 0.454ns (35.049%))
  Logic Levels:           0  
  Clock Path Skew:        -4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4001.310 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[25])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[25]
                         net (fo=1, routed)           0.454  4007.026    ila_ep/inst/probe6[25]
    SLICE_X50Y215        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.308  4001.310    ila_ep/inst/clk1x
    SLICE_X50Y215        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][31]/C
                         clock pessimism              0.000  4001.310    
                         clock uncertainty           -0.256  4001.054    
    SLICE_X50Y215        FDRE (Setup_fdre_C_D)       -0.021  4001.033    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][31]
  -------------------------------------------------------------------
                         required time                       4001.033    
                         arrival time                       -4007.026    
  -------------------------------------------------------------------
                         slack                                 -5.993    

Slack (VIOLATED) :        -5.910ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0 rise@3999.996ns)
  Data Path Delay:        1.194ns  (logic 0.841ns (70.424%)  route 0.353ns (29.576%))
  Logic Levels:           0  
  Clock Path Skew:        -4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 4001.310 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 4005.731 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge) 3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.373  4002.570    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.639 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.043    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076  4004.119 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           1.612  4005.731    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[18])
                                                      0.841  4006.572 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[18]
                         net (fo=1, routed)           0.353  4006.925    ila_ep/inst/probe6[18]
    SLICE_X50Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.308  4001.310    ila_ep/inst/clk1x
    SLICE_X50Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][24]/C
                         clock pessimism              0.000  4001.310    
                         clock uncertainty           -0.256  4001.054    
    SLICE_X50Y216        FDRE (Setup_fdre_C_D)       -0.039  4001.015    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][24]
  -------------------------------------------------------------------
                         required time                       4001.015    
                         arrival time                       -4006.925    
  -------------------------------------------------------------------
                         slack                                 -5.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.026ns (1.790%)  route 1.426ns (98.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.881     2.626    ila_ep/inst/probe5[0]
    SLICE_X47Y229        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.935     0.937    ila_ep/inst/clk1x
    SLICE_X47Y229        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][5]/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.256     1.193    
    SLICE_X47Y229        FDRE (Hold_fdre_C_D)         0.061     1.254    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.472ns (75.477%)  route 0.153ns (24.523%))
  Logic Levels:           0  
  Clock Path Skew:        -1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[28])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[28]
                         net (fo=1, routed)           0.153     3.235    ila_ep/inst/probe6[28]
    SLICE_X51Y214        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.941     0.943    ila_ep/inst/clk1x
    SLICE_X51Y214        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][34]/C
                         clock pessimism              0.000     0.943    
                         clock uncertainty            0.256     1.199    
    SLICE_X51Y214        FDRE (Hold_fdre_C_D)         0.078     1.277    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][34]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.959ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.472ns (75.598%)  route 0.152ns (24.402%))
  Logic Levels:           0  
  Clock Path Skew:        -1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[29])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[29]
                         net (fo=1, routed)           0.152     3.234    ila_ep/inst/probe6[29]
    SLICE_X51Y214        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.941     0.943    ila_ep/inst/clk1x
    SLICE_X51Y214        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][35]/C
                         clock pessimism              0.000     0.943    
                         clock uncertainty            0.256     1.199    
    SLICE_X51Y214        FDRE (Hold_fdre_C_D)         0.076     1.275    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][35]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.472ns (75.477%)  route 0.153ns (24.523%))
  Logic Levels:           0  
  Clock Path Skew:        -1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[20])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[20]
                         net (fo=1, routed)           0.153     3.235    ila_ep/inst/probe6[20]
    SLICE_X51Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.939     0.941    ila_ep/inst/clk1x
    SLICE_X51Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][26]/C
                         clock pessimism              0.000     0.941    
                         clock uncertainty            0.256     1.197    
    SLICE_X51Y216        FDRE (Hold_fdre_C_D)         0.078     1.275    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.961ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.472ns (75.598%)  route 0.152ns (24.402%))
  Logic Levels:           0  
  Clock Path Skew:        -1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[21])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[21]
                         net (fo=1, routed)           0.152     3.234    ila_ep/inst/probe6[21]
    SLICE_X50Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.939     0.941    ila_ep/inst/clk1x
    SLICE_X50Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][27]/C
                         clock pessimism              0.000     0.941    
                         clock uncertainty            0.256     1.197    
    SLICE_X50Y216        FDRE (Hold_fdre_C_D)         0.076     1.273    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.472ns (75.324%)  route 0.155ns (24.676%))
  Logic Levels:           0  
  Clock Path Skew:        -1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[19])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[19]
                         net (fo=1, routed)           0.155     3.237    ila_ep/inst/probe6[19]
    SLICE_X50Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.939     0.941    ila_ep/inst/clk1x
    SLICE_X50Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][25]/C
                         clock pessimism              0.000     0.941    
                         clock uncertainty            0.256     1.197    
    SLICE_X50Y216        FDRE (Hold_fdre_C_D)         0.078     1.275    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.472ns (75.204%)  route 0.156ns (24.796%))
  Logic Levels:           0  
  Clock Path Skew:        -1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[24])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[24]
                         net (fo=1, routed)           0.156     3.238    ila_ep/inst/probe6[24]
    SLICE_X50Y215        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.940     0.942    ila_ep/inst/clk1x
    SLICE_X50Y215        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][30]/C
                         clock pessimism              0.000     0.942    
                         clock uncertainty            0.256     1.198    
    SLICE_X50Y215        FDRE (Hold_fdre_C_D)         0.078     1.276    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.472ns (75.477%)  route 0.153ns (24.523%))
  Logic Levels:           0  
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[12])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[12]
                         net (fo=1, routed)           0.153     3.235    ila_ep/inst/probe6[12]
    SLICE_X51Y218        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.937     0.939    ila_ep/inst/clk1x
    SLICE_X51Y218        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][18]/C
                         clock pessimism              0.000     0.939    
                         clock uncertainty            0.256     1.195    
    SLICE_X51Y218        FDRE (Hold_fdre_C_D)         0.078     1.273    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.472ns (75.477%)  route 0.153ns (24.523%))
  Logic Levels:           0  
  Clock Path Skew:        -1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[22])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[22]
                         net (fo=1, routed)           0.153     3.235    ila_ep/inst/probe6[22]
    SLICE_X51Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.939     0.941    ila_ep/inst/clk1x
    SLICE_X51Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][28]/C
                         clock pessimism              0.000     0.941    
                         clock uncertainty            0.256     1.197    
    SLICE_X51Y216        FDRE (Hold_fdre_C_D)         0.076     1.273    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.472ns (75.598%)  route 0.152ns (24.402%))
  Logic Levels:           0  
  Clock Path Skew:        -1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/RXOUTCLK
                         net (fo=2, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.745 r  felix_gtp_inst/inst/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=3, routed)           0.865     2.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gt1_rxusrclk2_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[23])
                                                      0.472     3.082 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtpe2_i/RXDATA[23]
                         net (fo=1, routed)           0.152     3.234    ila_ep/inst/probe6[23]
    SLICE_X51Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.939     0.941    ila_ep/inst/clk1x
    SLICE_X51Y216        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][29]/C
                         clock pessimism              0.000     0.941    
                         clock uncertainty            0.256     1.197    
    SLICE_X51Y216        FDRE (Hold_fdre_C_D)         0.075     1.272    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  1.962    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_MMCM_GTP

Setup :           35  Failing Endpoints,  Worst Slack       -6.491ns,  Total Violation     -216.705ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.491ns  (required time - arrival time)
  Source:                 FullMode_box_single/FMSC_dtd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        2.022ns  (logic 0.535ns (26.458%)  route 1.487ns (73.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 4001.148 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X61Y181        FDRE                                         r  FullMode_box_single/FMSC_dtd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 f  FullMode_box_single/FMSC_dtd_reg[1]/Q
                         net (fo=15, routed)          0.644  4006.376    FullMode_box_single/FMSC_dtd[1]
    SLICE_X59Y181        LUT5 (Prop_lut5_I4_O)        0.097  4006.473 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1_replica/O
                         net (fo=19, routed)          0.843  4007.316    FullMode_box_single/FMSC_stream_controller_ign_repN_9
    SLICE_X54Y178        LUT6 (Prop_lut6_I2_O)        0.097  4007.413 r  FullMode_box_single/data_to_GTP[18]_INST_0_comp/O
                         net (fo=3, routed)           0.000  4007.413    ila_ep/inst/probe7[18]
    SLICE_X54Y178        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.146  4001.148    ila_ep/inst/clk1x
    SLICE_X54Y178        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][56]/C
                         clock pessimism              0.000  4001.148    
                         clock uncertainty           -0.256  4000.892    
    SLICE_X54Y178        FDRE (Setup_fdre_C_D)        0.030  4000.922    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][56]
  -------------------------------------------------------------------
                         required time                       4000.922    
                         arrival time                       -4007.413    
  -------------------------------------------------------------------
                         slack                                 -6.491    

Slack (VIOLATED) :        -6.481ns  (required time - arrival time)
  Source:                 FullMode_box_single/FSM_sequential_fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        2.020ns  (logic 0.535ns (26.482%)  route 1.485ns (73.518%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 4001.154 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X59Y181        FDRE                                         r  FullMode_box_single/FSM_sequential_fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 f  FullMode_box_single/FSM_sequential_fsm_state_reg[1]/Q
                         net (fo=28, routed)          0.812  4006.545    FullMode_box_single/fsm_state[1]
    SLICE_X59Y182        LUT5 (Prop_lut5_I1_O)        0.097  4006.642 r  FullMode_box_single/data_to_GTP[31]_INST_0_i_1_replica_2/O
                         net (fo=4, routed)           0.673  4007.314    FullMode_box_single/FMSC_stream_controller_ign_repN_11
    SLICE_X55Y184        LUT6 (Prop_lut6_I4_O)        0.097  4007.411 r  FullMode_box_single/data_to_GTP[3]_INST_0_comp_1/O
                         net (fo=3, routed)           0.000  4007.411    ila_ep/inst/probe7[3]
    SLICE_X55Y184        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.152  4001.154    ila_ep/inst/clk1x
    SLICE_X55Y184        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][41]/C
                         clock pessimism              0.000  4001.154    
                         clock uncertainty           -0.256  4000.898    
    SLICE_X55Y184        FDRE (Setup_fdre_C_D)        0.033  4000.931    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][41]
  -------------------------------------------------------------------
                         required time                       4000.931    
                         arrival time                       -4007.411    
  -------------------------------------------------------------------
                         slack                                 -6.481    

Slack (VIOLATED) :        -6.478ns  (required time - arrival time)
  Source:                 FullMode_box_single/FMSC_dtd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        2.018ns  (logic 0.535ns (26.517%)  route 1.483ns (73.483%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 4001.154 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X61Y181        FDRE                                         r  FullMode_box_single/FMSC_dtd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 f  FullMode_box_single/FMSC_dtd_reg[1]/Q
                         net (fo=15, routed)          1.040  4006.773    FullMode_box_single/FMSC_dtd[1]
    SLICE_X58Y182        LUT5 (Prop_lut5_I4_O)        0.097  4006.870 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1/O
                         net (fo=4, routed)           0.442  4007.312    FullMode_box_single/FMSC_stream_controller_ign
    SLICE_X57Y183        LUT5 (Prop_lut5_I1_O)        0.097  4007.409 r  FullMode_box_single/data_to_GTP[11]_INST_0/O
                         net (fo=3, routed)           0.000  4007.409    ila_ep/inst/probe7[11]
    SLICE_X57Y183        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.152  4001.154    ila_ep/inst/clk1x
    SLICE_X57Y183        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][49]/C
                         clock pessimism              0.000  4001.154    
                         clock uncertainty           -0.256  4000.898    
    SLICE_X57Y183        FDRE (Setup_fdre_C_D)        0.033  4000.931    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][49]
  -------------------------------------------------------------------
                         required time                       4000.931    
                         arrival time                       -4007.409    
  -------------------------------------------------------------------
                         slack                                 -6.478    

Slack (VIOLATED) :        -6.474ns  (required time - arrival time)
  Source:                 FullMode_box_single/FMSC_dtd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        2.013ns  (logic 0.535ns (26.583%)  route 1.478ns (73.417%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 4001.154 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X61Y181        FDRE                                         r  FullMode_box_single/FMSC_dtd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 f  FullMode_box_single/FMSC_dtd_reg[1]/Q
                         net (fo=15, routed)          1.040  4006.773    FullMode_box_single/FMSC_dtd[1]
    SLICE_X58Y182        LUT5 (Prop_lut5_I4_O)        0.097  4006.870 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1/O
                         net (fo=4, routed)           0.437  4007.307    FullMode_box_single/FMSC_stream_controller_ign
    SLICE_X57Y183        LUT6 (Prop_lut6_I5_O)        0.097  4007.404 r  FullMode_box_single/data_to_GTP[13]_INST_0_comp/O
                         net (fo=3, routed)           0.000  4007.404    ila_ep/inst/probe7[13]
    SLICE_X57Y183        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.152  4001.154    ila_ep/inst/clk1x
    SLICE_X57Y183        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][51]/C
                         clock pessimism              0.000  4001.154    
                         clock uncertainty           -0.256  4000.898    
    SLICE_X57Y183        FDRE (Setup_fdre_C_D)        0.032  4000.930    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][51]
  -------------------------------------------------------------------
                         required time                       4000.930    
                         arrival time                       -4007.404    
  -------------------------------------------------------------------
                         slack                                 -6.474    

Slack (VIOLATED) :        -6.435ns  (required time - arrival time)
  Source:                 FullMode_box_single/FSM_sequential_fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        1.971ns  (logic 0.535ns (27.150%)  route 1.436ns (72.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 4001.153 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X59Y181        FDRE                                         r  FullMode_box_single/FSM_sequential_fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 r  FullMode_box_single/FSM_sequential_fsm_state_reg[1]/Q
                         net (fo=28, routed)          0.812  4006.545    FullMode_box_single/fsm_state[1]
    SLICE_X59Y182        LUT5 (Prop_lut5_I1_O)        0.097  4006.642 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1_replica_2/O
                         net (fo=4, routed)           0.623  4007.265    FullMode_box_single/FMSC_stream_controller_ign_repN_11
    SLICE_X55Y182        LUT6 (Prop_lut6_I4_O)        0.097  4007.362 r  FullMode_box_single/data_to_GTP[25]_INST_0_comp/O
                         net (fo=3, routed)           0.000  4007.362    ila_ep/inst/probe7[25]
    SLICE_X55Y182        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.151  4001.153    ila_ep/inst/clk1x
    SLICE_X55Y182        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][63]/C
                         clock pessimism              0.000  4001.153    
                         clock uncertainty           -0.256  4000.897    
    SLICE_X55Y182        FDRE (Setup_fdre_C_D)        0.030  4000.927    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][63]
  -------------------------------------------------------------------
                         required time                       4000.927    
                         arrival time                       -4007.362    
  -------------------------------------------------------------------
                         slack                                 -6.435    

Slack (VIOLATED) :        -6.434ns  (required time - arrival time)
  Source:                 FullMode_box_single/FSM_sequential_fsm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        1.972ns  (logic 0.535ns (27.136%)  route 1.437ns (72.864%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 4001.153 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X59Y181        FDRE                                         r  FullMode_box_single/FSM_sequential_fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 r  FullMode_box_single/FSM_sequential_fsm_state_reg[1]/Q
                         net (fo=28, routed)          0.812  4006.545    FullMode_box_single/fsm_state[1]
    SLICE_X59Y182        LUT5 (Prop_lut5_I1_O)        0.097  4006.642 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1_replica_2/O
                         net (fo=4, routed)           0.624  4007.266    FullMode_box_single/FMSC_stream_controller_ign_repN_11
    SLICE_X55Y182        LUT6 (Prop_lut6_I4_O)        0.097  4007.363 r  FullMode_box_single/data_to_GTP[22]_INST_0_comp/O
                         net (fo=3, routed)           0.000  4007.363    ila_ep/inst/probe7[22]
    SLICE_X55Y182        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.151  4001.153    ila_ep/inst/clk1x
    SLICE_X55Y182        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][60]/C
                         clock pessimism              0.000  4001.153    
                         clock uncertainty           -0.256  4000.897    
    SLICE_X55Y182        FDRE (Setup_fdre_C_D)        0.032  4000.929    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][60]
  -------------------------------------------------------------------
                         required time                       4000.929    
                         arrival time                       -4007.363    
  -------------------------------------------------------------------
                         slack                                 -6.434    

Slack (VIOLATED) :        -6.400ns  (required time - arrival time)
  Source:                 FullMode_box_single/FMSC_dtd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        1.937ns  (logic 0.535ns (27.622%)  route 1.402ns (72.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 4001.152 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X61Y181        FDRE                                         r  FullMode_box_single/FMSC_dtd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 f  FullMode_box_single/FMSC_dtd_reg[1]/Q
                         net (fo=15, routed)          0.644  4006.376    FullMode_box_single/FMSC_dtd[1]
    SLICE_X59Y181        LUT5 (Prop_lut5_I4_O)        0.097  4006.473 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1_replica/O
                         net (fo=19, routed)          0.758  4007.231    FullMode_box_single/FMSC_stream_controller_ign_repN_9
    SLICE_X54Y181        LUT6 (Prop_lut6_I5_O)        0.097  4007.328 r  FullMode_box_single/data_to_GTP[5]_INST_0_comp/O
                         net (fo=3, routed)           0.000  4007.328    ila_ep/inst/probe7[5]
    SLICE_X54Y181        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.150  4001.152    ila_ep/inst/clk1x
    SLICE_X54Y181        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][43]/C
                         clock pessimism              0.000  4001.152    
                         clock uncertainty           -0.256  4000.896    
    SLICE_X54Y181        FDRE (Setup_fdre_C_D)        0.032  4000.928    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][43]
  -------------------------------------------------------------------
                         required time                       4000.928    
                         arrival time                       -4007.328    
  -------------------------------------------------------------------
                         slack                                 -6.400    

Slack (VIOLATED) :        -6.395ns  (required time - arrival time)
  Source:                 FullMode_box_single/FMSC_dtd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        1.930ns  (logic 0.535ns (27.719%)  route 1.395ns (72.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 4001.152 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X61Y181        FDRE                                         r  FullMode_box_single/FMSC_dtd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 f  FullMode_box_single/FMSC_dtd_reg[1]/Q
                         net (fo=15, routed)          0.644  4006.376    FullMode_box_single/FMSC_dtd[1]
    SLICE_X59Y181        LUT5 (Prop_lut5_I4_O)        0.097  4006.473 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1_replica/O
                         net (fo=19, routed)          0.751  4007.224    FullMode_box_single/FMSC_stream_controller_ign_repN_9
    SLICE_X54Y181        LUT6 (Prop_lut6_I5_O)        0.097  4007.321 r  FullMode_box_single/data_to_GTP[16]_INST_0_comp/O
                         net (fo=3, routed)           0.000  4007.321    ila_ep/inst/probe7[16]
    SLICE_X54Y181        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.150  4001.152    ila_ep/inst/clk1x
    SLICE_X54Y181        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][54]/C
                         clock pessimism              0.000  4001.152    
                         clock uncertainty           -0.256  4000.896    
    SLICE_X54Y181        FDRE (Setup_fdre_C_D)        0.030  4000.926    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][54]
  -------------------------------------------------------------------
                         required time                       4000.926    
                         arrival time                       -4007.322    
  -------------------------------------------------------------------
                         slack                                 -6.395    

Slack (VIOLATED) :        -6.393ns  (required time - arrival time)
  Source:                 FullMode_box_single/FMSC_dtd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        1.925ns  (logic 0.535ns (27.788%)  route 1.390ns (72.212%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 4001.148 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X61Y181        FDRE                                         r  FullMode_box_single/FMSC_dtd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 f  FullMode_box_single/FMSC_dtd_reg[1]/Q
                         net (fo=15, routed)          0.644  4006.376    FullMode_box_single/FMSC_dtd[1]
    SLICE_X59Y181        LUT5 (Prop_lut5_I4_O)        0.097  4006.473 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1_replica/O
                         net (fo=19, routed)          0.746  4007.219    FullMode_box_single/FMSC_stream_controller_ign_repN_9
    SLICE_X59Y177        LUT5 (Prop_lut5_I1_O)        0.097  4007.316 r  FullMode_box_single/data_to_GTP[26]_INST_0/O
                         net (fo=3, routed)           0.000  4007.316    ila_ep/inst/probe7[26]
    SLICE_X59Y177        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.146  4001.148    ila_ep/inst/clk1x
    SLICE_X59Y177        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][64]/C
                         clock pessimism              0.000  4001.148    
                         clock uncertainty           -0.256  4000.892    
    SLICE_X59Y177        FDRE (Setup_fdre_C_D)        0.032  4000.924    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][64]
  -------------------------------------------------------------------
                         required time                       4000.924    
                         arrival time                       -4007.316    
  -------------------------------------------------------------------
                         slack                                 -6.393    

Slack (VIOLATED) :        -6.389ns  (required time - arrival time)
  Source:                 FullMode_box_single/FMSC_dtd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_MMCM_GTP rise@4000.000ns - clkout0_1 rise@3999.996ns)
  Data Path Delay:        1.925ns  (logic 0.535ns (27.792%)  route 1.390ns (72.208%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 4001.151 - 4000.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 4005.391 - 3999.996 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                   3999.996  3999.996 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000  3999.996 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125  4001.121    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.076  4001.197 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.395  4002.592    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069  4002.661 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.404  4004.065    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076  4004.141 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        1.250  4005.391    FullMode_box_single/sys_clk
    SLICE_X61Y181        FDRE                                         r  FullMode_box_single/FMSC_dtd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y181        FDRE (Prop_fdre_C_Q)         0.341  4005.732 f  FullMode_box_single/FMSC_dtd_reg[1]/Q
                         net (fo=15, routed)          0.644  4006.376    FullMode_box_single/FMSC_dtd[1]
    SLICE_X59Y181        LUT5 (Prop_lut5_I4_O)        0.097  4006.473 f  FullMode_box_single/data_to_GTP[31]_INST_0_i_1_replica/O
                         net (fo=19, routed)          0.746  4007.219    FullMode_box_single/FMSC_stream_controller_ign_repN_9
    SLICE_X55Y180        LUT6 (Prop_lut6_I5_O)        0.097  4007.316 r  FullMode_box_single/data_to_GTP[15]_INST_0_comp/O
                         net (fo=3, routed)           0.000  4007.316    ila_ep/inst/probe7[15]
    SLICE_X55Y180        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                   4000.000  4000.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000  4000.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285  4001.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.660  3998.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305  3999.930    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.072  4000.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         1.149  4001.151    ila_ep/inst/clk1x
    SLICE_X55Y180        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][53]/C
                         clock pessimism              0.000  4001.151    
                         clock uncertainty           -0.256  4000.895    
    SLICE_X55Y180        FDRE (Setup_fdre_C_D)        0.032  4000.927    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][53]
  -------------------------------------------------------------------
                         required time                       4000.927    
                         arrival time                       -4007.316    
  -------------------------------------------------------------------
                         slack                                 -6.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                            (clock source 'clkout0_1'  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.026ns (2.008%)  route 1.269ns (97.992%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.724     2.475    ila_ep/inst/probe3[0]
    SLICE_X50Y230        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.936     0.938    ila_ep/inst/clk1x
    SLICE_X50Y230        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][3]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.256     1.194    
    SLICE_X50Y230        FDRE (Hold_fdre_C_D)         0.070     1.264    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_dd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.227ns (70.515%)  route 0.095ns (29.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.571     2.322    FullMode_box_single/sys_clk
    SLICE_X54Y176        FDRE                                         r  FullMode_box_single/FMSC_dd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_fdre_C_Q)         0.128     2.450 r  FullMode_box_single/FMSC_dd_reg[9]/Q
                         net (fo=1, routed)           0.095     2.545    FullMode_box_single/FMSC_dd[9]
    SLICE_X56Y177        LUT5 (Prop_lut5_I0_O)        0.099     2.644 r  FullMode_box_single/data_to_GTP[9]_INST_0/O
                         net (fo=3, routed)           0.000     2.644    ila_ep/inst/probe7[9]
    SLICE_X56Y177        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.840     0.842    ila_ep/inst/clk1x
    SLICE_X56Y177        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][47]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.256     1.099    
    SLICE_X56Y177        FDRE (Hold_fdre_C_D)         0.121     1.220    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][47]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_dd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.919%)  route 0.110ns (37.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.573     2.324    FullMode_box_single/sys_clk
    SLICE_X57Y177        FDRE                                         r  FullMode_box_single/FMSC_dd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y177        FDRE (Prop_fdre_C_Q)         0.141     2.465 r  FullMode_box_single/FMSC_dd_reg[26]/Q
                         net (fo=1, routed)           0.110     2.574    FullMode_box_single/FMSC_dd[26]
    SLICE_X59Y177        LUT5 (Prop_lut5_I0_O)        0.045     2.619 r  FullMode_box_single/data_to_GTP[26]_INST_0/O
                         net (fo=3, routed)           0.000     2.619    ila_ep/inst/probe7[26]
    SLICE_X59Y177        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.838     0.840    ila_ep/inst/clk1x
    SLICE_X59Y177        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][64]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.256     1.097    
    SLICE_X59Y177        FDRE (Hold_fdre_C_D)         0.092     1.189    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][64]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.502ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_dd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.698%)  route 0.212ns (53.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.575     2.326    FullMode_box_single/sys_clk
    SLICE_X58Y182        FDRE                                         r  FullMode_box_single/FMSC_dd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y182        FDRE (Prop_fdre_C_Q)         0.141     2.467 r  FullMode_box_single/FMSC_dd_reg[28]/Q
                         net (fo=1, routed)           0.212     2.679    FullMode_box_single/FMSC_dd[28]
    SLICE_X56Y179        LUT4 (Prop_lut4_I2_O)        0.045     2.724 r  FullMode_box_single/data_to_GTP[28]_INST_0/O
                         net (fo=3, routed)           0.000     2.724    ila_ep/inst/probe7[28]
    SLICE_X56Y179        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.842     0.844    ila_ep/inst/clk1x
    SLICE_X56Y179        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][66]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.256     1.101    
    SLICE_X56Y179        FDRE (Hold_fdre_C_D)         0.121     1.222    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][66]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.507ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_dd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (59.992%)  route 0.151ns (40.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.573     2.324    FullMode_box_single/sys_clk
    SLICE_X55Y178        FDRE                                         r  FullMode_box_single/FMSC_dd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y178        FDRE (Prop_fdre_C_Q)         0.128     2.452 r  FullMode_box_single/FMSC_dd_reg[1]/Q
                         net (fo=1, routed)           0.151     2.603    FullMode_box_single/FMSC_dd[1]
    SLICE_X57Y181        LUT6 (Prop_lut6_I2_O)        0.099     2.702 r  FullMode_box_single/data_to_GTP[1]_INST_0_comp/O
                         net (fo=3, routed)           0.000     2.702    ila_ep/inst/probe7[1]
    SLICE_X57Y181        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.844     0.846    ila_ep/inst/clk1x
    SLICE_X57Y181        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][39]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.256     1.103    
    SLICE_X57Y181        FDRE (Hold_fdre_C_D)         0.092     1.195    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][39]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_dd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.946%)  route 0.179ns (44.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.573     2.324    FullMode_box_single/sys_clk
    SLICE_X55Y177        FDRE                                         r  FullMode_box_single/FMSC_dd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_fdre_C_Q)         0.128     2.452 r  FullMode_box_single/FMSC_dd_reg[11]/Q
                         net (fo=1, routed)           0.179     2.630    FullMode_box_single/FMSC_dd[11]
    SLICE_X57Y183        LUT5 (Prop_lut5_I0_O)        0.099     2.729 r  FullMode_box_single/data_to_GTP[11]_INST_0/O
                         net (fo=3, routed)           0.000     2.729    ila_ep/inst/probe7[11]
    SLICE_X57Y183        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.846     0.848    ila_ep/inst/clk1x
    SLICE_X57Y183        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][49]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.256     1.105    
    SLICE_X57Y183        FDRE (Hold_fdre_C_D)         0.092     1.197    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][49]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_dd_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.038%)  route 0.218ns (53.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.573     2.324    FullMode_box_single/sys_clk
    SLICE_X57Y177        FDRE                                         r  FullMode_box_single/FMSC_dd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y177        FDRE (Prop_fdre_C_Q)         0.141     2.465 r  FullMode_box_single/FMSC_dd_reg[20]/Q
                         net (fo=1, routed)           0.218     2.683    FullMode_box_single/FMSC_dd[20]
    SLICE_X57Y181        LUT5 (Prop_lut5_I0_O)        0.045     2.728 r  FullMode_box_single/data_to_GTP[20]_INST_0/O
                         net (fo=3, routed)           0.000     2.728    ila_ep/inst/probe7[20]
    SLICE_X57Y181        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.844     0.846    ila_ep/inst/clk1x
    SLICE_X57Y181        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][58]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.256     1.103    
    SLICE_X57Y181        FDRE (Hold_fdre_C_D)         0.092     1.195    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][58]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.535ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_dd_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.909%)  route 0.219ns (54.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.574     2.325    FullMode_box_single/sys_clk
    SLICE_X58Y181        FDRE                                         r  FullMode_box_single/FMSC_dd_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y181        FDRE (Prop_fdre_C_Q)         0.141     2.466 r  FullMode_box_single/FMSC_dd_reg[30]/Q
                         net (fo=1, routed)           0.219     2.685    FullMode_box_single/FMSC_dd[30]
    SLICE_X59Y183        LUT4 (Prop_lut4_I2_O)        0.045     2.730 r  FullMode_box_single/data_to_GTP[30]_INST_0/O
                         net (fo=3, routed)           0.000     2.730    ila_ep/inst/probe7[30]
    SLICE_X59Y183        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.845     0.846    ila_ep/inst/clk1x
    SLICE_X59Y183        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][68]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.256     1.103    
    SLICE_X59Y183        FDRE (Hold_fdre_C_D)         0.092     1.195    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][68]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_stream_controller_sop_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.876%)  route 0.228ns (55.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.575     2.326    FullMode_box_single/sys_clk
    SLICE_X59Y182        FDRE                                         r  FullMode_box_single/FMSC_stream_controller_sop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y182        FDRE (Prop_fdre_C_Q)         0.141     2.467 r  FullMode_box_single/FMSC_stream_controller_sop_reg/Q
                         net (fo=8, routed)           0.228     2.695    FullMode_box_single/FMSC_stream_controller_sop
    SLICE_X58Y180        LUT6 (Prop_lut6_I2_O)        0.045     2.740 r  FullMode_box_single/k_o_INST_0/O
                         net (fo=3, routed)           0.000     2.740    ila_ep/inst/probe0[0]
    SLICE_X58Y180        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.841     0.843    ila_ep/inst/clk1x
    SLICE_X58Y180        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][0]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.256     1.100    
    SLICE_X58Y180        FDRE (Hold_fdre_C_D)         0.092     1.192    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 FullMode_box_single/FMSC_dd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.158ns period=8.316ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.838%)  route 0.259ns (58.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.142ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.518 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.751 r  felix_gtp_inst/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=1741, routed)        0.573     2.324    FullMode_box_single/sys_clk
    SLICE_X55Y177        FDRE                                         r  FullMode_box_single/FMSC_dd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y177        FDRE (Prop_fdre_C_Q)         0.141     2.465 r  FullMode_box_single/FMSC_dd_reg[10]/Q
                         net (fo=1, routed)           0.259     2.723    FullMode_box_single/FMSC_dd[10]
    SLICE_X56Y177        LUT5 (Prop_lut5_I0_O)        0.045     2.768 r  FullMode_box_single/data_to_GTP[10]_INST_0/O
                         net (fo=3, routed)           0.000     2.768    ila_ep/inst/probe7[10]
    SLICE_X56Y177        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.840     0.842    ila_ep/inst/clk1x
    SLICE_X56Y177        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][48]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.256     1.099    
    SLICE_X56Y177        FDRE (Hold_fdre_C_D)         0.121     1.220    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][48]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.548    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_GTP
  To Clock:  clk_out1_MMCM_GTP

Setup :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.537ns,  Total Violation       -0.537ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_MMCM_GTP'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.833ns  (clk_out1_MMCM_GTP rise@45.833ns - clk_out2_MMCM_GTP fall@45.000ns)
  Data Path Delay:        1.652ns  (logic 0.029ns (1.756%)  route 1.623ns (98.244%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 46.538 - 45.833 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 44.394 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP fall edge)
                                                     45.000    45.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    45.000 f  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874    45.874    mmcm_ep/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    44.394 f  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    44.973    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    45.002 f  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.044    46.046    ila_ep/inst/probe9[0]
    SLICE_X31Y213        FDRE                                         f  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                     45.833    45.833 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    45.833 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605    46.438    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    45.278 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    45.809    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    45.835 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.703    46.538    ila_ep/inst/clk1x
    SLICE_X31Y213        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][71]/C
                         clock pessimism             -0.051    46.488    
                         clock uncertainty           -0.197    46.290    
    SLICE_X31Y213        FDRE (Setup_fdre_C_D)       -0.014    46.276    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][71]
  -------------------------------------------------------------------
                         required time                         46.276    
                         arrival time                         -46.046    
  -------------------------------------------------------------------
                         slack                                  0.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.537ns  (arrival time - required time)
  Source:                 mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_MMCM_GTP'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.026ns (1.976%)  route 1.290ns (98.024%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.759     0.761    ila_ep/inst/probe9[0]
    SLICE_X31Y213        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.978     0.980    ila_ep/inst/clk1x
    SLICE_X31Y213        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][71]/C
                         clock pessimism              0.051     1.031    
                         clock uncertainty            0.197     1.228    
    SLICE_X31Y213        FDRE (Hold_fdre_C_D)         0.070     1.298    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][71]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                 -0.537    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_MMCM_GTP
  To Clock:  clk_out1_MMCM_GTP

Setup :            0  Failing Endpoints,  Worst Slack        3.554ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.546ns,  Total Violation       -0.546ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_MMCM_GTP'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.167ns  (clk_out1_MMCM_GTP rise@12.500ns - clk_out3_MMCM_GTP fall@8.333ns)
  Data Path Delay:        1.656ns  (logic 0.029ns (1.751%)  route 1.627ns (98.249%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 13.207 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 7.728 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP fall edge)
                                                      8.333     8.333 f  
    BUFGCTRL_X0Y23       BUFG                         0.000     8.333 f  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     9.207    mmcm_ep/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479     7.728 f  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579     8.306    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     8.335 f  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.048     9.384    ila_ep/inst/probe8[0]
    SLICE_X27Y210        FDRE                                         f  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    12.500 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605    13.105    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    11.945 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    12.476    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    12.502 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.705    13.207    ila_ep/inst/clk1x
    SLICE_X27Y210        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][70]/C
                         clock pessimism             -0.051    13.156    
                         clock uncertainty           -0.204    12.952    
    SLICE_X27Y210        FDRE (Setup_fdre_C_D)       -0.014    12.938    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][70]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  3.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.546ns  (arrival time - required time)
  Source:                 mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_MMCM_GTP'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_GTP  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out1_MMCM_GTP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_GTP rise@8.333ns - clk_out3_MMCM_GTP fall@8.333ns)
  Data Path Delay:        1.318ns  (logic 0.026ns (1.973%)  route 1.292ns (98.028%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 9.317 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 7.778 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.153ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP fall edge)
                                                      8.333     8.333 f  
    BUFGCTRL_X0Y23       BUFG                         0.000     8.333 f  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     8.938    mmcm_ep/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160     7.778 f  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531     8.309    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.335 f  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.761     9.097    ila_ep/inst/probe8[0]
    SLICE_X27Y210        FDRE                                         f  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_GTP rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     8.333 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     9.207    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     7.728 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     8.306    mmcm_ep/inst/clk_out1_MMCM_GTP
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     8.335 r  mmcm_ep/inst/clkout1_buf/O
                         net (fo=932, routed)         0.982     9.317    ila_ep/inst/clk1x
    SLICE_X27Y210        FDRE                                         r  ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][70]/C
                         clock pessimism              0.051     9.368    
                         clock uncertainty            0.204     9.573    
    SLICE_X27Y210        FDRE (Hold_fdre_C_D)         0.070     9.643    ila_ep/inst/PROBE_PIPE.shift_probes_reg[0][70]
  -------------------------------------------------------------------
                         required time                         -9.643    
                         arrival time                           9.097    
  -------------------------------------------------------------------
                         slack                                 -0.546    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_MMCM_GTP

Setup :            0  Failing Endpoints,  Worst Slack       31.793ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.076ns  (logic 0.361ns (33.550%)  route 0.715ns (66.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X18Y239        FDCE (Prop_fdce_C_Q)         0.361     0.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.715     1.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X20Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y242        FDCE (Setup_fdce_C_D)       -0.131    32.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.869    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                 31.793    

Slack (MET) :             32.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.955ns  (logic 0.393ns (41.150%)  route 0.562ns (58.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y238                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X14Y238        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.562     0.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X20Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y241        FDCE (Setup_fdce_C_D)       -0.028    32.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.972    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 32.017    

Slack (MET) :             32.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.864ns  (logic 0.393ns (45.474%)  route 0.471ns (54.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y238                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X14Y238        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.471     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X20Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y241        FDCE (Setup_fdce_C_D)       -0.027    32.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.973    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 32.109    

Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.856ns  (logic 0.393ns (45.895%)  route 0.463ns (54.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X18Y239        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.463     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X20Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X20Y241        FDCE (Setup_fdce_C_D)       -0.025    32.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.975    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             32.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.724ns  (logic 0.313ns (43.220%)  route 0.411ns (56.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y230                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X17Y230        FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.411     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X16Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y230        FDCE (Setup_fdce_C_D)       -0.142    32.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.858    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 32.134    

Slack (MET) :             32.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.631ns  (logic 0.341ns (54.078%)  route 0.290ns (45.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y230                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X17Y230        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.290     0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X17Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X17Y231        FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                 32.302    

Slack (MET) :             32.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.653ns  (logic 0.341ns (52.225%)  route 0.312ns (47.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y231                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X15Y231        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.312     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X16Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y231        FDCE (Setup_fdce_C_D)       -0.028    32.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.972    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                 32.319    

Slack (MET) :             32.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_MMCM_GTP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.532ns  (logic 0.313ns (58.877%)  route 0.219ns (41.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y230                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X15Y230        FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.219     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X16Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X16Y230        FDCE (Setup_fdce_C_D)       -0.140    32.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.860    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                 32.328    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_MMCM_GTP
  To Clock:  clk_out2_MMCM_GTP

Setup :            0  Failing Endpoints,  Worst Slack        6.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.393ns (14.342%)  route 2.347ns (85.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 11.395 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.347     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.393    11.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.068    11.463    
                         clock uncertainty           -0.078    11.385    
    SLICE_X16Y240        FDCE (Recov_fdce_C_CLR)     -0.227    11.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.393ns (14.342%)  route 2.347ns (85.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 11.395 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.347     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.393    11.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.068    11.463    
                         clock uncertainty           -0.078    11.385    
    SLICE_X16Y240        FDCE (Recov_fdce_C_CLR)     -0.227    11.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.393ns (14.342%)  route 2.347ns (85.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 11.395 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.347     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.393    11.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.068    11.463    
                         clock uncertainty           -0.078    11.385    
    SLICE_X16Y240        FDCE (Recov_fdce_C_CLR)     -0.227    11.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.393ns (14.342%)  route 2.347ns (85.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 11.395 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.347     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y240        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.393    11.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.068    11.463    
                         clock uncertainty           -0.078    11.385    
    SLICE_X16Y240        FDCE (Recov_fdce_C_CLR)     -0.227    11.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.393ns (14.824%)  route 2.258ns (85.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 11.396 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.258     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.394    11.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.068    11.464    
                         clock uncertainty           -0.078    11.386    
    SLICE_X18Y246        FDCE (Recov_fdce_C_CLR)     -0.257    11.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.393ns (14.824%)  route 2.258ns (85.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 11.396 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.258     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X18Y246        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.394    11.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X18Y246        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.068    11.464    
                         clock uncertainty           -0.078    11.386    
    SLICE_X18Y246        FDCE (Recov_fdce_C_CLR)     -0.227    11.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.393ns (15.497%)  route 2.143ns (84.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 11.395 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.143     4.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X17Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.393    11.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X17Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.068    11.463    
                         clock uncertainty           -0.078    11.385    
    SLICE_X17Y241        FDCE (Recov_fdce_C_CLR)     -0.293    11.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.393ns (15.497%)  route 2.143ns (84.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 11.395 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.143     4.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X16Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.393    11.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X16Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.068    11.463    
                         clock uncertainty           -0.078    11.385    
    SLICE_X16Y241        FDCE (Recov_fdce_C_CLR)     -0.227    11.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.393ns (16.081%)  route 2.051ns (83.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 11.396 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.051     3.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.394    11.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.068    11.464    
                         clock uncertainty           -0.078    11.386    
    SLICE_X19Y245        FDCE (Recov_fdce_C_CLR)     -0.293    11.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_GTP rise@10.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.393ns (16.081%)  route 2.051ns (83.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 11.396 - 10.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.499     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y236         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y236         FDRE (Prop_fdre_C_Q)         0.393     1.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.051     3.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y245        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    10.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    11.285    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.660     8.625 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     9.930    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    10.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        1.394    11.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y245        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.068    11.464    
                         clock uncertainty           -0.078    11.386    
    SLICE_X19Y245        FDCE (Recov_fdce_C_CLR)     -0.293    11.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  7.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.239%)  route 0.114ns (44.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114     0.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X14Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.981     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X14Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.260     0.723    
    SLICE_X14Y232        FDCE (Remov_fdce_C_CLR)     -0.067     0.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.239%)  route 0.114ns (44.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.114     0.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X14Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.981     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X14Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.260     0.723    
    SLICE_X14Y232        FDCE (Remov_fdce_C_CLR)     -0.067     0.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.217%)  route 0.124ns (46.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.712     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y242        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.141     0.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.124     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X12Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.988     0.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X12Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.260     0.730    
    SLICE_X12Y241        FDCE (Remov_fdce_C_CLR)     -0.067     0.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.910%)  route 0.188ns (57.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.979     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X16Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.238     0.743    
    SLICE_X16Y231        FDCE (Remov_fdce_C_CLR)     -0.067     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.910%)  route 0.188ns (57.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X16Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.979     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X16Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.238     0.743    
    SLICE_X16Y231        FDCE (Remov_fdce_C_CLR)     -0.067     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.910%)  route 0.188ns (57.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X16Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.979     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X16Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.238     0.743    
    SLICE_X16Y231        FDCE (Remov_fdce_C_CLR)     -0.067     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.910%)  route 0.188ns (57.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X16Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.979     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X16Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.238     0.743    
    SLICE_X16Y231        FDCE (Remov_fdce_C_CLR)     -0.067     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.910%)  route 0.188ns (57.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X16Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.979     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X16Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.238     0.743    
    SLICE_X16Y231        FDCE (Remov_fdce_C_CLR)     -0.067     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.910%)  route 0.188ns (57.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X17Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.979     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X17Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.238     0.743    
    SLICE_X17Y231        FDCE (Remov_fdce_C_CLR)     -0.092     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_MMCM_GTP  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_GTP rise@0.000ns - clk_out2_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.910%)  route 0.188ns (57.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.707     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y232        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDPE (Prop_fdpe_C_Q)         0.141     0.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.188     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X17Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out2_MMCM_GTP
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout2_buf/O
                         net (fo=2150, routed)        0.979     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X17Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.238     0.743    
    SLICE_X17Y231        FDCE (Remov_fdce_C_CLR)     -0.092     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_MMCM_GTP
  To Clock:  clk_out3_MMCM_GTP

Setup :            0  Failing Endpoints,  Worst Slack       11.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.341ns (7.904%)  route 3.973ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 17.975 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.973     5.752    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y218        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.306    17.975    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y218        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              0.014    17.989    
                         clock uncertainty           -0.087    17.903    
    SLICE_X49Y218        FDCE (Recov_fdce_C_CLR)     -0.293    17.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         17.610    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.341ns (7.904%)  route 3.973ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 17.975 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.973     5.752    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y218        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.306    17.975    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y218        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism              0.014    17.989    
                         clock uncertainty           -0.087    17.903    
    SLICE_X49Y218        FDCE (Recov_fdce_C_CLR)     -0.293    17.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         17.610    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.341ns (7.904%)  route 3.973ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 17.975 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.973     5.752    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y218        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.306    17.975    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y218        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              0.014    17.989    
                         clock uncertainty           -0.087    17.903    
    SLICE_X49Y218        FDCE (Recov_fdce_C_CLR)     -0.293    17.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         17.610    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.341ns (7.904%)  route 3.973ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 17.975 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.973     5.752    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y218        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.306    17.975    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y218        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              0.014    17.989    
                         clock uncertainty           -0.087    17.903    
    SLICE_X49Y218        FDCE (Recov_fdce_C_CLR)     -0.293    17.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         17.610    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.341ns (7.904%)  route 3.973ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 17.975 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.973     5.752    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y218        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.306    17.975    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y218        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism              0.014    17.989    
                         clock uncertainty           -0.087    17.903    
    SLICE_X49Y218        FDCE (Recov_fdce_C_CLR)     -0.293    17.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         17.610    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.341ns (7.904%)  route 3.973ns (92.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 17.975 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.973     5.752    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y218        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.306    17.975    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y218        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism              0.014    17.989    
                         clock uncertainty           -0.087    17.903    
    SLICE_X49Y218        FDCE (Recov_fdce_C_CLR)     -0.293    17.610    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         17.610    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.967ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.341ns (8.106%)  route 3.866ns (91.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 17.977 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.866     5.645    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y216        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.308    17.977    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y216        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.014    17.991    
                         clock uncertainty           -0.087    17.905    
    SLICE_X49Y216        FDCE (Recov_fdce_C_CLR)     -0.293    17.612    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 11.967    

Slack (MET) :             11.967ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.341ns (8.106%)  route 3.866ns (91.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 17.977 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.866     5.645    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y216        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.308    17.977    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y216        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.014    17.991    
                         clock uncertainty           -0.087    17.905    
    SLICE_X49Y216        FDCE (Recov_fdce_C_CLR)     -0.293    17.612    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 11.967    

Slack (MET) :             11.967ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.341ns (8.106%)  route 3.866ns (91.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 17.977 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.866     5.645    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y216        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.308    17.977    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y216        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.014    17.991    
                         clock uncertainty           -0.087    17.905    
    SLICE_X49Y216        FDCE (Recov_fdce_C_CLR)     -0.293    17.612    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 11.967    

Slack (MET) :             11.967ns  (required time - arrival time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (recovery check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_MMCM_GTP rise@16.667ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.341ns (8.106%)  route 3.866ns (91.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 17.977 - 16.667 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.381     1.381    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.825    -1.443 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.370    -0.073    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.435     1.438    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.341     1.779 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          3.866     5.645    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X49Y216        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.667 r  daphne/BUFG_3/O
                         net (fo=59, routed)          1.285    17.952    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.660    15.291 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.305    16.597    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    16.669 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         1.308    17.977    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X49Y216        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism              0.014    17.991    
                         clock uncertainty           -0.087    17.905    
    SLICE_X49Y216        FDCE (Recov_fdce_C_CLR)     -0.293    17.612    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         17.612    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                 11.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.232%)  route 0.259ns (64.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.669     0.671    felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/sysclk_in
    SLICE_X50Y211        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDRE (Prop_fdre_C_Q)         0.141     0.812 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=38, routed)          0.259     1.071    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/SR[0]
    SLICE_X50Y213        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.941     0.943    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X50Y213        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.259     0.684    
    SLICE_X50Y213        FDCE (Remov_fdce_C_CLR)     -0.092     0.592    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt1_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.472%)  route 0.906ns (86.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.707     0.709    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/sysclk_in
    SLICE_X27Y204        FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y204        FDRE (Prop_fdre_C_Q)         0.141     0.850 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=38, routed)          0.906     1.756    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_i
    SLICE_X58Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.853     0.854    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X58Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.005     0.849    
    SLICE_X58Y199        FDCE (Remov_fdce_C_CLR)     -0.092     0.757    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.141ns (10.730%)  route 1.173ns (89.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          1.173     1.995    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X64Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.849     0.851    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X64Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.005     0.846    
    SLICE_X64Y199        FDCE (Remov_fdce_C_CLR)     -0.067     0.779    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.141ns (10.730%)  route 1.173ns (89.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          1.173     1.995    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X64Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.849     0.851    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X64Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.005     0.846    
    SLICE_X64Y199        FDCE (Remov_fdce_C_CLR)     -0.067     0.779    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.141ns (10.730%)  route 1.173ns (89.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          1.173     1.995    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X64Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.849     0.851    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X64Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.005     0.846    
    SLICE_X64Y199        FDCE (Remov_fdce_C_CLR)     -0.067     0.779    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.141ns (10.730%)  route 1.173ns (89.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          1.173     1.995    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X64Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.849     0.851    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X64Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.005     0.846    
    SLICE_X64Y199        FDCE (Remov_fdce_C_CLR)     -0.067     0.779    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.141ns (10.730%)  route 1.173ns (89.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          1.173     1.995    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X64Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.849     0.851    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X64Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.005     0.846    
    SLICE_X64Y199        FDCE (Remov_fdce_C_CLR)     -0.067     0.779    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.141ns (10.730%)  route 1.173ns (89.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          1.173     1.995    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X64Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.849     0.851    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X64Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.005     0.846    
    SLICE_X64Y199        FDCE (Remov_fdce_C_CLR)     -0.067     0.779    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.141ns (10.730%)  route 1.173ns (89.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          1.173     1.995    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X64Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.849     0.851    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X64Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.005     0.846    
    SLICE_X64Y199        FDCE (Remov_fdce_C_CLR)     -0.067     0.779    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock clk_out3_MMCM_GTP  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_MMCM_GTP rise@0.000ns - clk_out3_MMCM_GTP rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.141ns (10.730%)  route 1.173ns (89.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.605     0.605    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.555 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.024    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.679     0.681    felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X114Y208       FDRE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y208       FDRE (Prop_fdre_C_Q)         0.141     0.822 f  felix_gtp_inst/inst/felix_gtp0_init_i/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=58, routed)          1.173     1.995    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/AR[0]
    SLICE_X64Y199        FDCE                                         f  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_MMCM_GTP rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  daphne/BUFG_3/O
                         net (fo=59, routed)          0.874     0.874    mmcm_ep/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.606 r  mmcm_ep/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.027    mmcm_ep/inst/clk_out3_MMCM_GTP
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm_ep/inst/clkout3_buf/O
                         net (fo=595, routed)         0.849     0.851    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/sysclk_in
    SLICE_X64Y199        FDCE                                         r  felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.005     0.846    
    SLICE_X64Y199        FDCE (Remov_fdce_C_CLR)     -0.067     0.779    felix_gtp_inst/inst/felix_gtp0_init_i/felix_gtp0_i/gt0_felix_gtp0_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  1.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.838ns (22.182%)  route 2.940ns (77.818%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.565     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y234         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y234         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y234         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                 28.913    

Slack (MET) :             28.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.838ns (22.182%)  route 2.940ns (77.818%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.565     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y234         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y234         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y234         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                 28.913    

Slack (MET) :             28.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.838ns (22.182%)  route 2.940ns (77.818%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.565     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y234         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y234         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y234         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                 28.913    

Slack (MET) :             28.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.838ns (22.182%)  route 2.940ns (77.818%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.565     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y234         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y234         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y234         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                 28.913    

Slack (MET) :             28.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.838ns (22.182%)  route 2.940ns (77.818%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.565     7.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y234         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y234         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y234         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                 28.913    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.838ns (22.780%)  route 2.841ns (77.220%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.466     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y233         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y233         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.838ns (22.780%)  route 2.841ns (77.220%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.466     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y233         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y233         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.838ns (22.780%)  route 2.841ns (77.220%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.466     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y233         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y233         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.838ns (22.780%)  route 2.841ns (77.220%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.466     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y233         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y233         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 29.012    

Slack (MET) :             29.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.838ns (22.780%)  route 2.841ns (77.220%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.557 - 33.000 ) 
    Source Clock Delay      (SCD):    3.915ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.342     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.076     2.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.497     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.393     4.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.614     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X12Y214        LUT6 (Prop_lut6_I3_O)        0.097     5.020 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.963     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X5Y218         LUT4 (Prop_lut4_I3_O)        0.101     6.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.798     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X5Y230         LUT1 (Prop_lut1_I0_O)        0.247     7.128 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.466     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y233         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.036    35.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.072    35.108 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.449    36.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y233         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.377    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X5Y233         FDCE (Recov_fdce_C_CLR)     -0.293    36.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.606    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 29.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.489%)  route 0.176ns (55.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.709     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y236        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y236        FDPE (Prop_fdpe_C_Q)         0.141     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.176     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X12Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.984     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.424     2.141    
    SLICE_X12Y235        FDCE (Remov_fdce_C_CLR)     -0.067     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.489%)  route 0.176ns (55.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.709     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y236        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y236        FDPE (Prop_fdpe_C_Q)         0.141     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.176     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X12Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.984     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.424     2.141    
    SLICE_X12Y235        FDCE (Remov_fdce_C_CLR)     -0.067     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.489%)  route 0.176ns (55.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.709     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y236        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y236        FDPE (Prop_fdpe_C_Q)         0.141     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.176     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X12Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.984     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.424     2.141    
    SLICE_X12Y235        FDCE (Remov_fdce_C_CLR)     -0.067     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.698%)  route 0.125ns (43.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.707     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X8Y232         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y232         FDRE (Prop_fdre_C_Q)         0.164     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.125     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y231         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.980     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y231         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.446     2.115    
    SLICE_X8Y231         FDPE (Remov_fdpe_C_PRE)     -0.071     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.698%)  route 0.125ns (43.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.707     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X8Y232         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y232         FDRE (Prop_fdre_C_Q)         0.164     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.125     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y231         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.980     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y231         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.446     2.115    
    SLICE_X8Y231         FDPE (Remov_fdpe_C_PRE)     -0.071     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.489%)  route 0.176ns (55.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.709     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y236        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y236        FDPE (Prop_fdpe_C_Q)         0.141     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.176     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X12Y235        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.984     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y235        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.424     2.141    
    SLICE_X12Y235        FDPE (Remov_fdpe_C_PRE)     -0.071     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.489%)  route 0.176ns (55.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.709     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y236        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y236        FDPE (Prop_fdpe_C_Q)         0.141     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.176     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X12Y235        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.984     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y235        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.424     2.141    
    SLICE_X12Y235        FDPE (Remov_fdpe_C_PRE)     -0.071     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.489%)  route 0.176ns (55.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.709     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y236        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y236        FDPE (Prop_fdpe_C_Q)         0.141     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.176     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X12Y235        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.984     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y235        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.424     2.141    
    SLICE_X12Y235        FDPE (Remov_fdpe_C_PRE)     -0.071     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.010%)  route 0.203ns (58.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.704     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y229         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y229         FDPE (Prop_fdpe_C_Q)         0.141     2.240 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X13Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.978     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.424     2.135    
    SLICE_X13Y229        FDCE (Remov_fdce_C_CLR)     -0.092     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.010%)  route 0.203ns (58.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.369     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.704     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y229         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y229         FDPE (Prop_fdpe_C_Q)         0.141     2.240 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X13Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.552     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.978     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.424     2.135    
    SLICE_X13Y229        FDCE (Remov_fdce_C_CLR)     -0.092     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 daphne/FDPE_14/C
                            (rising edge-triggered cell FDPE)
  Destination:            daphne/FDPE_15/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.471ns  (logic 0.341ns (72.441%)  route 0.130ns (27.559%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDPE                         0.000     0.000 r  daphne/FDPE_14/C
    SLICE_X0Y48          FDPE (Prop_fdpe_C_Q)         0.341     0.341 r  daphne/FDPE_14/Q
                         net (fo=1, routed)           0.130     0.471    daphne/xilinxasyncresetsynchronizerimpl7_rst_meta
    SLICE_X0Y48          FDPE                                         r  daphne/FDPE_15/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    SLICE_X0Y48          FDPE (Setup_fdpe_C_D)       -0.026     1.974    daphne/FDPE_15
  -------------------------------------------------------------------
                         required time                          1.974    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 daphne/FDPE_18/C
                            (rising edge-triggered cell FDPE)
  Destination:            daphne/FDPE_19/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.471ns  (logic 0.341ns (72.441%)  route 0.130ns (27.559%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDPE                         0.000     0.000 r  daphne/FDPE_18/C
    SLICE_X0Y100         FDPE (Prop_fdpe_C_Q)         0.341     0.341 r  daphne/FDPE_18/Q
                         net (fo=1, routed)           0.130     0.471    daphne/xilinxasyncresetsynchronizerimpl9_rst_meta
    SLICE_X0Y100         FDPE                                         r  daphne/FDPE_19/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    SLICE_X0Y100         FDPE (Setup_fdpe_C_D)       -0.026     1.974    daphne/FDPE_19
  -------------------------------------------------------------------
                         required time                          1.974    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 daphne/FDPE_22/C
                            (rising edge-triggered cell FDPE)
  Destination:            daphne/FDPE_23/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.471ns  (logic 0.341ns (72.441%)  route 0.130ns (27.559%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDPE                         0.000     0.000 r  daphne/FDPE_22/C
    SLICE_X0Y150         FDPE (Prop_fdpe_C_Q)         0.341     0.341 r  daphne/FDPE_22/Q
                         net (fo=1, routed)           0.130     0.471    daphne/xilinxasyncresetsynchronizerimpl11_rst_meta
    SLICE_X0Y150         FDPE                                         r  daphne/FDPE_23/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    SLICE_X0Y150         FDPE (Setup_fdpe_C_D)       -0.026     1.974    daphne/FDPE_23
  -------------------------------------------------------------------
                         required time                          1.974    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 daphne/FDPE_26/C
                            (rising edge-triggered cell FDPE)
  Destination:            daphne/FDPE_27/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.471ns  (logic 0.341ns (72.441%)  route 0.130ns (27.559%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDPE                         0.000     0.000 r  daphne/FDPE_26/C
    SLICE_X0Y198         FDPE (Prop_fdpe_C_Q)         0.341     0.341 r  daphne/FDPE_26/Q
                         net (fo=1, routed)           0.130     0.471    daphne/xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X0Y198         FDPE                                         r  daphne/FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    SLICE_X0Y198         FDPE (Setup_fdpe_C_D)       -0.026     1.974    daphne/FDPE_27
  -------------------------------------------------------------------
                         required time                          1.974    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 daphne/FDPE_30/C
                            (rising edge-triggered cell FDPE)
  Destination:            daphne/FDPE_31/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.471ns  (logic 0.341ns (72.441%)  route 0.130ns (27.559%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y248         FDPE                         0.000     0.000 r  daphne/FDPE_30/C
    SLICE_X0Y248         FDPE (Prop_fdpe_C_Q)         0.341     0.341 r  daphne/FDPE_30/Q
                         net (fo=1, routed)           0.130     0.471    daphne/xilinxasyncresetsynchronizerimpl15_rst_meta
    SLICE_X0Y248         FDPE                                         r  daphne/FDPE_31/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         clock pessimism              0.000     2.000    
    SLICE_X0Y248         FDPE (Setup_fdpe_C_D)       -0.026     1.974    daphne/FDPE_31
  -------------------------------------------------------------------
                         required time                          1.974    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  1.503    





