From cdd1bc7173787355fda648761d618b18f9e60c8b Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Wed, 24 Jul 2013 15:58:39 +0200
Subject: [PATCH 621/628] zynq: Use automatic generated DTSes

git://github.com/Xilinx/linux-xlnx.git xilinx-v14.7
commit 48d0c5615ce96e64c38dd5964bed78466e7d684d

Add the latest automatic generated DTSes which
reflect the latest device-tree BSP.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Liming Wang <liming.wang@windriver.com>
---
 arch/arm/boot/dts/zynq-zc706.dts |  569 ++++++++++++++++++++++----------------
 1 files changed, 327 insertions(+), 242 deletions(-)

diff --git a/arch/arm/boot/dts/zynq-zc706.dts b/arch/arm/boot/dts/zynq-zc706.dts
index 4f6f52e..7f87c33 100644
--- a/arch/arm/boot/dts/zynq-zc706.dts
+++ b/arch/arm/boot/dts/zynq-zc706.dts
@@ -1,151 +1,142 @@
-/dts-v1/;
+/*
+ * Device Tree Generator version: 1.1
+ *
+ * (C) Copyright 2007-2013 Xilinx, Inc.
+ * (C) Copyright 2007-2013 Michal Simek
+ * (C) Copyright 2007-2012 PetaLogix Qld Pty Ltd
+ *
+ * Michal SIMEK <monstr@monstr.eu>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ *
+ * CAUTION: This file is automatically generated by libgen.
+ * Version: Xilinx EDK 14.5 EDK_P.58f
+ *
+ */
 
+/dts-v1/;
 / {
-	model = "Xilinx Zynq ZC706";
-	compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000";
-	#address-cells = <0x1>;
-	#size-cells = <0x1>;
-	interrupt-parent = <0x1>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	compatible = "xlnx,zynq-7000";
+	model = "Xilinx Zynq";
 	aliases {
-		spi1 = &qspi0;
-	};
-	memory {
-		device_type = "memory";
-		reg = <0x00000000 0x40000000>;
-	};
+		ethernet0 = &ps7_ethernet_0;
+		i2c0 = &ps7_i2c_0;
+		serial0 = &ps7_uart_1;
+		spi0 = &ps7_qspi_0;
+	} ;
 	chosen {
 		bootargs = "console=ttyPS0,115200 root=/dev/ram rw earlyprintk";
-		linux,stdout-path = "/amba@0/uart@E0001000";
-	};
-
+		linux,stdout-path = "/amba@0/serial@e0001000";
+	} ;
+	cpus {
+		#address-cells = <1>;
+		#cpus = <0x2>;
+		#size-cells = <0>;
+		ps7_cortexa9_0: cpu@0 {
+			compatible = "arm,cortex-a9";
+			d-cache-line-size = <0x20>;
+			d-cache-size = <0x8000>;
+			device_type = "cpu";
+			i-cache-line-size = <0x20>;
+			i-cache-size = <0x8000>;
+			reg = <0x0>;
+		} ;
+		ps7_cortexa9_1: cpu@1 {
+			compatible = "arm,cortex-a9";
+			d-cache-line-size = <0x20>;
+			d-cache-size = <0x8000>;
+			device_type = "cpu";
+			i-cache-line-size = <0x20>;
+			i-cache-size = <0x8000>;
+			reg = <0x1>;
+		} ;
+	} ;
 	pmu {
 		compatible = "arm,cortex-a9-pmu";
+		interrupt-parent = <&ps7_scugic_0>;
 		interrupts = <0 5 4>, <0 6 4>;
-		interrupt-parent = <&gic>;
-	};
-
-	amba@0 {
-		compatible = "simple-bus";
-		#address-cells = <0x1>;
-		#size-cells = <0x1>;
-		ranges;
-
-		gic: intc@f8f01000 {
-			interrupt-controller;
-			compatible = "arm,cortex-a9-gic";
-			#interrupt-cells = <3>;
-			reg = <0xf8f01000 0x1000>,
-			      <0xf8f00100 0x0100>;
-		};
-
-		pl310@f8f02000 {
-			compatible = "arm,pl310-cache";
-			cache-unified;
-			cache-level = <2>;
-			reg = <0xf8f02000 0x1000>;
-			arm,data-latency = <3 2 2>;
-			arm,tag-latency = <2 2 2>;
-		};
-
+		reg = <0xf8891000 0x1000>, <0xf8893000 0x1000>;
+	} ;
+	ps7_ddr_0: memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x40000000>;
+	} ;
+	ps7_axi_interconnect_0: amba@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "xlnx,ps7-axi-interconnect-1.00.a", "simple-bus";
+		ranges ;
+		ps7_afi_0: ps7-afi@f8008000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf8008000 0x1000>;
+		} ;
+		ps7_afi_1: ps7-afi@f8009000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf8009000 0x1000>;
+		} ;
+		ps7_afi_2: ps7-afi@f800a000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf800a000 0x1000>;
+		} ;
+		ps7_afi_3: ps7-afi@f800b000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf800b000 0x1000>;
+		} ;
 		ps7_ddrc_0: ps7-ddrc@f8006000 {
 			compatible = "xlnx,ps7-ddrc-1.00.a", "xlnx,ps7-ddrc";
-			reg = < 0xf8006000 0x1000 >;
+			reg = <0xf8006000 0x1000>;
 			xlnx,has-ecc = <0x0>;
 		} ;
-
-		ps7_ocm_0: ps7-ocm@0xfffc0000 {
-			compatible = "xlnx,ps7-ocm";
-			reg = <0xfffc0000 0x40000>; /* 256k */
-		};
-
-		uart@e0001000 {
-			compatible = "xlnx,ps7-uart-1.00.a", "xlnx,xuartps";
-			clocks = <&clkc 24>, <&clkc 41>;
+		ps7_dev_cfg_0: ps7-dev-cfg@f8007000 {
+			clock-names = "ref_clk", "fclk0", "fclk1", "fclk2", "fclk3";
+			clocks = <&clkc 12>, <&clkc 15>, <&clkc 16>, <&clkc 17>, <&clkc 18>;
+			compatible = "xlnx,ps7-dev-cfg-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 8 4>;
+			reg = <0xf8007000 0x100>;
+		} ;
+		ps7_dma_s: ps7-dma@f8003000 {
+			#dma-cells = <1>;
+			#dma-channels = <8>;
+			#dma-requests = <4>;
+			arm,primecell-periphid = <0x41330>;
+			clocks = <&clkc 27>;
+			compatible = "xlnx,ps7-dma-1.00.a", "arm,primecell", "arm,pl330";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 13 4>, <0 14 4>, <0 15 4>, <0 16 4>, <0 17 4>, <0 40 4>, <0 41 4>, <0 42 4>, <0 43 4>;
+			reg = <0xf8003000 0x1000>;
+		} ;
+		ps7_ethernet_0: ps7-ethernet@e000b000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
 			clock-names = "ref_clk", "aper_clk";
-			reg = <0xe0001000 0x1000>;
-			interrupts = <0 50 4>;
-			interrupt-parent = <&gic>;
-		};
-
-		slcr: slcr@f8000000 {
-			compatible = "xlnx,zynq-slcr";
-			reg = <0xF8000000 0x1000>;
-
-			clocks {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				clkc: clkc {
-					#clock-cells = <1>;
-					compatible = "xlnx,ps7-clkc";
-					ps-clk-frequency = <33333333>;
-					clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
-							"cpu_3or2x", "cpu_2x", "cpu_1x", "ddr2x", "ddr3x",
-							"dci", "lqspi", "smc", "pcap", "gem0", "gem1",
-							"fclk0", "fclk1", "fclk2", "fclk3", "can0", "can1",
-							"sdio0", "sdio1", "uart0", "uart1", "spi0", "spi1",
-							"dma", "usb0_aper", "usb1_aper", "gem0_aper",
-							"gem1_aper", "sdio0_aper", "sdio1_aper",
-							"spi0_aper", "spi1_aper", "can0_aper", "can1_aper",
-							"i2c0_aper", "i2c1_aper", "uart0_aper", "uart1_aper",
-							"gpio_aper", "lqspi_aper", "smc_aper", "swdt",
-							"dbg_trc", "dbg_apb";
-				};
-			};
-		};
-
-		timer@0xf8001000 {
-			compatible = "xlnx,ps7-ttc-1.00.a", "cdns,ttc";
-			clocks = <&clkc 6>;
-			reg = <0xf8001000 0x1000>;
-			interrupts = <0 10 4>,<0 11 4>,<0 12 4>;
-			interrupt-parent = <&gic>;
-		};
-
-		timer@f8f00600 {
-			compatible = "arm,cortex-a9-twd-timer";
-			clocks = <&clkc 4>;
-			reg = <0xf8f00600 0x20>;
-			interrupts = <1 13 0x301>;
-			interrupt-parent = <&gic>;
-		};
-
-		swdt@f8005000 {
-			device_type = "watchdog";
-			compatible = "xlnx,ps7-wdt-1.00.a";
-			clocks = <&clkc 45>;
-			reg = <0xf8005000 0x100>;
-			reset = <0>;
-			timeout = <10>;
-		};
-
-		scuwdt@f8f00620 {
-			device_type = "watchdog";
-			compatible = "arm,mpcore_wdt";
-			clocks = <&clkc 4>;
-			reg = <0xf8f00620 0x20>;
-			clock-frequency = <333333333>;
-			reset = <1>;
-		};
-
-		eth@e000b000 {
-			compatible = "xlnx,ps7-ethernet-1.00.a";
 			clocks = <&clkc 13>, <&clkc 30>;
-			clock-names = "ref_clk", "aper_clk";
-			reg = <0xe000b000 0x1000>;
+			compatible = "xlnx,ps7-ethernet-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
 			interrupts = <0 22 4>;
-			interrupt-parent = <&gic>;
+			local-mac-address = [00 0a 35 00 00 00];
 			phy-handle = <&phy0>;
 			phy-mode = "rgmii-id";
-			xlnx,ptp-enet-clock = <111111111>;
-			xlnx,slcr-div0-1000Mbps = <8>;
-			xlnx,slcr-div0-100Mbps = <8>;
-			xlnx,slcr-div0-10Mbps = <8>;
-			xlnx,slcr-div1-1000Mbps = <1>;
-			xlnx,slcr-div1-100Mbps = <5>;
-			xlnx,slcr-div1-10Mbps = <50>;
-			#address-cells = <0x1>;
-			#size-cells = <0x0>;
+			reg = <0xe000b000 0x1000>;
+			xlnx,enet-reset = "MIO 47";
+			xlnx,eth-mode = <0x1>;
+			xlnx,has-mdio = <0x1>;
+			xlnx,ptp-enet-clock = <111111115>;
 			mdio {
 				#address-cells = <1>;
 				#size-cells = <0>;
@@ -153,119 +144,116 @@
 					compatible = "marvell,88e1116r";
 					device_type = "ethernet-phy";
 					reg = <7>;
-				};
-			};
-		};
-
-		i2c0: i2c@e0004000 {
-			compatible = "xlnx,ps7-i2c-1.00.a";
+				} ;
+			} ;
+		} ;
+		ps7_gpio_0: ps7-gpio@e000a000 {
+			#gpio-cells = <2>;
+			clocks = <&clkc 42>;
+			compatible = "xlnx,ps7-gpio-1.00.a";
+			emio-gpio-width = <64>;
+			gpio-controller ;
+			gpio-mask-high = <0x0>;
+			gpio-mask-low = <0x0>;
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 20 4>;
+			reg = <0xe000a000 0x1000>;
+		} ;
+		ps7_i2c_0: ps7-i2c@e0004000 {
+			bus-id = <0>;
 			clocks = <&clkc 38>;
-			reg = <0xE0004000 0x1000>;
+			compatible = "xlnx,ps7-i2c-1.00.a";
+			i2c-clk = <400000>;
+			interrupt-parent = <&ps7_scugic_0>;
 			interrupts = <0 25 4>;
-			interrupt-parent = <&gic>;
-			bus-id = <0>;
-			input-clk = <111111111>;
-			i2c-clk = <100000>;
-
+			reg = <0xe0004000 0x1000>;
+			xlnx,has-interrupt = <0x0>;
+			xlnx,i2c-reset = "MIO 46";
 			#address-cells = <1>;
 			#size-cells = <0>;
-                        i2cswitch@74 {
-                                compatible = "nxp,pca9548";
-                                #address-cells = <1>;
-                                #size-cells = <0>;
-                                reg = <0x74>;
+			i2cswitch@74 {
+				compatible = "nxp,pca9548";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x74>;
 
 				i2c@0 {
-                                        #address-cells = <1>;
-                                        #size-cells = <0>;
-                                        reg = <0>;
-                                        osc@5d {
-                                                compatible = "si570";
-                                                reg = <0x5d>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					osc@5d {
+						compatible = "si570";
+						reg = <0x5d>;
 						factory-fout = <156250000>;
 						initial-fout = <148500000>;
-                                        };
+					};
 				};
 
 				i2c@2 {
-                                        #address-cells = <1>;
-                                        #size-cells = <0>;
-                                        reg = <2>;
-                                        eeprom@54 {
-                                                compatible = "at,24c08";
-                                                reg = <0x54>;
-                                        };
-                                };
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <2>;
+					eeprom@54 {
+						compatible = "at,24c08";
+						reg = <0x54>;
+					};
+				};
 
 				i2c@3 {
-                                        #address-cells = <1>;
-                                        #size-cells = <0>;
-                                        reg = <3>;
-                                        gpio@21 {
-                                                compatible = "ti,tca6416";
-                                                reg = <0x21>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <3>;
+					gpio@21 {
+						compatible = "ti,tca6416";
+						reg = <0x21>;
 						gpio-controller;
 						#gpio-cells = <2>;
-                                        };
+					};
 				};
 
 				i2c@4 {
-                                        #address-cells = <1>;
-                                        #size-cells = <0>;
-                                        reg = <4>;
-                                        rtc@54 {
-                                                compatible = "nxp,pcf8563";
-                                                reg = <0x51>;
-                                        };
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <4>;
+					rtc@54 {
+						compatible = "nxp,pcf8563";
+						reg = <0x51>;
+					};
 				};
 			};
-		};
 
-		sdhci@e0100000 {
-			compatible = "xlnx,ps7-sdhci-1.00.a";
-			clocks = <&clkc 21>, <&clkc 32>;
+		} ;
+		ps7_iop_bus_config_0: ps7-iop-bus-config@e0200000 {
+			compatible = "xlnx,ps7-iop-bus-config-1.00.a";
+			reg = <0xe0200000 0x1000>;
+		} ;
+		ps7_pl310_0: ps7-pl310@f8f02000 {
+			arm,data-latency = <3 2 2>;
+			arm,tag-latency = <2 2 2>;
+			cache-level = <2>;
+			cache-unified ;
+			compatible = "xlnx,ps7-pl310-1.00.a", "arm,pl310-cache";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 2 4>;
+			reg = <0xf8f02000 0x1000>;
+		} ;
+		ps7_qspi_0: ps7-qspi@e000d000 {
 			clock-names = "ref_clk", "aper_clk";
-			reg = <0xe0100000 0x1000>;
-			xlnx,has-cd = <0x1>;
-			interrupts = <0 24 4>;
-			interrupt-parent = <&gic>;
-			clock-frequency = <33333000>;
-		};
-
-		usb@e0002000 {
-			compatible = "xlnx,ps7-usb-1.00.a";
-			clocks = <&clkc 28>;
-			reg = <0xe0002000 0x1000>;
-			interrupts = <0 21 4>;
-			interrupt-parent = <&gic>;
-			dr_mode = "host";
-			phy_type = "ulpi";
-		};
-
-		gpio@e000a000 {
-			compatible = "xlnx,ps7-gpio-1.00.a";
-			clocks = <&clkc 42>;
-			reg = <0xe000a000 0x1000>;
-			interrupts = <0 20 4>;
-			interrupt-parent = <&gic>;
-		};
-
-		qspi0: spi@e000d000 {
-			compatible = "xlnx,ps7-qspi-1.00.a";
 			clocks = <&clkc 10>, <&clkc 43>;
-			clock-names = "ref_clk", "aper_clk";
-			reg = <0xE000D000 0x1000>;
+			compatible = "xlnx,ps7-qspi-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
 			interrupts = <0 19 4>;
-			interrupt-parent = <&gic>;
-			speed-hz = <200000000>;
+			is-dual = <1>;
 			num-chip-select = <1>;
+			reg = <0xe000d000 0x1000>;
+			xlnx,fb-clk = <0x1>;
+			xlnx,qspi-mode = <0x2>;
 			#address-cells = <1>;
 			#size-cells = <0>;
-			is-dual = <1>;
 			flash@0 {
 				compatible = "n25q128";
 				reg = <0x0>;
-				spi-max-frequency = <30000000>;
+				spi-max-frequency = <50000000>;
 				#address-cells = <1>;
 				#size-cells = <1>;
 				partition@qspi-fsbl-uboot {
@@ -286,37 +274,134 @@
 				};
 				partition@qspi-bitstream {
 					label = "qspi-bitstream";
-					reg = <0xC00000 0x1400000>;
+					reg = <0xC00000 0x400000>;
 				};
 			};
-		};
-
-		devcfg@f8007000 {
-			compatible = "xlnx,ps7-dev-cfg-1.00.a";
-			clocks = <&clkc 12>, <&clkc 15>, <&clkc 16>, <&clkc 17>, <&clkc 18>;
-			clock-names = "ref_clk", "fclk0", "fclk1", "fclk2", "fclk3";
-			reg = <0xf8007000 0x100>;
-			interrupts = <0 8 4>;
-			interrupt-parent = <&gic>;
-		};
 
-		xadc@f8007100 {
-			compatible = "xlnx,ps7-xadc-1.00.a";
+		} ;
+		ps7_qspi_linear_0: ps7-qspi-linear@fc000000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 10>, <&clkc 43>;
+			compatible = "xlnx,ps7-qspi-linear-1.00.a";
+			reg = <0xfc000000 0x2000000>;
+		} ;
+		ps7_ram_0: ps7-ram@0 {
+			compatible = "xlnx,ps7-ram-1.00.a", "xlnx,ps7-ocm";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 3 4>;
+			reg = <0xfffc0000 0x40000>;
+		} ;
+		ps7_scugic_0: ps7-scugic@f8f01000 {
+			#address-cells = <2>;
+			#interrupt-cells = <3>;
+			#size-cells = <1>;
+			compatible = "xlnx,ps7-scugic-1.00.a", "arm,cortex-a9-gic", "arm,gic";
+			interrupt-controller ;
+			reg = <0xf8f01000 0x1000>, <0xf8f00100 0x100>;
+		} ;
+		ps7_scutimer_0: ps7-scutimer@f8f00600 {
+			clocks = <&clkc 4>;
+			compatible = "xlnx,ps7-scutimer-1.00.a", "arm,cortex-a9-twd-timer";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <1 13 0x301>;
+			reg = <0xf8f00600 0x20>;
+		} ;
+		ps7_scuwdt_0: ps7-scuwdt@f8f00620 {
+			clocks = <&clkc 4>;
+			compatible = "xlnx,ps7-scuwdt-1.00.a";
+			device_type = "watchdog";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <1 14 0x301>;
+			reg = <0xf8f00620 0xe0>;
+		} ;
+		ps7_sd_0: ps7-sdio@e0100000 {
+			clock-frequency = <50000000>;
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 21>, <&clkc 32>;
+			compatible = "xlnx,ps7-sdio-1.00.a", "generic-sdhci";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 24 4>;
+			reg = <0xe0100000 0x1000>;
+			xlnx,has-cd = <0x1>;
+			xlnx,has-power = <0x0>;
+			xlnx,has-wp = <0x1>;
+		} ;
+		ps7_slcr_0: ps7-slcr@f8000000 {
+			compatible = "xlnx,ps7-slcr-1.00.a", "xlnx,zynq-slcr";
+			reg = <0xf8000000 0x1000>;
+			clocks {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				clkc: clkc {
+					#clock-cells = <1>;
+					clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x", "cpu_3or2x",
+						"cpu_2x", "cpu_1x", "ddr2x", "ddr3x", "dci",
+						"lqspi", "smc", "pcap", "gem0", "gem1",
+						"fclk0", "fclk1", "fclk2", "fclk3", "can0",
+						"can1", "sdio0", "sdio1", "uart0", "uart1",
+						"spi0", "spi1", "dma", "usb0_aper", "usb1_aper",
+						"gem0_aper", "gem1_aper", "sdio0_aper", "sdio1_aper", "spi0_aper",
+						"spi1_aper", "can0_aper", "can1_aper", "i2c0_aper", "i2c1_aper",
+						"uart0_aper", "uart1_aper", "gpio_aper", "lqspi_aper", "smc_aper",
+						"swdt", "dbg_trc", "dbg_apb";
+					compatible = "xlnx,ps7-clkc";
+					ps-clk-frequency = <33333333>;
+				} ;
+			} ;
+		} ;
+		ps7_ttc_0: ps7-ttc@f8001000 {
+			clocks = <&clkc 6>;
+			compatible = "xlnx,ps7-ttc-1.00.a", "cdns,ttc";
+			interrupt-names = "ttc0", "ttc1", "ttc2";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 10 4>, <0 11 4>, <0 12 4>;
+			reg = <0xf8001000 0x1000>;
+		} ;
+		ps7_ttc_1: ps7-ttc@f8002000 {
+			clocks = <&clkc 6>;
+			compatible = "xlnx,ps7-ttc-1.00.a", "cdns,ttc";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 37 4>, <0 38 4>, <0 39 4>;
+			reg = <0xf8002000 0x1000>;
+		} ;
+		ps7_uart_1: serial@e0001000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 24>, <&clkc 41>;
+			compatible = "xlnx,ps7-uart-1.00.a", "xlnx,xuartps";
+			current-speed = <115200>;
+			device_type = "serial";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 50 4>;
+			port-number = <0>;
+			reg = <0xe0001000 0x1000>;
+			xlnx,has-modem = <0x0>;
+		} ;
+		ps7_usb_0: ps7-usb@e0002000 {
+			clocks = <&clkc 28>;
+			compatible = "xlnx,ps7-usb-1.00.a";
+			dr_mode = "host";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 21 4>;
+			phy_type = "ulpi";
+			reg = <0xe0002000 0x1000>;
+			xlnx,usb-reset = "MIO 7";
+		} ;
+		ps7_wdt_0: ps7-wdt@f8005000 {
+			clocks = <&clkc 45>;
+			compatible = "xlnx,ps7-wdt-1.00.a";
+			device_type = "watchdog";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 9 1>;
+			reg = <0xf8005000 0x1000>;
+			reset = <0>;
+			timeout = <10>;
+		} ;
+		ps7_xadc: ps7-xadc@f8007100 {
 			clocks = <&clkc 12>;
-			reg = <0xf8007100 0x20>;
+			compatible = "xlnx,ps7-xadc-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
 			interrupts = <0 7 4>;
-			interrupt-parent = <&gic>;
-		};
-		ps7_dma_s: ps7-dma@f8003000 {
-			#dma-cells = <1>;
-			#dma-channels = <8>;
-			#dma-requests = <4>;
-			arm,primecell-periphid = <0x41330>;
-			compatible = "xlnx,ps7-dma-1.00.a", "arm,primecell", "arm,pl330";
-			clocks = <&clkc 27>;
-			interrupt-parent = <&gic>;
-			interrupts = < 0 13 4 0 14 4 0 15 4 0 16 4 0 17 4 0 40 4 0 41 4 0 42 4 0 43 4 >;
-			reg = < 0xf8003000 0x1000 >;
+			reg = <0xf8007100 0x20>;
 		} ;
-	};
-};
+	} ;
+} ;
-- 
1.7.5.4

