vhdl isim_temp "../../../for_testing_submission/src/lab2/four_input_mux.vhd"
vhdl isim_temp "../../../for_testing_submission/src/lab1/XOR.vhd"
vhdl isim_temp "../../../for_testing_submission/src/lab1/OR.vhd"
vhdl isim_temp "../../../for_testing_submission/src/lab1/NOT.vhd"
vhdl isim_temp "../../../for_testing_submission/src/lab1/AND.vhd"
vhdl isim_temp "../../../for_testing_submission/src/lab2/one_bit_logic_slice.vhd"
