/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az136-567
+ date
Tue Oct  5 17:13:35 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1633454015
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Oct 05 2021 (16:41:33)
Run date:          Oct 05 2021 (17:13:36+0000)
Run host:          fv-az136-567.tx1wn0pmd2buhh0jqmoeauzz0d.cx.internal.cloudapp.net (pid=108215)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az136-567
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b15a9280-b73f-f543-ae28-e035b3c1ddba, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1042-azure, OSVersion="#45~20.04.1-Ubuntu SMP Wed Sep 15 14:24:15 UTC 2021", HostName=fv-az136-567, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00396863 sec
      iterations=10000000... time=0.0282698 sec
      iterations=100000000... time=0.296186 sec
      iterations=400000000... time=1.18354 sec
      iterations=400000000... time=0.884782 sec
      result: 2.67772 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00335372 sec
      iterations=10000000... time=0.0305222 sec
      iterations=100000000... time=0.31828 sec
      iterations=300000000... time=0.93273 sec
      iterations=600000000... time=1.93427 sec
      result: 9.92623 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00173921 sec
      iterations=10000000... time=0.018886 sec
      iterations=100000000... time=0.209551 sec
      iterations=500000000... time=1.0593 sec
      result: 7.55218 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000184201 sec
      iterations=10000... time=0.00166501 sec
      iterations=100000... time=0.0162638 sec
      iterations=1000000... time=0.155777 sec
      iterations=7000000... time=1.26315 sec
      result: 1.8045 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000540204 sec
      iterations=10000... time=0.00503523 sec
      iterations=100000... time=0.0500962 sec
      iterations=1000000... time=0.623076 sec
      iterations=2000000... time=1.18852 sec
      result: 5.94258 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.4e-05 sec
      iterations=1000... time=0.000281001 sec
      iterations=10000... time=0.00247021 sec
      iterations=100000... time=0.0280409 sec
      iterations=1000000... time=0.371069 sec
      iterations=3000000... time=1.04097 sec
      result: 70.8261 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7e-06 sec
      iterations=10... time=4.2901e-05 sec
      iterations=100... time=0.000474203 sec
      iterations=1000... time=0.00519033 sec
      iterations=10000... time=0.0614313 sec
      iterations=100000... time=0.74039 sec
      iterations=200000... time=1.34676 sec
      result: 29.1972 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.16e-05 sec
      iterations=100000... time=0.000309402 sec
      iterations=1000000... time=0.00310132 sec
      iterations=10000000... time=0.0309367 sec
      iterations=100000000... time=0.433407 sec
      iterations=300000000... time=1.22116 sec
      result: 0.508816 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.04e-05 sec
      iterations=10000... time=0.000214801 sec
      iterations=100000... time=0.00224001 sec
      iterations=1000000... time=0.0181135 sec
      iterations=10000000... time=0.311409 sec
      iterations=40000000... time=0.97652 sec
      iterations=80000000... time=2.06515 sec
      result: 3.2268 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=6e-06 sec
      iterations=100... time=6.2601e-05 sec
      iterations=1000... time=0.000479803 sec
      iterations=10000... time=0.00489703 sec
      iterations=100000... time=0.108208 sec
      iterations=1000000... time=0.767915 sec
      iterations=2000000... time=1.43789 sec
      result: 34.1834 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=1.89e-05 sec
      iterations=10... time=8.1001e-05 sec
      iterations=100... time=0.000968906 sec
      iterations=1000... time=0.00910136 sec
      iterations=10000... time=0.149896 sec
      iterations=70000... time=0.899226 sec
      iterations=140000... time=1.87488 sec
      result: 14.681 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.83e-05 sec
      iterations=10... time=0.000212301 sec
      iterations=100... time=0.00218611 sec
      iterations=1000... time=0.0247421 sec
      iterations=10000... time=0.341645 sec
      iterations=30000... time=0.963655 sec
      iterations=60000... time=1.85223 sec
      result: 0.0559758 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000119101 sec
      iterations=10... time=0.000772605 sec
      iterations=100... time=0.00883355 sec
      iterations=1000... time=0.090717 sec
      iterations=10000... time=1.20397 sec
      result: 0.101057 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00645344 sec
      iterations=10... time=0.0758588 sec
      iterations=100... time=0.822064 sec
      iterations=200... time=1.73414 sec
      result: 0.283757 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00249692 sec
      iterations=10000000... time=0.048829 sec
      iterations=100000000... time=0.401486 sec
      iterations=300000000... time=1.22609 sec
      iterations=300000000... time=0.891393 sec
      result: 1.79266 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00321427 sec
      iterations=10000000... time=0.0445949 sec
      iterations=100000000... time=0.449815 sec
      iterations=200000000... time=0.855404 sec
      iterations=400000000... time=1.74405 sec
      result: 7.33925 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00204446 sec
      iterations=10000000... time=0.0279026 sec
      iterations=100000000... time=0.273277 sec
      iterations=400000000... time=1.10214 sec
      result: 5.8069 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000218351 sec
      iterations=10000... time=0.00181876 sec
      iterations=100000... time=0.0230118 sec
      iterations=1000000... time=0.204742 sec
      iterations=5000000... time=0.98544 sec
      iterations=10000000... time=1.7841 sec
      result: 1.7841 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000428302 sec
      iterations=10000... time=0.00519618 sec
      iterations=100000... time=0.0515006 sec
      iterations=1000000... time=0.513206 sec
      iterations=2000000... time=1.00794 sec
      result: 5.03968 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.50001e-07 sec
      iterations=10... time=1.205e-05 sec
      iterations=100... time=2.705e-05 sec
      iterations=1000... time=0.000289301 sec
      iterations=10000... time=0.00241491 sec
      iterations=100000... time=0.0286724 sec
      iterations=1000000... time=0.30656 sec
      iterations=4000000... time=1.19905 sec
      result: 81.9847 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=2.89e-05 sec
      iterations=10... time=4.785e-05 sec
      iterations=100... time=0.000523553 sec
      iterations=1000... time=0.00499568 sec
      iterations=10000... time=0.051192 sec
      iterations=100000... time=0.501672 sec
      iterations=200000... time=0.999296 sec
      iterations=400000... time=1.98076 sec
      result: 39.7035 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=2.85e-05 sec
      iterations=100000... time=0.000326152 sec
      iterations=1000000... time=0.00318102 sec
      iterations=10000000... time=0.0323874 sec
      iterations=100000000... time=0.303172 sec
      iterations=400000000... time=1.20219 sec
      result: 0.375685 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.1e-05 sec
      iterations=10000... time=0.000179151 sec
      iterations=100000... time=0.00184541 sec
      iterations=1000000... time=0.0182147 sec
      iterations=10000000... time=0.181543 sec
      iterations=60000000... time=1.09337 sec
      result: 2.27786 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=4.2e-06 sec
      iterations=100... time=3.77e-05 sec
      iterations=1000... time=0.000509853 sec
      iterations=10000... time=0.00538833 sec
      iterations=100000... time=0.0445325 sec
      iterations=1000000... time=0.466227 sec
      iterations=2000000... time=0.986802 sec
      iterations=4000000... time=1.84424 sec
      result: 53.3032 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.95e-06 sec
      iterations=10... time=9.9251e-05 sec
      iterations=100... time=0.000988356 sec
      iterations=1000... time=0.0103631 sec
      iterations=10000... time=0.0978024 sec
      iterations=100000... time=0.962098 sec
      iterations=200000... time=1.94364 sec
      result: 20.2309 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=8.6e-06 sec
      iterations=10... time=7.8001e-05 sec
      iterations=100... time=0.000894756 sec
      iterations=1000... time=0.00921291 sec
      iterations=10000... time=0.08853 sec
      iterations=100000... time=0.898572 sec
      iterations=200000... time=1.76969 sec
      result: 0.0823873 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=6.965e-05 sec
      iterations=10... time=0.000501453 sec
      iterations=100... time=0.00510928 sec
      iterations=1000... time=0.0515073 sec
      iterations=10000... time=0.518994 sec
      iterations=20000... time=0.998909 sec
      iterations=40000... time=1.99482 sec
      result: 0.116943 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 2000 nsec
    MPI bandwidth: 3.13837 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Oct  5 17:14:42 UTC 2021
+ echo Done.
Done.
  Elapsed time: 66.7 s
