

================================================================
== Vitis HLS Report for 'write_p4'
================================================================
* Date:           Thu Dec 29 13:24:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        9|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+------+-----------+
    |      Name     | LUT| Input Size| Bits | Total Bits|
    +---------------+----+-----------+------+-----------+
    |this_pMem_we0  |   9|          2|  1024|       2048|
    +---------------+----+-----------+------+-----------+
    |Total          |   9|          2|  1024|       2048|
    +---------------+----+-----------+------+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+------+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits |  Protocol  | Source Object|    C Type    |
+--------------------+-----+------+------------+--------------+--------------+
|ap_start            |   in|     1|  ap_ctrl_hs|      write_p4|  return value|
|ap_ready            |  out|     1|  ap_ctrl_hs|      write_p4|  return value|
|this_pMem_address0  |  out|     8|   ap_memory|     this_pMem|         array|
|this_pMem_ce0       |  out|     1|   ap_memory|     this_pMem|         array|
|this_pMem_we0       |  out|  1024|   ap_memory|     this_pMem|         array|
|this_pMem_d0        |  out|  8192|   ap_memory|     this_pMem|         array|
|p_read              |   in|  8192|     ap_none|        p_read|        scalar|
|addr                |   in|     8|     ap_none|          addr|        scalar|
+--------------------+-----+------+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 2 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%addr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr"   --->   Operation 3 'read' 'addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idxprom2 = zext i8 %addr_read"   --->   Operation 6 'zext' 'idxprom2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom2" [HLS_Final_vitis_src/dpu.cpp:86]   --->   Operation 7 'getelementptr' 'this_pMem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln86 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr, i8192 %p_read_1, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:86]   --->   Operation 8 'store' 'store_ln86' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [HLS_Final_vitis_src/dpu.cpp:88]   --->   Operation 9 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00]
addr_read                  (read                  ) [ 00]
p_read_1                   (read                  ) [ 00]
specmemcore_ln0            (specmemcore           ) [ 00]
idxprom2                   (zext                  ) [ 00]
this_pMem_addr             (getelementptr         ) [ 00]
store_ln86                 (store                 ) [ 00]
ret_ln88                   (ret                   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_pMem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="addr_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="8" slack="0"/>
<pin id="29" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="p_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8192" slack="0"/>
<pin id="34" dir="0" index="1" bw="8192" slack="0"/>
<pin id="35" dir="1" index="2" bw="8192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="this_pMem_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8192" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="8" slack="0"/>
<pin id="42" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="store_ln86_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="47" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="1024" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="8192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="idxprom2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="20" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="53"><net_src comp="26" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="54"><net_src comp="50" pin="1"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {1 }
 - Input state : 
	Port: write_p4 : this_pMem | {}
	Port: write_p4 : p_read | {1 }
	Port: write_p4 : addr | {1 }
  - Chain level:
	State 1
		this_pMem_addr : 1
		store_ln86 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | addr_read_read_fu_26 |
|          |  p_read_1_read_fu_32 |
|----------|----------------------|
|   zext   |    idxprom2_fu_50    |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
