
stm-discovery_test_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a64  080001d0  080001d0  000081d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.attributes 00000031  08007c34  08007c34  00010014  2**0
                  CONTENTS, READONLY
  3 .data         00000014  20000000  08007f50  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000003b8  20000018  08007f68  00010014  2**3
                  ALLOC
  5 ._user_heap_stack 00000100  200003d0  08008320  00010014  2**0
                  ALLOC
  6 .debug_info   00007998  00000000  00000000  00010045  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000148c  00000000  00000000  000179dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003314  00000000  00000000  00018e69  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000918  00000000  00000000  0001c180  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000840  00000000  00000000  0001ca98  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002ca0  00000000  00000000  0001d2d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000280a  00000000  00000000  0001ff78  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000060  00000000  00000000  00022782  2**0
                  CONTENTS, READONLY
 14 .debug_frame  00001ca4  00000000  00000000  000227e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2uiz>:
 8000a74:	004a      	lsls	r2, r1, #1
 8000a76:	d211      	bcs.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d211      	bcs.n	8000aa2 <__aeabi_d2uiz+0x2e>
 8000a7e:	d50d      	bpl.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d40e      	bmi.n	8000aa8 <__aeabi_d2uiz+0x34>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d102      	bne.n	8000aae <__aeabi_d2uiz+0x3a>
 8000aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aac:	4770      	bx	lr
 8000aae:	f04f 0000 	mov.w	r0, #0
 8000ab2:	4770      	bx	lr

08000ab4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	4603      	mov	r3, r0
 8000abc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8000abe:	4b09      	ldr	r3, [pc, #36]	; (8000ae4 <NVIC_EnableIRQ+0x30>)
 8000ac0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000ac4:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000ac8:	79f9      	ldrb	r1, [r7, #7]
 8000aca:	f001 011f 	and.w	r1, r1, #31
 8000ace:	f04f 0001 	mov.w	r0, #1
 8000ad2:	fa00 f101 	lsl.w	r1, r0, r1
 8000ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000ada:	f107 070c 	add.w	r7, r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr
 8000ae4:	e000e100 	.word	0xe000e100

08000ae8 <TIM7_IRQHandler>:
#include "stm32f10x_rcc.h"
#include "misc.h"
#include "../common/common.h"

//for timer
void TIM7_IRQHandler(void) {
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
	TIM_ClearITPendingBit(TIM7, TIM_IT_Update );
 8000aec:	480a      	ldr	r0, [pc, #40]	; (8000b18 <TIM7_IRQHandler+0x30>)
 8000aee:	f04f 0101 	mov.w	r1, #1
 8000af2:	f002 fb9b 	bl	800322c <TIM_ClearITPendingBit>
	time_ms++;
 8000af6:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <TIM7_IRQHandler+0x34>)
 8000af8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000afc:	f04f 0201 	mov.w	r2, #1
 8000b00:	f04f 0300 	mov.w	r3, #0
 8000b04:	1812      	adds	r2, r2, r0
 8000b06:	eb43 0301 	adc.w	r3, r3, r1
 8000b0a:	4904      	ldr	r1, [pc, #16]	; (8000b1c <TIM7_IRQHandler+0x34>)
 8000b0c:	e9c1 2300 	strd	r2, r3, [r1]
	checkIfBattaryIsConnected();
 8000b10:	f000 fd84 	bl	800161c <checkIfBattaryIsConnected>
}
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40001400 	.word	0x40001400
 8000b1c:	20000380 	.word	0x20000380

08000b20 <initTimerCounter>:

void initTimerCounter() {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timer7;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 8000b26:	f04f 0020 	mov.w	r0, #32
 8000b2a:	f04f 0101 	mov.w	r1, #1
 8000b2e:	f001 ff6b 	bl	8002a08 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructInit(&timer7);
 8000b32:	f107 0304 	add.w	r3, r7, #4
 8000b36:	4618      	mov	r0, r3
 8000b38:	f002 fa40 	bl	8002fbc <TIM_TimeBaseStructInit>
	timer7.TIM_Prescaler = 2400;
 8000b3c:	f44f 6316 	mov.w	r3, #2400	; 0x960
 8000b40:	80bb      	strh	r3, [r7, #4]
	timer7.TIM_Period = 10;
 8000b42:	f04f 030a 	mov.w	r3, #10
 8000b46:	813b      	strh	r3, [r7, #8]
	TIM_TimeBaseInit(TIM7, &timer7);
 8000b48:	f107 0304 	add.w	r3, r7, #4
 8000b4c:	4813      	ldr	r0, [pc, #76]	; (8000b9c <initTimerCounter+0x7c>)
 8000b4e:	4619      	mov	r1, r3
 8000b50:	f001 ff9a 	bl	8002a88 <TIM_TimeBaseInit>

	NVIC_InitTypeDef NVIC_InitStructure; //create NVIC structure
	NVIC_InitStructure.NVIC_IRQChannel = TIM7_IRQn;
 8000b54:	f04f 0337 	mov.w	r3, #55	; 0x37
 8000b58:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000b5a:	f04f 0300 	mov.w	r3, #0
 8000b5e:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000b60:	f04f 0300 	mov.w	r3, #0
 8000b64:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000b66:	f04f 0301 	mov.w	r3, #1
 8000b6a:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8000b6c:	463b      	mov	r3, r7
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f001 fb38 	bl	80021e4 <NVIC_Init>
	NVIC_EnableIRQ(TIM7_IRQn);
 8000b74:	f04f 0037 	mov.w	r0, #55	; 0x37
 8000b78:	f7ff ff9c 	bl	8000ab4 <NVIC_EnableIRQ>
	TIM_ITConfig(TIM7, TIM_IT_Update, ENABLE);
 8000b7c:	4807      	ldr	r0, [pc, #28]	; (8000b9c <initTimerCounter+0x7c>)
 8000b7e:	f04f 0101 	mov.w	r1, #1
 8000b82:	f04f 0201 	mov.w	r2, #1
 8000b86:	f002 fa57 	bl	8003038 <TIM_ITConfig>

	TIM_Cmd(TIM7, ENABLE);
 8000b8a:	4804      	ldr	r0, [pc, #16]	; (8000b9c <initTimerCounter+0x7c>)
 8000b8c:	f04f 0101 	mov.w	r1, #1
 8000b90:	f002 fa32 	bl	8002ff8 <TIM_Cmd>
}
 8000b94:	f107 0710 	add.w	r7, r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40001400 	.word	0x40001400

08000ba0 <initPWM3>:

	TIM_Cmd(TIM2, ENABLE);
}

//timer for battery output
void initPWM3() {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8000ba6:	f04f 0002 	mov.w	r0, #2
 8000baa:	f04f 0101 	mov.w	r1, #1
 8000bae:	f001 ff2b 	bl	8002a08 <RCC_APB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_Config;
	GPIO_Config.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8000bb2:	f04f 03c0 	mov.w	r3, #192	; 0xc0
 8000bb6:	83bb      	strh	r3, [r7, #28]
	GPIO_Config.GPIO_Mode = GPIO_Mode_AF_PP;
 8000bb8:	f04f 0318 	mov.w	r3, #24
 8000bbc:	77fb      	strb	r3, [r7, #31]
	GPIO_Config.GPIO_Speed = GPIO_Speed_50MHz;
 8000bbe:	f04f 0303 	mov.w	r3, #3
 8000bc2:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOA, &GPIO_Config);
 8000bc4:	f107 031c 	add.w	r3, r7, #28
 8000bc8:	482e      	ldr	r0, [pc, #184]	; (8000c84 <initPWM3+0xe4>)
 8000bca:	4619      	mov	r1, r3
 8000bcc:	f001 fdd4 	bl	8002778 <GPIO_Init>
	GPIO_Config.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000bd0:	f04f 0303 	mov.w	r3, #3
 8000bd4:	83bb      	strh	r3, [r7, #28]
	GPIO_Init(GPIOB, &GPIO_Config);
 8000bd6:	f107 031c 	add.w	r3, r7, #28
 8000bda:	482b      	ldr	r0, [pc, #172]	; (8000c88 <initPWM3+0xe8>)
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f001 fdcb 	bl	8002778 <GPIO_Init>

	TIM_TimeBaseInitTypeDef TIM_BaseConfig;
	TIM_OCInitTypeDef TIM_OCConfig;

	TIM_BaseConfig.TIM_Prescaler = SystemCoreClock / BATT_SIG_FREQUENCY / MAX_BATT_POWER;
 8000be2:	4b2a      	ldr	r3, [pc, #168]	; (8000c8c <initPWM3+0xec>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	4b2a      	ldr	r3, [pc, #168]	; (8000c90 <initPWM3+0xf0>)
 8000be8:	fba3 1302 	umull	r1, r3, r3, r2
 8000bec:	ea4f 3353 	mov.w	r3, r3, lsr #13
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	823b      	strh	r3, [r7, #16]
	TIM_BaseConfig.TIM_Period = MAX_BATT_POWER;
 8000bf4:	f04f 0364 	mov.w	r3, #100	; 0x64
 8000bf8:	82bb      	strh	r3, [r7, #20]
	TIM_BaseConfig.TIM_ClockDivision = 0;
 8000bfa:	f04f 0300 	mov.w	r3, #0
 8000bfe:	82fb      	strh	r3, [r7, #22]
	TIM_BaseConfig.TIM_CounterMode = TIM_CounterMode_Up;
 8000c00:	f04f 0300 	mov.w	r3, #0
 8000c04:	827b      	strh	r3, [r7, #18]

	TIM_TimeBaseInit(TIM3, &TIM_BaseConfig);
 8000c06:	f107 0310 	add.w	r3, r7, #16
 8000c0a:	4822      	ldr	r0, [pc, #136]	; (8000c94 <initPWM3+0xf4>)
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f001 ff3b 	bl	8002a88 <TIM_TimeBaseInit>

	TIM_OCConfig.TIM_OCMode = TIM_OCMode_PWM1;
 8000c12:	f04f 0360 	mov.w	r3, #96	; 0x60
 8000c16:	803b      	strh	r3, [r7, #0]
	TIM_OCConfig.TIM_OutputState = TIM_OutputState_Enable;
 8000c18:	f04f 0301 	mov.w	r3, #1
 8000c1c:	807b      	strh	r3, [r7, #2]
	TIM_OCConfig.TIM_Pulse = 0;
 8000c1e:	f04f 0300 	mov.w	r3, #0
 8000c22:	80fb      	strh	r3, [r7, #6]
	TIM_OCConfig.TIM_OCPolarity = TIM_OCPolarity_High;
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	813b      	strh	r3, [r7, #8]
	TIM_OC1Init(TIM3, &TIM_OCConfig);
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4819      	ldr	r0, [pc, #100]	; (8000c94 <initPWM3+0xf4>)
 8000c2e:	4619      	mov	r1, r3
 8000c30:	f001 ffa8 	bl	8002b84 <TIM_OC1Init>
	TIM_OC2Init(TIM3, &TIM_OCConfig);
 8000c34:	463b      	mov	r3, r7
 8000c36:	4817      	ldr	r0, [pc, #92]	; (8000c94 <initPWM3+0xf4>)
 8000c38:	4619      	mov	r1, r3
 8000c3a:	f002 f831 	bl	8002ca0 <TIM_OC2Init>
	TIM_OC3Init(TIM3, &TIM_OCConfig);
 8000c3e:	463b      	mov	r3, r7
 8000c40:	4814      	ldr	r0, [pc, #80]	; (8000c94 <initPWM3+0xf4>)
 8000c42:	4619      	mov	r1, r3
 8000c44:	f002 f8be 	bl	8002dc4 <TIM_OC3Init>
	TIM_OC4Init(TIM3, &TIM_OCConfig);
 8000c48:	463b      	mov	r3, r7
 8000c4a:	4812      	ldr	r0, [pc, #72]	; (8000c94 <initPWM3+0xf4>)
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f002 f947 	bl	8002ee0 <TIM_OC4Init>

	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable );
 8000c52:	4810      	ldr	r0, [pc, #64]	; (8000c94 <initPWM3+0xf4>)
 8000c54:	f04f 0108 	mov.w	r1, #8
 8000c58:	f002 fa7c 	bl	8003154 <TIM_OC1PreloadConfig>
	TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable );
 8000c5c:	480d      	ldr	r0, [pc, #52]	; (8000c94 <initPWM3+0xf4>)
 8000c5e:	f04f 0108 	mov.w	r1, #8
 8000c62:	f002 fa93 	bl	800318c <TIM_OC2PreloadConfig>
	TIM_ARRPreloadConfig(TIM3, ENABLE);
 8000c66:	480b      	ldr	r0, [pc, #44]	; (8000c94 <initPWM3+0xf4>)
 8000c68:	f04f 0101 	mov.w	r1, #1
 8000c6c:	f002 fa52 	bl	8003114 <TIM_ARRPreloadConfig>

	TIM_Cmd(TIM3, ENABLE);
 8000c70:	4808      	ldr	r0, [pc, #32]	; (8000c94 <initPWM3+0xf4>)
 8000c72:	f04f 0101 	mov.w	r1, #1
 8000c76:	f002 f9bf 	bl	8002ff8 <TIM_Cmd>
}
 8000c7a:	f107 0720 	add.w	r7, r7, #32
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40010800 	.word	0x40010800
 8000c88:	40010c00 	.word	0x40010c00
 8000c8c:	20000000 	.word	0x20000000
 8000c90:	d1b71759 	.word	0xd1b71759
 8000c94:	40000400 	.word	0x40000400

08000c98 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8000ca2:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <NVIC_EnableIRQ+0x30>)
 8000ca4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000ca8:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000cac:	79f9      	ldrb	r1, [r7, #7]
 8000cae:	f001 011f 	and.w	r1, r1, #31
 8000cb2:	f04f 0001 	mov.w	r0, #1
 8000cb6:	fa00 f101 	lsl.w	r1, r0, r1
 8000cba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000cbe:	f107 070c 	add.w	r7, r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr
 8000cc8:	e000e100 	.word	0xe000e100

08000ccc <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <NVIC_DisableIRQ+0x34>)
 8000cd8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000cdc:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000ce0:	79f9      	ldrb	r1, [r7, #7]
 8000ce2:	f001 011f 	and.w	r1, r1, #31
 8000ce6:	f04f 0001 	mov.w	r0, #1
 8000cea:	fa00 f101 	lsl.w	r1, r0, r1
 8000cee:	f102 0220 	add.w	r2, r2, #32
 8000cf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000cf6:	f107 070c 	add.w	r7, r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	e000e100 	.word	0xe000e100

08000d04 <TIM1_UP_TIM16_IRQHandler>:
#include "misc.h"
#include "stdbool.h"
#include "../common/common.h"

//for encoder
void TIM1_UP_TIM16_IRQHandler(void) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM1, TIM_IT_Update ) != RESET) {
 8000d08:	4813      	ldr	r0, [pc, #76]	; (8000d58 <TIM1_UP_TIM16_IRQHandler+0x54>)
 8000d0a:	f04f 0101 	mov.w	r1, #1
 8000d0e:	f002 fa5d 	bl	80031cc <TIM_GetITStatus>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d01e      	beq.n	8000d56 <TIM1_UP_TIM16_IRQHandler+0x52>
		TIM_ClearITPendingBit(TIM1, TIM_IT_Update );
 8000d18:	480f      	ldr	r0, [pc, #60]	; (8000d58 <TIM1_UP_TIM16_IRQHandler+0x54>)
 8000d1a:	f04f 0101 	mov.w	r1, #1
 8000d1e:	f002 fa85 	bl	800322c <TIM_ClearITPendingBit>

		if (!capture_is_first)
 8000d22:	4b0e      	ldr	r3, [pc, #56]	; (8000d5c <TIM1_UP_TIM16_IRQHandler+0x58>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d103      	bne.n	8000d34 <TIM1_UP_TIM16_IRQHandler+0x30>
			encoderIsActive = 1;
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 8000d2e:	f04f 0201 	mov.w	r2, #1
 8000d32:	701a      	strb	r2, [r3, #0]

		capture_is_first = 0;
 8000d34:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <TIM1_UP_TIM16_IRQHandler+0x58>)
 8000d36:	f04f 0200 	mov.w	r2, #0
 8000d3a:	701a      	strb	r2, [r3, #0]
		captured_direction = (TIM1 ->CR1 & TIM_CR1_DIR ? FORWARD : BACKWARD);
 8000d3c:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <TIM1_UP_TIM16_IRQHandler+0x54>)
 8000d3e:	881b      	ldrh	r3, [r3, #0]
 8000d40:	b29b      	uxth	r3, r3
 8000d42:	f003 0310 	and.w	r3, r3, #16
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	bf14      	ite	ne
 8000d4a:	2300      	movne	r3, #0
 8000d4c:	2301      	moveq	r3, #1
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	461a      	mov	r2, r3
 8000d52:	4b04      	ldr	r3, [pc, #16]	; (8000d64 <TIM1_UP_TIM16_IRQHandler+0x60>)
 8000d54:	701a      	strb	r2, [r3, #0]
	}
}
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40012c00 	.word	0x40012c00
 8000d5c:	2000038a 	.word	0x2000038a
 8000d60:	20000388 	.word	0x20000388
 8000d64:	20000389 	.word	0x20000389

08000d68 <initEncoder>:

void initEncoder(void) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
	capture_is_first = 1;
 8000d6e:	4b2f      	ldr	r3, [pc, #188]	; (8000e2c <initEncoder+0xc4>)
 8000d70:	f04f 0201 	mov.w	r2, #1
 8000d74:	701a      	strb	r2, [r3, #0]
	encoderIsActive = 0;
 8000d76:	4b2e      	ldr	r3, [pc, #184]	; (8000e30 <initEncoder+0xc8>)
 8000d78:	f04f 0200 	mov.w	r2, #0
 8000d7c:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef gpio_cfg;
	GPIO_StructInit(&gpio_cfg);
 8000d7e:	f107 0314 	add.w	r3, r7, #20
 8000d82:	4618      	mov	r0, r3
 8000d84:	f001 fdd0 	bl	8002928 <GPIO_StructInit>

	gpio_cfg.GPIO_Mode = GPIO_Mode_IPU;
 8000d88:	f04f 0348 	mov.w	r3, #72	; 0x48
 8000d8c:	75fb      	strb	r3, [r7, #23]
	gpio_cfg.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10;
 8000d8e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000d92:	82bb      	strh	r3, [r7, #20]
	GPIO_Init(GPIOA, &gpio_cfg);
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	4826      	ldr	r0, [pc, #152]	; (8000e34 <initEncoder+0xcc>)
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	f001 fcec 	bl	8002778 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000da0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000da4:	f04f 0101 	mov.w	r1, #1
 8000da8:	f001 fe0e 	bl	80029c8 <RCC_APB2PeriphClockCmd>

	TIM_TimeBaseInitTypeDef timer_base;
	TIM_TimeBaseStructInit(&timer_base);
 8000dac:	f107 0308 	add.w	r3, r7, #8
 8000db0:	4618      	mov	r0, r3
 8000db2:	f002 f903 	bl	8002fbc <TIM_TimeBaseStructInit>
	timer_base.TIM_Period = 4;
 8000db6:	f04f 0304 	mov.w	r3, #4
 8000dba:	81bb      	strh	r3, [r7, #12]
	timer_base.TIM_CounterMode = TIM_CounterMode_Down | TIM_CounterMode_Up;
 8000dbc:	f04f 0310 	mov.w	r3, #16
 8000dc0:	817b      	strh	r3, [r7, #10]
	TIM_TimeBaseInit(TIM1, &timer_base);
 8000dc2:	f107 0308 	add.w	r3, r7, #8
 8000dc6:	481c      	ldr	r0, [pc, #112]	; (8000e38 <initEncoder+0xd0>)
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f001 fe5d 	bl	8002a88 <TIM_TimeBaseInit>

	TIM_EncoderInterfaceConfig(TIM1, TIM_EncoderMode_TI12, TIM_ICPolarity_Falling, TIM_ICPolarity_Falling );
 8000dce:	481a      	ldr	r0, [pc, #104]	; (8000e38 <initEncoder+0xd0>)
 8000dd0:	f04f 0103 	mov.w	r1, #3
 8000dd4:	f04f 0202 	mov.w	r2, #2
 8000dd8:	f04f 0302 	mov.w	r3, #2
 8000ddc:	f002 f950 	bl	8003080 <TIM_EncoderInterfaceConfig>

	NVIC_InitTypeDef NVIC_InitStructure; //create NVIC structure
	NVIC_InitStructure.NVIC_IRQChannel = TIM1_UP_TIM16_IRQn;
 8000de0:	f04f 0319 	mov.w	r3, #25
 8000de4:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
 8000de6:	f04f 0303 	mov.w	r3, #3
 8000dea:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000dec:	f04f 0300 	mov.w	r3, #0
 8000df0:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000df2:	f04f 0301 	mov.w	r3, #1
 8000df6:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000df8:	f107 0304 	add.w	r3, r7, #4
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f001 f9f1 	bl	80021e4 <NVIC_Init>
	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000e02:	f04f 0019 	mov.w	r0, #25
 8000e06:	f7ff ff47 	bl	8000c98 <NVIC_EnableIRQ>

	TIM_ITConfig(TIM1, TIM_IT_Update, ENABLE);
 8000e0a:	480b      	ldr	r0, [pc, #44]	; (8000e38 <initEncoder+0xd0>)
 8000e0c:	f04f 0101 	mov.w	r1, #1
 8000e10:	f04f 0201 	mov.w	r2, #1
 8000e14:	f002 f910 	bl	8003038 <TIM_ITConfig>
	TIM_Cmd(TIM1, ENABLE);
 8000e18:	4807      	ldr	r0, [pc, #28]	; (8000e38 <initEncoder+0xd0>)
 8000e1a:	f04f 0101 	mov.w	r1, #1
 8000e1e:	f002 f8eb 	bl	8002ff8 <TIM_Cmd>
}
 8000e22:	f107 0718 	add.w	r7, r7, #24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	2000038a 	.word	0x2000038a
 8000e30:	20000388 	.word	0x20000388
 8000e34:	40010800 	.word	0x40010800
 8000e38:	40012c00 	.word	0x40012c00

08000e3c <getEncoderDirection>:

Direction getEncoderDirection() {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
	NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 8000e42:	f04f 0019 	mov.w	r0, #25
 8000e46:	f7ff ff41 	bl	8000ccc <NVIC_DisableIRQ>
	encoderIsActive = 0;
 8000e4a:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <getEncoderDirection+0x30>)
 8000e4c:	f04f 0200 	mov.w	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
	Direction direction = captured_direction;
 8000e52:	4b07      	ldr	r3, [pc, #28]	; (8000e70 <getEncoderDirection+0x34>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	71fb      	strb	r3, [r7, #7]
	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000e58:	f04f 0019 	mov.w	r0, #25
 8000e5c:	f7ff ff1c 	bl	8000c98 <NVIC_EnableIRQ>
	return direction;
 8000e60:	79fb      	ldrb	r3, [r7, #7]
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	f107 0708 	add.w	r7, r7, #8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000388 	.word	0x20000388
 8000e70:	20000389 	.word	0x20000389

08000e74 <isMenuEncoderPressed>:

bool isMenuEncoderPressed(){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
	return !GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_10);
 8000e78:	4806      	ldr	r0, [pc, #24]	; (8000e94 <isMenuEncoderPressed+0x20>)
 8000e7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e7e:	f001 fd69 	bl	8002954 <GPIO_ReadInputDataBit>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	bf14      	ite	ne
 8000e88:	2300      	movne	r3, #0
 8000e8a:	2301      	moveq	r3, #1
 8000e8c:	b2db      	uxtb	r3, r3
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40010800 	.word	0x40010800

08000e98 <bootMessage>:
#include "../common/common.h"
#include "../led/led.h"
#include "images_printing.h"
#include "nokia1100_lcd_lib.h"
#include <math.h>
void bootMessage(void) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
	nlcd_Clear();
 8000e9e:	f001 f835 	bl	8001f0c <nlcd_Clear>
//	clearLed(LED1 );
	int incPowerKoef = MAX_LED_POWER / 9;
 8000ea2:	f04f 036f 	mov.w	r3, #111	; 0x6f
 8000ea6:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < 17; i++) {
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	e015      	b.n	8000edc <bootMessage+0x44>
//		if (i < 9) {
//			switchLed(LED1, incPowerKoef * (i + 1), incPowerKoef * (i + 1), incPowerKoef * (i + 1));
//		} else {
//			switchLed(LED1, MAX_LED_POWER - (incPowerKoef * (i - 7)), MAX_LED_POWER - (incPowerKoef * (i - 7)), MAX_LED_POWER - (incPowerKoef * (i - 7)));
//		}
		nlcd_Pict(0, 0, boot_image[i]);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f240 3202 	movw	r2, #770	; 0x302
 8000eb6:	fb02 f203 	mul.w	r2, r2, r3
 8000eba:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <bootMessage+0x54>)
 8000ebc:	18d3      	adds	r3, r2, r3
 8000ebe:	f04f 0000 	mov.w	r0, #0
 8000ec2:	f04f 0100 	mov.w	r1, #0
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	f001 f8f4 	bl	80020b4 <nlcd_Pict>
		delayMs(10);
 8000ecc:	f04f 000a 	mov.w	r0, #10
 8000ed0:	f000 fb82 	bl	80015d8 <delayMs>
#include <math.h>
void bootMessage(void) {
	nlcd_Clear();
//	clearLed(LED1 );
	int incPowerKoef = MAX_LED_POWER / 9;
	for (int i = 0; i < 17; i++) {
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f103 0301 	add.w	r3, r3, #1
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b10      	cmp	r3, #16
 8000ee0:	dde6      	ble.n	8000eb0 <bootMessage+0x18>
//		}
		nlcd_Pict(0, 0, boot_image[i]);
		delayMs(10);
	}
//	clearLed(LED1 );
}
 8000ee2:	f107 0708 	add.w	r7, r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	08004004 	.word	0x08004004

08000ef0 <printMainImageDigits>:

void printMainImageDigits(char row, double val) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4601      	mov	r1, r0
 8000ef8:	e9c7 2300 	strd	r2, r3, [r7]
 8000efc:	460b      	mov	r3, r1
 8000efe:	73fb      	strb	r3, [r7, #15]
	char xPosition = POSITION_MAIN_IMAGE_SECOND_PART_X;
 8000f00:	f04f 031b 	mov.w	r3, #27
 8000f04:	75bb      	strb	r3, [r7, #22]
	char yPosition = POSITION_MAIN_IMAGE_SECOND_PART_Y_ROW1;
 8000f06:	f04f 0308 	mov.w	r3, #8
 8000f0a:	75fb      	strb	r3, [r7, #23]
	if (row == 2) {
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d102      	bne.n	8000f18 <printMainImageDigits+0x28>
		yPosition = POSITION_MAIN_IMAGE_SECOND_PART_Y_ROW2;
 8000f12:	f04f 0324 	mov.w	r3, #36	; 0x24
 8000f16:	75fb      	strb	r3, [r7, #23]
	}
	printDigits(xPosition, yPosition, val);
 8000f18:	7dba      	ldrb	r2, [r7, #22]
 8000f1a:	7dfb      	ldrb	r3, [r7, #23]
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	4619      	mov	r1, r3
 8000f20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f24:	f000 f804 	bl	8000f30 <printDigits>
}
 8000f28:	f107 0718 	add.w	r7, r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <printDigits>:

void printDigits(int xPosition, int yPosition, double val) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08c      	sub	sp, #48	; 0x30
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	e9c7 2300 	strd	r2, r3, [r7]
	char integerPart = val;
 8000f3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f42:	f7ff fd97 	bl	8000a74 <__aeabi_d2uiz>
 8000f46:	4603      	mov	r3, r0
 8000f48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	double fractionalPart = val - integerPart;
 8000f4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff fa8f 	bl	8000474 <__aeabi_i2d>
 8000f56:	4602      	mov	r2, r0
 8000f58:	460b      	mov	r3, r1
 8000f5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f5e:	f7ff f93b 	bl	80001d8 <__aeabi_dsub>
 8000f62:	4602      	mov	r2, r0
 8000f64:	460b      	mov	r3, r1
 8000f66:	e9c7 2308 	strd	r2, r3, [r7, #32]

	if (integerPart >= 10) {
 8000f6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000f6e:	2b09      	cmp	r3, #9
 8000f70:	f240 808a 	bls.w	8001088 <printDigits+0x158>
		char integerPartDigs[2];

		double buff = integerPart * 0.1;
 8000f74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff fa7b 	bl	8000474 <__aeabi_i2d>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	4610      	mov	r0, r2
 8000f84:	4619      	mov	r1, r3
 8000f86:	a37e      	add	r3, pc, #504	; (adr r3, 8001180 <printDigits+0x250>)
 8000f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f8c:	f7ff fad8 	bl	8000540 <__aeabi_dmul>
 8000f90:	4602      	mov	r2, r0
 8000f92:	460b      	mov	r3, r1
 8000f94:	e9c7 2306 	strd	r2, r3, [r7, #24]
		integerPartDigs[1] = buff;
 8000f98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000f9c:	f7ff fd6a 	bl	8000a74 <__aeabi_d2uiz>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	757b      	strb	r3, [r7, #21]
		integerPartDigs[0] = (buff - integerPartDigs[1]) * 10;
 8000fa6:	7d7b      	ldrb	r3, [r7, #21]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff fa63 	bl	8000474 <__aeabi_i2d>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000fb6:	f7ff f90f 	bl	80001d8 <__aeabi_dsub>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	4b70      	ldr	r3, [pc, #448]	; (8001188 <printDigits+0x258>)
 8000fc8:	f7ff faba 	bl	8000540 <__aeabi_dmul>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f7ff fd4e 	bl	8000a74 <__aeabi_d2uiz>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	753b      	strb	r3, [r7, #20]

		char fractionalPartDigs = fractionalPart * 10;
 8000fde:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	4b68      	ldr	r3, [pc, #416]	; (8001188 <printDigits+0x258>)
 8000fe8:	f7ff faaa 	bl	8000540 <__aeabi_dmul>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f7ff fd3e 	bl	8000a74 <__aeabi_d2uiz>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	75fb      	strb	r3, [r7, #23]

		nlcd_Pict(xPosition, yPosition, digitals[integerPartDigs[1]]);
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	b2d9      	uxtb	r1, r3
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	b2da      	uxtb	r2, r3
 8001004:	7d7b      	ldrb	r3, [r7, #21]
 8001006:	f04f 0026 	mov.w	r0, #38	; 0x26
 800100a:	fb00 f003 	mul.w	r0, r0, r3
 800100e:	4b5f      	ldr	r3, [pc, #380]	; (800118c <printDigits+0x25c>)
 8001010:	18c3      	adds	r3, r0, r3
 8001012:	4608      	mov	r0, r1
 8001014:	4611      	mov	r1, r2
 8001016:	461a      	mov	r2, r3
 8001018:	f001 f84c 	bl	80020b4 <nlcd_Pict>
		xPosition += WIDTH_DIGITAL_IMAGE;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f103 030c 	add.w	r3, r3, #12
 8001022:	60fb      	str	r3, [r7, #12]

		nlcd_Pict(xPosition, yPosition, digitals[integerPartDigs[0]]);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	b2d9      	uxtb	r1, r3
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	b2da      	uxtb	r2, r3
 800102c:	7d3b      	ldrb	r3, [r7, #20]
 800102e:	f04f 0026 	mov.w	r0, #38	; 0x26
 8001032:	fb00 f003 	mul.w	r0, r0, r3
 8001036:	4b55      	ldr	r3, [pc, #340]	; (800118c <printDigits+0x25c>)
 8001038:	18c3      	adds	r3, r0, r3
 800103a:	4608      	mov	r0, r1
 800103c:	4611      	mov	r1, r2
 800103e:	461a      	mov	r2, r3
 8001040:	f001 f838 	bl	80020b4 <nlcd_Pict>
		xPosition += WIDTH_DIGITAL_IMAGE;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	f103 030c 	add.w	r3, r3, #12
 800104a:	60fb      	str	r3, [r7, #12]

		nlcd_Pict(xPosition, yPosition, point);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	b2da      	uxtb	r2, r3
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	b2db      	uxtb	r3, r3
 8001054:	4610      	mov	r0, r2
 8001056:	4619      	mov	r1, r3
 8001058:	4a4d      	ldr	r2, [pc, #308]	; (8001190 <printDigits+0x260>)
 800105a:	f001 f82b 	bl	80020b4 <nlcd_Pict>
		xPosition += WIDTH_POINT_IMAGE;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	f103 0304 	add.w	r3, r3, #4
 8001064:	60fb      	str	r3, [r7, #12]

		nlcd_Pict(xPosition, yPosition, digitals[fractionalPartDigs]);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	b2d9      	uxtb	r1, r3
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	b2da      	uxtb	r2, r3
 800106e:	7dfb      	ldrb	r3, [r7, #23]
 8001070:	f04f 0026 	mov.w	r0, #38	; 0x26
 8001074:	fb00 f003 	mul.w	r0, r0, r3
 8001078:	4b44      	ldr	r3, [pc, #272]	; (800118c <printDigits+0x25c>)
 800107a:	18c3      	adds	r3, r0, r3
 800107c:	4608      	mov	r0, r1
 800107e:	4611      	mov	r1, r2
 8001080:	461a      	mov	r2, r3
 8001082:	f001 f817 	bl	80020b4 <nlcd_Pict>
 8001086:	e075      	b.n	8001174 <printDigits+0x244>
	} else {
		char integerPartDigs = integerPart;
 8001088:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800108c:	75bb      	strb	r3, [r7, #22]

		char fractionalPartDigs[2];
		fractionalPart = fractionalPart * 10;
 800108e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	4b3c      	ldr	r3, [pc, #240]	; (8001188 <printDigits+0x258>)
 8001098:	f7ff fa52 	bl	8000540 <__aeabi_dmul>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	e9c7 2308 	strd	r2, r3, [r7, #32]
		fractionalPartDigs[1] = fractionalPart;
 80010a4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80010a8:	f7ff fce4 	bl	8000a74 <__aeabi_d2uiz>
 80010ac:	4603      	mov	r3, r0
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	747b      	strb	r3, [r7, #17]
		fractionalPartDigs[0] = (fractionalPart - fractionalPartDigs[1]) * 10;
 80010b2:	7c7b      	ldrb	r3, [r7, #17]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f9dd 	bl	8000474 <__aeabi_i2d>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80010c2:	f7ff f889 	bl	80001d8 <__aeabi_dsub>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4610      	mov	r0, r2
 80010cc:	4619      	mov	r1, r3
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	4b2d      	ldr	r3, [pc, #180]	; (8001188 <printDigits+0x258>)
 80010d4:	f7ff fa34 	bl	8000540 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4610      	mov	r0, r2
 80010de:	4619      	mov	r1, r3
 80010e0:	f7ff fcc8 	bl	8000a74 <__aeabi_d2uiz>
 80010e4:	4603      	mov	r3, r0
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	743b      	strb	r3, [r7, #16]

		nlcd_Pict(xPosition, yPosition, digitals[integerPartDigs]);
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	b2d9      	uxtb	r1, r3
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	7dbb      	ldrb	r3, [r7, #22]
 80010f4:	f04f 0026 	mov.w	r0, #38	; 0x26
 80010f8:	fb00 f003 	mul.w	r0, r0, r3
 80010fc:	4b23      	ldr	r3, [pc, #140]	; (800118c <printDigits+0x25c>)
 80010fe:	18c3      	adds	r3, r0, r3
 8001100:	4608      	mov	r0, r1
 8001102:	4611      	mov	r1, r2
 8001104:	461a      	mov	r2, r3
 8001106:	f000 ffd5 	bl	80020b4 <nlcd_Pict>
		xPosition += WIDTH_DIGITAL_IMAGE;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	f103 030c 	add.w	r3, r3, #12
 8001110:	60fb      	str	r3, [r7, #12]

		nlcd_Pict(xPosition, yPosition, point);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	b2da      	uxtb	r2, r3
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	b2db      	uxtb	r3, r3
 800111a:	4610      	mov	r0, r2
 800111c:	4619      	mov	r1, r3
 800111e:	4a1c      	ldr	r2, [pc, #112]	; (8001190 <printDigits+0x260>)
 8001120:	f000 ffc8 	bl	80020b4 <nlcd_Pict>
		xPosition += WIDTH_POINT_IMAGE;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f103 0304 	add.w	r3, r3, #4
 800112a:	60fb      	str	r3, [r7, #12]

		nlcd_Pict(xPosition, yPosition, digitals[fractionalPartDigs[1]]);
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	b2d9      	uxtb	r1, r3
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	b2da      	uxtb	r2, r3
 8001134:	7c7b      	ldrb	r3, [r7, #17]
 8001136:	f04f 0026 	mov.w	r0, #38	; 0x26
 800113a:	fb00 f003 	mul.w	r0, r0, r3
 800113e:	4b13      	ldr	r3, [pc, #76]	; (800118c <printDigits+0x25c>)
 8001140:	18c3      	adds	r3, r0, r3
 8001142:	4608      	mov	r0, r1
 8001144:	4611      	mov	r1, r2
 8001146:	461a      	mov	r2, r3
 8001148:	f000 ffb4 	bl	80020b4 <nlcd_Pict>
		xPosition += WIDTH_DIGITAL_IMAGE;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f103 030c 	add.w	r3, r3, #12
 8001152:	60fb      	str	r3, [r7, #12]

		nlcd_Pict(xPosition, yPosition, digitals[fractionalPartDigs[0]]);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	b2d9      	uxtb	r1, r3
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	b2da      	uxtb	r2, r3
 800115c:	7c3b      	ldrb	r3, [r7, #16]
 800115e:	f04f 0026 	mov.w	r0, #38	; 0x26
 8001162:	fb00 f003 	mul.w	r0, r0, r3
 8001166:	4b09      	ldr	r3, [pc, #36]	; (800118c <printDigits+0x25c>)
 8001168:	18c3      	adds	r3, r0, r3
 800116a:	4608      	mov	r0, r1
 800116c:	4611      	mov	r1, r2
 800116e:	461a      	mov	r2, r3
 8001170:	f000 ffa0 	bl	80020b4 <nlcd_Pict>
	}
}
 8001174:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	f3af 8000 	nop.w
 8001180:	9999999a 	.word	0x9999999a
 8001184:	3fb99999 	.word	0x3fb99999
 8001188:	40240000 	.word	0x40240000
 800118c:	080036b4 	.word	0x080036b4
 8001190:	080036a4 	.word	0x080036a4
 8001194:	f3af 8000 	nop.w

08001198 <printAdditionalMenuDigits>:
void printAdditionalMenuDigits(double val) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b08c      	sub	sp, #48	; 0x30
 800119c:	af00      	add	r7, sp, #0
 800119e:	e9c7 0100 	strd	r0, r1, [r7]
	char integerPart = val;
 80011a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011a6:	f7ff fc65 	bl	8000a74 <__aeabi_d2uiz>
 80011aa:	4603      	mov	r3, r0
 80011ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	double fractionalPart = val - integerPart;
 80011b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f95d 	bl	8000474 <__aeabi_i2d>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011c2:	f7ff f809 	bl	80001d8 <__aeabi_dsub>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	e9c7 2308 	strd	r2, r3, [r7, #32]

	char xPosition = ADDITIONAL_MENU_DIGITS_LEFT_MARGIN;
 80011ce:	f04f 0300 	mov.w	r3, #0
 80011d2:	77fb      	strb	r3, [r7, #31]
	if (integerPart >= 10) {
 80011d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011d8:	2b09      	cmp	r3, #9
 80011da:	d976      	bls.n	80012ca <printAdditionalMenuDigits+0x132>
		char integerPartDigs[2];

		double buff = integerPart * 0.1;
 80011dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f947 	bl	8000474 <__aeabi_i2d>
 80011e6:	4602      	mov	r2, r0
 80011e8:	460b      	mov	r3, r1
 80011ea:	4610      	mov	r0, r2
 80011ec:	4619      	mov	r1, r3
 80011ee:	a36a      	add	r3, pc, #424	; (adr r3, 8001398 <printAdditionalMenuDigits+0x200>)
 80011f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f4:	f7ff f9a4 	bl	8000540 <__aeabi_dmul>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
		integerPartDigs[1] = buff;
 8001200:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001204:	f7ff fc36 	bl	8000a74 <__aeabi_d2uiz>
 8001208:	4603      	mov	r3, r0
 800120a:	b2db      	uxtb	r3, r3
 800120c:	737b      	strb	r3, [r7, #13]
		integerPartDigs[0] = (buff - integerPartDigs[1]) * 10;
 800120e:	7b7b      	ldrb	r3, [r7, #13]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f92f 	bl	8000474 <__aeabi_i2d>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800121e:	f7fe ffdb 	bl	80001d8 <__aeabi_dsub>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4610      	mov	r0, r2
 8001228:	4619      	mov	r1, r3
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	4b5c      	ldr	r3, [pc, #368]	; (80013a0 <printAdditionalMenuDigits+0x208>)
 8001230:	f7ff f986 	bl	8000540 <__aeabi_dmul>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fc1a 	bl	8000a74 <__aeabi_d2uiz>
 8001240:	4603      	mov	r3, r0
 8001242:	b2db      	uxtb	r3, r3
 8001244:	733b      	strb	r3, [r7, #12]

		char fractionalPartDigs = fractionalPart * 10;
 8001246:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b54      	ldr	r3, [pc, #336]	; (80013a0 <printAdditionalMenuDigits+0x208>)
 8001250:	f7ff f976 	bl	8000540 <__aeabi_dmul>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4610      	mov	r0, r2
 800125a:	4619      	mov	r1, r3
 800125c:	f7ff fc0a 	bl	8000a74 <__aeabi_d2uiz>
 8001260:	4603      	mov	r3, r0
 8001262:	73fb      	strb	r3, [r7, #15]

		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, additionalMenuDigitals[integerPartDigs[1]]);
 8001264:	7b7b      	ldrb	r3, [r7, #13]
 8001266:	f04f 0292 	mov.w	r2, #146	; 0x92
 800126a:	fb02 f203 	mul.w	r2, r2, r3
 800126e:	4b4d      	ldr	r3, [pc, #308]	; (80013a4 <printAdditionalMenuDigits+0x20c>)
 8001270:	18d3      	adds	r3, r2, r3
 8001272:	7ffa      	ldrb	r2, [r7, #31]
 8001274:	4610      	mov	r0, r2
 8001276:	f04f 0100 	mov.w	r1, #0
 800127a:	461a      	mov	r2, r3
 800127c:	f000 ff1a 	bl	80020b4 <nlcd_Pict>
		xPosition += ADDITIONAL_MENU_DIGITS_WIDTH;
 8001280:	7ffb      	ldrb	r3, [r7, #31]
 8001282:	f103 0318 	add.w	r3, r3, #24
 8001286:	77fb      	strb	r3, [r7, #31]

		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, additionalMenuDigitals[integerPartDigs[0]]);
 8001288:	7b3b      	ldrb	r3, [r7, #12]
 800128a:	f04f 0292 	mov.w	r2, #146	; 0x92
 800128e:	fb02 f203 	mul.w	r2, r2, r3
 8001292:	4b44      	ldr	r3, [pc, #272]	; (80013a4 <printAdditionalMenuDigits+0x20c>)
 8001294:	18d3      	adds	r3, r2, r3
 8001296:	7ffa      	ldrb	r2, [r7, #31]
 8001298:	4610      	mov	r0, r2
 800129a:	f04f 0100 	mov.w	r1, #0
 800129e:	461a      	mov	r2, r3
 80012a0:	f000 ff08 	bl	80020b4 <nlcd_Pict>
		xPosition += ADDITIONAL_MENU_DIGITS_WIDTH;
 80012a4:	7ffb      	ldrb	r3, [r7, #31]
 80012a6:	f103 0318 	add.w	r3, r3, #24
 80012aa:	77fb      	strb	r3, [r7, #31]

//		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, point);
//		xPosition += WIDTH_POINT_IMAGE;

		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, additionalMenuDigitals[fractionalPartDigs]);
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
 80012ae:	f04f 0292 	mov.w	r2, #146	; 0x92
 80012b2:	fb02 f203 	mul.w	r2, r2, r3
 80012b6:	4b3b      	ldr	r3, [pc, #236]	; (80013a4 <printAdditionalMenuDigits+0x20c>)
 80012b8:	18d3      	adds	r3, r2, r3
 80012ba:	7ffa      	ldrb	r2, [r7, #31]
 80012bc:	4610      	mov	r0, r2
 80012be:	f04f 0100 	mov.w	r1, #0
 80012c2:	461a      	mov	r2, r3
 80012c4:	f000 fef6 	bl	80020b4 <nlcd_Pict>
 80012c8:	e062      	b.n	8001390 <printAdditionalMenuDigits+0x1f8>
	} else {
		char integerPartDigs = integerPart;
 80012ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80012ce:	73bb      	strb	r3, [r7, #14]

		char fractionalPartDigs[2];
		fractionalPart = fractionalPart * 10;
 80012d0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	4b31      	ldr	r3, [pc, #196]	; (80013a0 <printAdditionalMenuDigits+0x208>)
 80012da:	f7ff f931 	bl	8000540 <__aeabi_dmul>
 80012de:	4602      	mov	r2, r0
 80012e0:	460b      	mov	r3, r1
 80012e2:	e9c7 2308 	strd	r2, r3, [r7, #32]
		fractionalPartDigs[1] = fractionalPart;
 80012e6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012ea:	f7ff fbc3 	bl	8000a74 <__aeabi_d2uiz>
 80012ee:	4603      	mov	r3, r0
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	727b      	strb	r3, [r7, #9]
		fractionalPartDigs[0] = (fractionalPart - fractionalPartDigs[1]) * 10;
 80012f4:	7a7b      	ldrb	r3, [r7, #9]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f8bc 	bl	8000474 <__aeabi_i2d>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001304:	f7fe ff68 	bl	80001d8 <__aeabi_dsub>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4610      	mov	r0, r2
 800130e:	4619      	mov	r1, r3
 8001310:	f04f 0200 	mov.w	r2, #0
 8001314:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <printAdditionalMenuDigits+0x208>)
 8001316:	f7ff f913 	bl	8000540 <__aeabi_dmul>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fba7 	bl	8000a74 <__aeabi_d2uiz>
 8001326:	4603      	mov	r3, r0
 8001328:	b2db      	uxtb	r3, r3
 800132a:	723b      	strb	r3, [r7, #8]

		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, additionalMenuDigitals[integerPartDigs]);
 800132c:	7bbb      	ldrb	r3, [r7, #14]
 800132e:	f04f 0292 	mov.w	r2, #146	; 0x92
 8001332:	fb02 f203 	mul.w	r2, r2, r3
 8001336:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <printAdditionalMenuDigits+0x20c>)
 8001338:	18d3      	adds	r3, r2, r3
 800133a:	7ffa      	ldrb	r2, [r7, #31]
 800133c:	4610      	mov	r0, r2
 800133e:	f04f 0100 	mov.w	r1, #0
 8001342:	461a      	mov	r2, r3
 8001344:	f000 feb6 	bl	80020b4 <nlcd_Pict>
		xPosition += ADDITIONAL_MENU_DIGITS_WIDTH;
 8001348:	7ffb      	ldrb	r3, [r7, #31]
 800134a:	f103 0318 	add.w	r3, r3, #24
 800134e:	77fb      	strb	r3, [r7, #31]

//		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, point);
//		xPosition += WIDTH_POINT_IMAGE;

		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, additionalMenuDigitals[fractionalPartDigs[1]]);
 8001350:	7a7b      	ldrb	r3, [r7, #9]
 8001352:	f04f 0292 	mov.w	r2, #146	; 0x92
 8001356:	fb02 f203 	mul.w	r2, r2, r3
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <printAdditionalMenuDigits+0x20c>)
 800135c:	18d3      	adds	r3, r2, r3
 800135e:	7ffa      	ldrb	r2, [r7, #31]
 8001360:	4610      	mov	r0, r2
 8001362:	f04f 0100 	mov.w	r1, #0
 8001366:	461a      	mov	r2, r3
 8001368:	f000 fea4 	bl	80020b4 <nlcd_Pict>
		xPosition += ADDITIONAL_MENU_DIGITS_WIDTH;
 800136c:	7ffb      	ldrb	r3, [r7, #31]
 800136e:	f103 0318 	add.w	r3, r3, #24
 8001372:	77fb      	strb	r3, [r7, #31]

		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, additionalMenuDigitals[fractionalPartDigs[0]]);
 8001374:	7a3b      	ldrb	r3, [r7, #8]
 8001376:	f04f 0292 	mov.w	r2, #146	; 0x92
 800137a:	fb02 f203 	mul.w	r2, r2, r3
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <printAdditionalMenuDigits+0x20c>)
 8001380:	18d3      	adds	r3, r2, r3
 8001382:	7ffa      	ldrb	r2, [r7, #31]
 8001384:	4610      	mov	r0, r2
 8001386:	f04f 0100 	mov.w	r1, #0
 800138a:	461a      	mov	r2, r3
 800138c:	f000 fe92 	bl	80020b4 <nlcd_Pict>
	}
}
 8001390:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	9999999a 	.word	0x9999999a
 800139c:	3fb99999 	.word	0x3fb99999
 80013a0:	40240000 	.word	0x40240000
 80013a4:	080075a8 	.word	0x080075a8

080013a8 <printAdditionalMenuAnimation>:

void printAdditionalMenuAnimation(int value) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
	for (char animationIdx = value; animationIdx < 6; animationIdx++) {
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	73fb      	strb	r3, [r7, #15]
 80013b4:	e01d      	b.n	80013f2 <printAdditionalMenuAnimation+0x4a>
		nlcd_Pict(ADDITIONAL_MENU_RIGTH_ANIMATION_LEFT_MARGIN + animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_RIGHT_ANIMATION_TOP_MARGIN,
 80013b6:	7bfb      	ldrb	r3, [r7, #15]
 80013b8:	f103 0306 	add.w	r3, r3, #6
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	4618      	mov	r0, r3
 80013c6:	f04f 0130 	mov.w	r1, #48	; 0x30
 80013ca:	4a2b      	ldr	r2, [pc, #172]	; (8001478 <printAdditionalMenuAnimation+0xd0>)
 80013cc:	f000 fe72 	bl	80020b4 <nlcd_Pict>
				additionalMenuRightAnimation[0]);
		nlcd_Pict(ADDITIONAL_MENU_LEFT_ANIMATION_LEFT_MARGIN - animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_LEFT_ANIMATION_TOP_MARGIN,
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	f1c3 0305 	rsb	r3, r3, #5
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	f04f 0130 	mov.w	r1, #48	; 0x30
 80013e4:	4a25      	ldr	r2, [pc, #148]	; (800147c <printAdditionalMenuAnimation+0xd4>)
 80013e6:	f000 fe65 	bl	80020b4 <nlcd_Pict>
		nlcd_Pict(xPosition, ADDITIONAL_MENU_DIGITS_TOP_MARGIN, additionalMenuDigitals[fractionalPartDigs[0]]);
	}
}

void printAdditionalMenuAnimation(int value) {
	for (char animationIdx = value; animationIdx < 6; animationIdx++) {
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	f103 0301 	add.w	r3, r3, #1
 80013f0:	73fb      	strb	r3, [r7, #15]
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	2b05      	cmp	r3, #5
 80013f6:	d9de      	bls.n	80013b6 <printAdditionalMenuAnimation+0xe>
		nlcd_Pict(ADDITIONAL_MENU_RIGTH_ANIMATION_LEFT_MARGIN + animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_RIGHT_ANIMATION_TOP_MARGIN,
				additionalMenuRightAnimation[0]);
		nlcd_Pict(ADDITIONAL_MENU_LEFT_ANIMATION_LEFT_MARGIN - animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_LEFT_ANIMATION_TOP_MARGIN,
				additionalMenuLeftAnimation[0]);
	}
	for (char animationIdx = 0; animationIdx < value; animationIdx++) {
 80013f8:	f04f 0300 	mov.w	r3, #0
 80013fc:	73bb      	strb	r3, [r7, #14]
 80013fe:	e033      	b.n	8001468 <printAdditionalMenuAnimation+0xc0>
		nlcd_Pict(ADDITIONAL_MENU_RIGTH_ANIMATION_LEFT_MARGIN + animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_RIGHT_ANIMATION_TOP_MARGIN,
 8001400:	7bbb      	ldrb	r3, [r7, #14]
 8001402:	f103 0306 	add.w	r3, r3, #6
 8001406:	b2db      	uxtb	r3, r3
 8001408:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800140c:	b2d9      	uxtb	r1, r3
				additionalMenuRightAnimation[animationIdx+1]);
 800140e:	7bbb      	ldrb	r3, [r7, #14]
 8001410:	f103 0201 	add.w	r2, r3, #1
 8001414:	4613      	mov	r3, r2
 8001416:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800141a:	189b      	adds	r3, r3, r2
 800141c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001420:	4a15      	ldr	r2, [pc, #84]	; (8001478 <printAdditionalMenuAnimation+0xd0>)
 8001422:	189b      	adds	r3, r3, r2
				additionalMenuRightAnimation[0]);
		nlcd_Pict(ADDITIONAL_MENU_LEFT_ANIMATION_LEFT_MARGIN - animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_LEFT_ANIMATION_TOP_MARGIN,
				additionalMenuLeftAnimation[0]);
	}
	for (char animationIdx = 0; animationIdx < value; animationIdx++) {
		nlcd_Pict(ADDITIONAL_MENU_RIGTH_ANIMATION_LEFT_MARGIN + animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_RIGHT_ANIMATION_TOP_MARGIN,
 8001424:	4608      	mov	r0, r1
 8001426:	f04f 0130 	mov.w	r1, #48	; 0x30
 800142a:	461a      	mov	r2, r3
 800142c:	f000 fe42 	bl	80020b4 <nlcd_Pict>
				additionalMenuRightAnimation[animationIdx+1]);
		nlcd_Pict(ADDITIONAL_MENU_LEFT_ANIMATION_LEFT_MARGIN - animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_LEFT_ANIMATION_TOP_MARGIN,
 8001430:	7bbb      	ldrb	r3, [r7, #14]
 8001432:	f1c3 0305 	rsb	r3, r3, #5
 8001436:	b2db      	uxtb	r3, r3
 8001438:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800143c:	b2d9      	uxtb	r1, r3
				additionalMenuLeftAnimation[animationIdx+1]);
 800143e:	7bbb      	ldrb	r3, [r7, #14]
 8001440:	f103 0201 	add.w	r2, r3, #1
 8001444:	4613      	mov	r3, r2
 8001446:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800144a:	189b      	adds	r3, r3, r2
 800144c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001450:	4a0a      	ldr	r2, [pc, #40]	; (800147c <printAdditionalMenuAnimation+0xd4>)
 8001452:	189b      	adds	r3, r3, r2
				additionalMenuLeftAnimation[0]);
	}
	for (char animationIdx = 0; animationIdx < value; animationIdx++) {
		nlcd_Pict(ADDITIONAL_MENU_RIGTH_ANIMATION_LEFT_MARGIN + animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_RIGHT_ANIMATION_TOP_MARGIN,
				additionalMenuRightAnimation[animationIdx+1]);
		nlcd_Pict(ADDITIONAL_MENU_LEFT_ANIMATION_LEFT_MARGIN - animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_LEFT_ANIMATION_TOP_MARGIN,
 8001454:	4608      	mov	r0, r1
 8001456:	f04f 0130 	mov.w	r1, #48	; 0x30
 800145a:	461a      	mov	r2, r3
 800145c:	f000 fe2a 	bl	80020b4 <nlcd_Pict>
		nlcd_Pict(ADDITIONAL_MENU_RIGTH_ANIMATION_LEFT_MARGIN + animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_RIGHT_ANIMATION_TOP_MARGIN,
				additionalMenuRightAnimation[0]);
		nlcd_Pict(ADDITIONAL_MENU_LEFT_ANIMATION_LEFT_MARGIN - animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_LEFT_ANIMATION_TOP_MARGIN,
				additionalMenuLeftAnimation[0]);
	}
	for (char animationIdx = 0; animationIdx < value; animationIdx++) {
 8001460:	7bbb      	ldrb	r3, [r7, #14]
 8001462:	f103 0301 	add.w	r3, r3, #1
 8001466:	73bb      	strb	r3, [r7, #14]
 8001468:	7bba      	ldrb	r2, [r7, #14]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	429a      	cmp	r2, r3
 800146e:	dbc7      	blt.n	8001400 <printAdditionalMenuAnimation+0x58>
				additionalMenuRightAnimation[animationIdx+1]);
		nlcd_Pict(ADDITIONAL_MENU_LEFT_ANIMATION_LEFT_MARGIN - animationIdx * ADDITIONAL_MENU_ANIMATION_WIDTH, ADDITIONAL_MENU_LEFT_ANIMATION_TOP_MARGIN,
				additionalMenuLeftAnimation[animationIdx+1]);
	}

}
 8001470:	f107 0710 	add.w	r7, r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	08007bc8 	.word	0x08007bc8
 800147c:	08007b5c 	.word	0x08007b5c

08001480 <printMainImageTemplate>:

//print template of main image (i=.....A; U=...V)
void printMainImageTemplate() {
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
	nlcd_Pict(POSITION_MAIN_IMAGE_FIRST_PART_X, POSITION_MAIN_IMAGE_FIRST_PART_Y, main_image_first_part);
 8001484:	f04f 0003 	mov.w	r0, #3
 8001488:	f04f 0100 	mov.w	r1, #0
 800148c:	4a05      	ldr	r2, [pc, #20]	; (80014a4 <printMainImageTemplate+0x24>)
 800148e:	f000 fe11 	bl	80020b4 <nlcd_Pict>
	nlcd_Pict(POSITION_MAIN_IMAGE_THIRD_PART_X, POSITION_MAIN_IMAGE_THIRD_PART_Y, main_image_third_part);
 8001492:	f04f 0043 	mov.w	r0, #67	; 0x43
 8001496:	f04f 0100 	mov.w	r1, #0
 800149a:	4a03      	ldr	r2, [pc, #12]	; (80014a8 <printMainImageTemplate+0x28>)
 800149c:	f000 fe0a 	bl	80020b4 <nlcd_Pict>
}
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	080035e0 	.word	0x080035e0
 80014a8:	08003830 	.word	0x08003830

080014ac <printBatteryWaitImage>:

void printBatteryWaitImage() {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	nlcd_Pict(0, 0, bat_not_conn_image);
 80014b0:	f04f 0000 	mov.w	r0, #0
 80014b4:	f04f 0100 	mov.w	r1, #0
 80014b8:	4a01      	ldr	r2, [pc, #4]	; (80014c0 <printBatteryWaitImage+0x14>)
 80014ba:	f000 fdfb 	bl	80020b4 <nlcd_Pict>
}
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	08003d00 	.word	0x08003d00

080014c4 <printBattaryImage>:
void printBattaryImage(char val) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
	nlcd_Pict(POSITION_BATTERY_IMAGE_X, POSITION_MAIN_BATTERY_IMAGE_Y, battery_image[val]);
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	f04f 02c2 	mov.w	r2, #194	; 0xc2
 80014d4:	fb02 f203 	mul.w	r2, r2, r3
 80014d8:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <printBattaryImage+0x30>)
 80014da:	18d3      	adds	r3, r2, r3
 80014dc:	f04f 004b 	mov.w	r0, #75	; 0x4b
 80014e0:	f04f 0100 	mov.w	r1, #0
 80014e4:	461a      	mov	r2, r3
 80014e6:	f000 fde5 	bl	80020b4 <nlcd_Pict>
}
 80014ea:	f107 0708 	add.w	r7, r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	08003874 	.word	0x08003874

080014f8 <printChangeAmperageImage>:

void printChangeAmperageImage(int imageIdx) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	for (int idx = 1; idx <= imageIdx; idx++) {
 8001500:	f04f 0301 	mov.w	r3, #1
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	e015      	b.n	8001534 <printChangeAmperageImage+0x3c>
		nlcd_Pict(POWER_IMAGE_LEFT_INDENT + POWER_IMAGE_WIDTH * idx, POWER_IMAGE_Y_POSITION, power_images[idx]);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	b2db      	uxtb	r3, r3
 800150c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001510:	b2da      	uxtb	r2, r3
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	f04f 012a 	mov.w	r1, #42	; 0x2a
 8001518:	fb01 f103 	mul.w	r1, r1, r3
 800151c:	4b15      	ldr	r3, [pc, #84]	; (8001574 <printChangeAmperageImage+0x7c>)
 800151e:	18cb      	adds	r3, r1, r3
 8001520:	4610      	mov	r0, r2
 8001522:	f04f 0118 	mov.w	r1, #24
 8001526:	461a      	mov	r2, r3
 8001528:	f000 fdc4 	bl	80020b4 <nlcd_Pict>
void printBattaryImage(char val) {
	nlcd_Pict(POSITION_BATTERY_IMAGE_X, POSITION_MAIN_BATTERY_IMAGE_Y, battery_image[val]);
}

void printChangeAmperageImage(int imageIdx) {
	for (int idx = 1; idx <= imageIdx; idx++) {
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f103 0301 	add.w	r3, r3, #1
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	429a      	cmp	r2, r3
 800153a:	dde5      	ble.n	8001508 <printChangeAmperageImage+0x10>
		nlcd_Pict(POWER_IMAGE_LEFT_INDENT + POWER_IMAGE_WIDTH * idx, POWER_IMAGE_Y_POSITION, power_images[idx]);
	}
	for (int idx = imageIdx + 1; idx < 11; idx++) {
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f103 0301 	add.w	r3, r3, #1
 8001542:	60bb      	str	r3, [r7, #8]
 8001544:	e00e      	b.n	8001564 <printChangeAmperageImage+0x6c>
		nlcd_Pict(POWER_IMAGE_LEFT_INDENT + POWER_IMAGE_WIDTH * idx, POWER_IMAGE_Y_POSITION, power_images[0]);
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	b2db      	uxtb	r3, r3
 800154a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800154e:	b2db      	uxtb	r3, r3
 8001550:	4618      	mov	r0, r3
 8001552:	f04f 0118 	mov.w	r1, #24
 8001556:	4a07      	ldr	r2, [pc, #28]	; (8001574 <printChangeAmperageImage+0x7c>)
 8001558:	f000 fdac 	bl	80020b4 <nlcd_Pict>

void printChangeAmperageImage(int imageIdx) {
	for (int idx = 1; idx <= imageIdx; idx++) {
		nlcd_Pict(POWER_IMAGE_LEFT_INDENT + POWER_IMAGE_WIDTH * idx, POWER_IMAGE_Y_POSITION, power_images[idx]);
	}
	for (int idx = imageIdx + 1; idx < 11; idx++) {
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	f103 0301 	add.w	r3, r3, #1
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	2b0a      	cmp	r3, #10
 8001568:	dded      	ble.n	8001546 <printChangeAmperageImage+0x4e>
		nlcd_Pict(POWER_IMAGE_LEFT_INDENT + POWER_IMAGE_WIDTH * idx, POWER_IMAGE_Y_POSITION, power_images[0]);
	}
}
 800156a:	f107 0710 	add.w	r7, r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	080073d8 	.word	0x080073d8

08001578 <printInitChangeAmperageMenu>:

void printInitChangeAmperageMenu() {
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	nlcd_Clear();
 800157c:	f000 fcc6 	bl	8001f0c <nlcd_Clear>
	nlcd_Pict(MENU_I_SYMBOL_LEFT_INDENT, MENU_I_SYMBOL_TOP_INDENT, menuISymbol);
 8001580:	f04f 0000 	mov.w	r0, #0
 8001584:	f04f 0100 	mov.w	r1, #0
 8001588:	4a05      	ldr	r2, [pc, #20]	; (80015a0 <printInitChangeAmperageMenu+0x28>)
 800158a:	f000 fd93 	bl	80020b4 <nlcd_Pict>
	nlcd_Pict(MENU_AMPERAGE_SYMBOL_LEFT_INDENT, MENU_AMPERAGE_SYMBOL_TOP_INDENT, menuAmperageSymbol);
 800158e:	f04f 0044 	mov.w	r0, #68	; 0x44
 8001592:	f04f 0100 	mov.w	r1, #0
 8001596:	4a03      	ldr	r2, [pc, #12]	; (80015a4 <printInitChangeAmperageMenu+0x2c>)
 8001598:	f000 fd8c 	bl	80020b4 <nlcd_Pict>
}
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	08007328 	.word	0x08007328
 80015a4:	08007380 	.word	0x08007380

080015a8 <printChangeAmperageMenuDigits>:

void printChangeAmperageMenuDigits(double value) {
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	e9c7 0100 	strd	r0, r1, [r7]
	printDigits(MENU_DIGITS_LEFT_INDENT, MENU_DIGITS_TOP_INDENT, value);
 80015b2:	f04f 001c 	mov.w	r0, #28
 80015b6:	f04f 0100 	mov.w	r1, #0
 80015ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015be:	f7ff fcb7 	bl	8000f30 <printDigits>
}
 80015c2:	f107 0708 	add.w	r7, r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop

080015cc <__NOP>:
static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }

static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }

static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr

080015d8 <delayMs>:
#include "common.h"
#include "../adc/adc.h"
#include "../display/images_printing.h"

void delayMs(int delayTime) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	uint64_t nextTime = time_ms + delayTime;
 80015e0:	6879      	ldr	r1, [r7, #4]
 80015e2:	460a      	mov	r2, r1
 80015e4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80015e8:	490b      	ldr	r1, [pc, #44]	; (8001618 <delayMs+0x40>)
 80015ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015ee:	1812      	adds	r2, r2, r0
 80015f0:	eb43 0301 	adc.w	r3, r3, r1
 80015f4:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while (time_ms < nextTime) {
 80015f8:	e001      	b.n	80015fe <delayMs+0x26>
		__NOP();
 80015fa:	f7ff ffe7 	bl	80015cc <__NOP>
#include "../adc/adc.h"
#include "../display/images_printing.h"

void delayMs(int delayTime) {
	uint64_t nextTime = time_ms + delayTime;
	while (time_ms < nextTime) {
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <delayMs+0x40>)
 8001600:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001604:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001608:	4299      	cmp	r1, r3
 800160a:	bf08      	it	eq
 800160c:	4290      	cmpeq	r0, r2
 800160e:	d3f4      	bcc.n	80015fa <delayMs+0x22>
		__NOP();
	}
}
 8001610:	f107 0710 	add.w	r7, r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000380 	.word	0x20000380

0800161c <checkIfBattaryIsConnected>:
		*pStr-- = (value % 10) + '0';
		value /= 10;
	} while (charCount--);
}

void checkIfBattaryIsConnected() {
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	if (isBattaryConnected){
 8001620:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <checkIfBattaryIsConnected+0x38>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d112      	bne.n	800164e <checkIfBattaryIsConnected+0x32>
		return;
	}
	BATTARY_POWER_OUT = 0;
 8001628:	4b0b      	ldr	r3, [pc, #44]	; (8001658 <checkIfBattaryIsConnected+0x3c>)
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	879a      	strh	r2, [r3, #60]	; 0x3c
	printBatteryWaitImage();
 8001630:	f7ff ff3c 	bl	80014ac <printBatteryWaitImage>
	while (!isBattaryConnected) {
 8001634:	bf00      	nop
 8001636:	4b07      	ldr	r3, [pc, #28]	; (8001654 <checkIfBattaryIsConnected+0x38>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	f083 0301 	eor.w	r3, r3, #1
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1f8      	bne.n	8001636 <checkIfBattaryIsConnected+0x1a>
//		reswitchLed(LED1, 0, 0, MAX_LED_POWER, 1000);
//		reswitchLed(LED1, 0, MAX_LED_POWER, 0, 1000);
//		reswitchLed(LED1, MAX_LED_POWER, 0, 0, 1000);
	}
	nlcd_Clear();
 8001644:	f000 fc62 	bl	8001f0c <nlcd_Clear>
	printMainImageTemplate();
 8001648:	f7ff ff1a 	bl	8001480 <printMainImageTemplate>
 800164c:	e000      	b.n	8001650 <checkIfBattaryIsConnected+0x34>
	} while (charCount--);
}

void checkIfBattaryIsConnected() {
	if (isBattaryConnected){
		return;
 800164e:	bf00      	nop
//		reswitchLed(LED1, 0, MAX_LED_POWER, 0, 1000);
//		reswitchLed(LED1, MAX_LED_POWER, 0, 0, 1000);
	}
	nlcd_Clear();
	printMainImageTemplate();
}
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000379 	.word	0x20000379
 8001658:	40000400 	.word	0x40000400

0800165c <__NOP>:
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr

08001668 <convertADCBufferToAmperageValue>:
#include "stm32f10x_gpio.h"
#include "misc.h"
#include "../common/common.h"
#include "adc.h"

double convertADCBufferToAmperageValue(uint32_t adcBufferVal) {
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	return adcBufferVal * AMPERAGE_ADC_CONVERSATION_COEFFICIENT / MEASURES_NUMBER;
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f7fe feef 	bl	8000454 <__aeabi_ui2d>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4610      	mov	r0, r2
 800167c:	4619      	mov	r1, r3
 800167e:	a30c      	add	r3, pc, #48	; (adr r3, 80016b0 <convertADCBufferToAmperageValue+0x48>)
 8001680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001684:	f7fe ff5c 	bl	8000540 <__aeabi_dmul>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4610      	mov	r0, r2
 800168e:	4619      	mov	r1, r3
 8001690:	a309      	add	r3, pc, #36	; (adr r3, 80016b8 <convertADCBufferToAmperageValue+0x50>)
 8001692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001696:	f7ff f87d 	bl	8000794 <__aeabi_ddiv>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
}
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f107 0708 	add.w	r7, r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	f3af 8000 	nop.w
 80016b0:	a2df9379 	.word	0xa2df9379
 80016b4:	3f66a593 	.word	0x3f66a593
 80016b8:	00000000 	.word	0x00000000
 80016bc:	40b38800 	.word	0x40b38800

080016c0 <convertADCBufferToVoltageValue>:

double convertADCBufferToVoltageValue(uint32_t adcBufferVal, uint32_t measuresCount) {
 80016c0:	b5b0      	push	{r4, r5, r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
	return adcBufferVal * VOLTAGE_ADC_CONVERSATION_COEFFICIENT / measuresCount;
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7fe fec2 	bl	8000454 <__aeabi_ui2d>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	a30d      	add	r3, pc, #52	; (adr r3, 8001710 <convertADCBufferToVoltageValue+0x50>)
 80016da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016de:	f7fe ff2f 	bl	8000540 <__aeabi_dmul>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4614      	mov	r4, r2
 80016e8:	461d      	mov	r5, r3
 80016ea:	6838      	ldr	r0, [r7, #0]
 80016ec:	f7fe feb2 	bl	8000454 <__aeabi_ui2d>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4620      	mov	r0, r4
 80016f6:	4629      	mov	r1, r5
 80016f8:	f7ff f84c 	bl	8000794 <__aeabi_ddiv>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
}
 8001700:	4610      	mov	r0, r2
 8001702:	4619      	mov	r1, r3
 8001704:	f107 0708 	add.w	r7, r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bdb0      	pop	{r4, r5, r7, pc}
 800170c:	f3af 8000 	nop.w
 8001710:	de888c00 	.word	0xde888c00
 8001714:	3f8462b9 	.word	0x3f8462b9

08001718 <convertADCBufferToTemperatureValue>:

double convertADCBufferToTemperatureValue(uint32_t adcBufferVal) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	long adcBufferVal0 = adcBufferVal / MEASURES_NUMBER;
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	4b17      	ldr	r3, [pc, #92]	; (8001780 <convertADCBufferToTemperatureValue+0x68>)
 8001724:	fba3 1302 	umull	r1, r3, r3, r2
 8001728:	ea4f 3313 	mov.w	r3, r3, lsr #12
 800172c:	60fb      	str	r3, [r7, #12]
	return SYS_TEMP0 + (SYS_TEMP_V0 - adcBufferVal0) * 0.203;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f5c3 736a 	rsb	r3, r3, #936	; 0x3a8
 8001734:	f103 0302 	add.w	r3, r3, #2
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe fe9b 	bl	8000474 <__aeabi_i2d>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	a30c      	add	r3, pc, #48	; (adr r3, 8001778 <convertADCBufferToTemperatureValue+0x60>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f7fe fef8 	bl	8000540 <__aeabi_dmul>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	4b09      	ldr	r3, [pc, #36]	; (8001784 <convertADCBufferToTemperatureValue+0x6c>)
 800175e:	f7fe fd3d 	bl	80001dc <__adddf3>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
}
 8001766:	4610      	mov	r0, r2
 8001768:	4619      	mov	r1, r3
 800176a:	f107 0710 	add.w	r7, r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	f3af 8000 	nop.w
 8001778:	6c8b4396 	.word	0x6c8b4396
 800177c:	3fc9fbe7 	.word	0x3fc9fbe7
 8001780:	d1b71759 	.word	0xd1b71759
 8001784:	40420000 	.word	0x40420000

08001788 <clearMeasuringBuffers>:

void clearMeasuringBuffers() {
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
	uFromBatteryBuffer[0] = 0;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <clearMeasuringBuffers+0x44>)
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
	uFromBatteryBuffer[1] = 0;
 8001794:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <clearMeasuringBuffers+0x44>)
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	605a      	str	r2, [r3, #4]
	uToBatteryBuffer[0] = 0;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <clearMeasuringBuffers+0x48>)
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
	uToBatteryBuffer[1] = 0;
 80017a4:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <clearMeasuringBuffers+0x48>)
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	605a      	str	r2, [r3, #4]
	amperageBuffer = 0;
 80017ac:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <clearMeasuringBuffers+0x4c>)
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
	systemTemperatureBuffer = 0;
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <clearMeasuringBuffers+0x50>)
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
	currentMeasureNumber = 0;
 80017bc:	4b07      	ldr	r3, [pc, #28]	; (80017dc <clearMeasuringBuffers+0x54>)
 80017be:	f04f 0200 	mov.w	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
}
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bc80      	pop	{r7}
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	20000390 	.word	0x20000390
 80017d0:	200003c0 	.word	0x200003c0
 80017d4:	20000398 	.word	0x20000398
 80017d8:	200003b4 	.word	0x200003b4
 80017dc:	200003b0 	.word	0x200003b0

080017e0 <ADC1_IRQHandler>:

void ADC1_IRQHandler(void) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
	ADC_ClearITPendingBit(ADC1, ADC_IT_JEOC );
 80017e6:	484e      	ldr	r0, [pc, #312]	; (8001920 <ADC1_IRQHandler+0x140>)
 80017e8:	f44f 6190 	mov.w	r1, #1152	; 0x480
 80017ec:	f000 ffac 	bl	8002748 <ADC_ClearITPendingBit>
	ADC_SoftwareStartInjectedConvCmd(ADC1, ENABLE);
 80017f0:	484b      	ldr	r0, [pc, #300]	; (8001920 <ADC1_IRQHandler+0x140>)
 80017f2:	f04f 0101 	mov.w	r1, #1
 80017f6:	f000 fea9 	bl	800254c <ADC_SoftwareStartInjectedConvCmd>
	int currentVoltage = ADC_GetInjectedConversionValue(ADC1, VOLTAGE_INJECTED_CHANNEL );
 80017fa:	4849      	ldr	r0, [pc, #292]	; (8001920 <ADC1_IRQHandler+0x140>)
 80017fc:	f04f 0114 	mov.w	r1, #20
 8001800:	f000 ff88 	bl	8002714 <ADC_GetInjectedConversionValue>
 8001804:	4603      	mov	r3, r0
 8001806:	607b      	str	r3, [r7, #4]
	if (currentVoltage > THRESHOLD_VOLTAGE) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800180e:	dd0c      	ble.n	800182a <ADC1_IRQHandler+0x4a>
		uToBatteryBuffer[0] += currentVoltage;
 8001810:	4b44      	ldr	r3, [pc, #272]	; (8001924 <ADC1_IRQHandler+0x144>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	18d2      	adds	r2, r2, r3
 8001818:	4b42      	ldr	r3, [pc, #264]	; (8001924 <ADC1_IRQHandler+0x144>)
 800181a:	601a      	str	r2, [r3, #0]
		uToBatteryBuffer[1]++;
 800181c:	4b41      	ldr	r3, [pc, #260]	; (8001924 <ADC1_IRQHandler+0x144>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f103 0201 	add.w	r2, r3, #1
 8001824:	4b3f      	ldr	r3, [pc, #252]	; (8001924 <ADC1_IRQHandler+0x144>)
 8001826:	605a      	str	r2, [r3, #4]
 8001828:	e00b      	b.n	8001842 <ADC1_IRQHandler+0x62>
	} else {
		uFromBatteryBuffer[0] += currentVoltage;
 800182a:	4b3f      	ldr	r3, [pc, #252]	; (8001928 <ADC1_IRQHandler+0x148>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	18d2      	adds	r2, r2, r3
 8001832:	4b3d      	ldr	r3, [pc, #244]	; (8001928 <ADC1_IRQHandler+0x148>)
 8001834:	601a      	str	r2, [r3, #0]
		uFromBatteryBuffer[1]++;
 8001836:	4b3c      	ldr	r3, [pc, #240]	; (8001928 <ADC1_IRQHandler+0x148>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f103 0201 	add.w	r2, r3, #1
 800183e:	4b3a      	ldr	r3, [pc, #232]	; (8001928 <ADC1_IRQHandler+0x148>)
 8001840:	605a      	str	r2, [r3, #4]
	}

	amperageBuffer += ADC_GetInjectedConversionValue(ADC1, AMPERAGE_INJECTED_CHANNEL );
 8001842:	4837      	ldr	r0, [pc, #220]	; (8001920 <ADC1_IRQHandler+0x140>)
 8001844:	f04f 0118 	mov.w	r1, #24
 8001848:	f000 ff64 	bl	8002714 <ADC_GetInjectedConversionValue>
 800184c:	4603      	mov	r3, r0
 800184e:	461a      	mov	r2, r3
 8001850:	4b36      	ldr	r3, [pc, #216]	; (800192c <ADC1_IRQHandler+0x14c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	18d2      	adds	r2, r2, r3
 8001856:	4b35      	ldr	r3, [pc, #212]	; (800192c <ADC1_IRQHandler+0x14c>)
 8001858:	601a      	str	r2, [r3, #0]
	systemTemperatureBuffer += ADC_GetInjectedConversionValue(ADC1, TEMPERATURE_INJECTED_CHANNEL );
 800185a:	4831      	ldr	r0, [pc, #196]	; (8001920 <ADC1_IRQHandler+0x140>)
 800185c:	f04f 011c 	mov.w	r1, #28
 8001860:	f000 ff58 	bl	8002714 <ADC_GetInjectedConversionValue>
 8001864:	4603      	mov	r3, r0
 8001866:	461a      	mov	r2, r3
 8001868:	4b31      	ldr	r3, [pc, #196]	; (8001930 <ADC1_IRQHandler+0x150>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	18d2      	adds	r2, r2, r3
 800186e:	4b30      	ldr	r3, [pc, #192]	; (8001930 <ADC1_IRQHandler+0x150>)
 8001870:	601a      	str	r2, [r3, #0]

	if ((++currentMeasureNumber) > MEASURES_NUMBER) {
 8001872:	4b30      	ldr	r3, [pc, #192]	; (8001934 <ADC1_IRQHandler+0x154>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f103 0201 	add.w	r2, r3, #1
 800187a:	4b2e      	ldr	r3, [pc, #184]	; (8001934 <ADC1_IRQHandler+0x154>)
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	4b2d      	ldr	r3, [pc, #180]	; (8001934 <ADC1_IRQHandler+0x154>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	f241 3388 	movw	r3, #5000	; 0x1388
 8001886:	429a      	cmp	r2, r3
 8001888:	dd45      	ble.n	8001916 <ADC1_IRQHandler+0x136>
		uFromBattery = convertADCBufferToVoltageValue(uFromBatteryBuffer[0], uFromBatteryBuffer[1]);
 800188a:	4b27      	ldr	r3, [pc, #156]	; (8001928 <ADC1_IRQHandler+0x148>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	4b26      	ldr	r3, [pc, #152]	; (8001928 <ADC1_IRQHandler+0x148>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	4610      	mov	r0, r2
 8001894:	4619      	mov	r1, r3
 8001896:	f7ff ff13 	bl	80016c0 <convertADCBufferToVoltageValue>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4926      	ldr	r1, [pc, #152]	; (8001938 <ADC1_IRQHandler+0x158>)
 80018a0:	e9c1 2300 	strd	r2, r3, [r1]

		uToBattery = convertADCBufferToVoltageValue(uToBatteryBuffer[0], uToBatteryBuffer[1]);
 80018a4:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <ADC1_IRQHandler+0x144>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	4b1e      	ldr	r3, [pc, #120]	; (8001924 <ADC1_IRQHandler+0x144>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	4610      	mov	r0, r2
 80018ae:	4619      	mov	r1, r3
 80018b0:	f7ff ff06 	bl	80016c0 <convertADCBufferToVoltageValue>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	4920      	ldr	r1, [pc, #128]	; (800193c <ADC1_IRQHandler+0x15c>)
 80018ba:	e9c1 2300 	strd	r2, r3, [r1]
		amperage = convertADCBufferToAmperageValue(amperageBuffer);
 80018be:	4b1b      	ldr	r3, [pc, #108]	; (800192c <ADC1_IRQHandler+0x14c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fed0 	bl	8001668 <convertADCBufferToAmperageValue>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	491c      	ldr	r1, [pc, #112]	; (8001940 <ADC1_IRQHandler+0x160>)
 80018ce:	e9c1 2300 	strd	r2, r3, [r1]
		systemTemperature = convertADCBufferToTemperatureValue(systemTemperatureBuffer);
 80018d2:	4b17      	ldr	r3, [pc, #92]	; (8001930 <ADC1_IRQHandler+0x150>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff ff1e 	bl	8001718 <convertADCBufferToTemperatureValue>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	4918      	ldr	r1, [pc, #96]	; (8001944 <ADC1_IRQHandler+0x164>)
 80018e2:	e9c1 2300 	strd	r2, r3, [r1]
		clearMeasuringBuffers();
 80018e6:	f7ff ff4f 	bl	8001788 <clearMeasuringBuffers>
//		checkAmperage();
		if (uFromBattery<MIN_BATTERY_VOLTAGE){
 80018ea:	4b13      	ldr	r3, [pc, #76]	; (8001938 <ADC1_IRQHandler+0x158>)
 80018ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	4b13      	ldr	r3, [pc, #76]	; (8001948 <ADC1_IRQHandler+0x168>)
 80018fa:	f7ff f893 	bl	8000a24 <__aeabi_dcmplt>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d004      	beq.n	800190e <ADC1_IRQHandler+0x12e>
			isBattaryConnected=false;
 8001904:	4b11      	ldr	r3, [pc, #68]	; (800194c <ADC1_IRQHandler+0x16c>)
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	701a      	strb	r2, [r3, #0]
 800190c:	e003      	b.n	8001916 <ADC1_IRQHandler+0x136>
		} else {
			isBattaryConnected = true;
 800190e:	4b0f      	ldr	r3, [pc, #60]	; (800194c <ADC1_IRQHandler+0x16c>)
 8001910:	f04f 0201 	mov.w	r2, #1
 8001914:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001916:	f107 0708 	add.w	r7, r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40012400 	.word	0x40012400
 8001924:	200003c0 	.word	0x200003c0
 8001928:	20000390 	.word	0x20000390
 800192c:	20000398 	.word	0x20000398
 8001930:	200003b4 	.word	0x200003b4
 8001934:	200003b0 	.word	0x200003b0
 8001938:	200003a8 	.word	0x200003a8
 800193c:	200003a0 	.word	0x200003a0
 8001940:	200003c8 	.word	0x200003c8
 8001944:	200003b8 	.word	0x200003b8
 8001948:	40080000 	.word	0x40080000
 800194c:	20000379 	.word	0x20000379

08001950 <initADC>:

void initADC() {
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af00      	add	r7, sp, #0
	uFromBattery = 0;
 8001956:	495c      	ldr	r1, [pc, #368]	; (8001ac8 <initADC+0x178>)
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	f04f 0300 	mov.w	r3, #0
 8001960:	e9c1 2300 	strd	r2, r3, [r1]
	uToBattery = 0;
 8001964:	4959      	ldr	r1, [pc, #356]	; (8001acc <initADC+0x17c>)
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	f04f 0300 	mov.w	r3, #0
 800196e:	e9c1 2300 	strd	r2, r3, [r1]
	amperage = 0;
 8001972:	4957      	ldr	r1, [pc, #348]	; (8001ad0 <initADC+0x180>)
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	e9c1 2300 	strd	r2, r3, [r1]
	systemTemperature = 0;
 8001980:	4954      	ldr	r1, [pc, #336]	; (8001ad4 <initADC+0x184>)
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	f04f 0300 	mov.w	r3, #0
 800198a:	e9c1 2300 	strd	r2, r3, [r1]
	currentMeasureNumber = 0;
 800198e:	4b52      	ldr	r3, [pc, #328]	; (8001ad8 <initADC+0x188>)
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	601a      	str	r2, [r3, #0]

	clearMeasuringBuffers();
 8001996:	f7ff fef7 	bl	8001788 <clearMeasuringBuffers>

	ADC_DeInit(ADC1 );
 800199a:	4850      	ldr	r0, [pc, #320]	; (8001adc <initADC+0x18c>)
 800199c:	f000 fc8a 	bl	80022b4 <ADC_DeInit>
	RCC_ADCCLKConfig(RCC_PCLK2_Div8 );
 80019a0:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 80019a4:	f000 fff4 	bl	8002990 <RCC_ADCCLKConfig>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80019a8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019ac:	f04f 0101 	mov.w	r1, #1
 80019b0:	f001 f80a 	bl	80029c8 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = VOLTAGE_INPUT_PIN | AMPERAGE_INPUT_PIN | TEMPERATURE_INPUT_PIN;
 80019b4:	f04f 0307 	mov.w	r3, #7
 80019b8:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 80019c0:	f04f 0302 	mov.w	r3, #2
 80019c4:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80019c6:	f107 031c 	add.w	r3, r7, #28
 80019ca:	4845      	ldr	r0, [pc, #276]	; (8001ae0 <initADC+0x190>)
 80019cc:	4619      	mov	r1, r3
 80019ce:	f000 fed3 	bl	8002778 <GPIO_Init>

	ADC_InitTypeDef ADC_InitStructure;
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80019d2:	f04f 0300 	mov.w	r3, #0
 80019d6:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 80019d8:	f04f 0301 	mov.w	r3, #1
 80019dc:	733b      	strb	r3, [r7, #12]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 80019de:	f04f 0300 	mov.w	r3, #0
 80019e2:	737b      	strb	r3, [r7, #13]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80019e4:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80019e8:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80019ea:	f04f 0300 	mov.w	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]
	ADC_InitStructure.ADC_NbrOfChannel = 3;
 80019f0:	f04f 0303 	mov.w	r3, #3
 80019f4:	763b      	strb	r3, [r7, #24]
	ADC_Init(ADC1, &ADC_InitStructure);
 80019f6:	f107 0308 	add.w	r3, r7, #8
 80019fa:	4838      	ldr	r0, [pc, #224]	; (8001adc <initADC+0x18c>)
 80019fc:	4619      	mov	r1, r3
 80019fe:	f000 fc99 	bl	8002334 <ADC_Init>

	/* Set injected sequencer length */
	ADC_InjectedSequencerLengthConfig(ADC1, 3);
 8001a02:	4836      	ldr	r0, [pc, #216]	; (8001adc <initADC+0x18c>)
 8001a04:	f04f 0103 	mov.w	r1, #3
 8001a08:	f000 fe5e 	bl	80026c8 <ADC_InjectedSequencerLengthConfig>

	/* ADC1 injected channel Configuration */
	ADC_InjectedChannelConfig(ADC1, VOLTAGE_ADC_CHANNEL, 1, ADC_SampleTime_28Cycles5 );
 8001a0c:	4833      	ldr	r0, [pc, #204]	; (8001adc <initADC+0x18c>)
 8001a0e:	f04f 0100 	mov.w	r1, #0
 8001a12:	f04f 0201 	mov.w	r2, #1
 8001a16:	f04f 0303 	mov.w	r3, #3
 8001a1a:	f000 fdb3 	bl	8002584 <ADC_InjectedChannelConfig>
	ADC_InjectedChannelConfig(ADC1, AMPERAGE_ADC_CHANNEL, 2, ADC_SampleTime_28Cycles5 );
 8001a1e:	482f      	ldr	r0, [pc, #188]	; (8001adc <initADC+0x18c>)
 8001a20:	f04f 0101 	mov.w	r1, #1
 8001a24:	f04f 0202 	mov.w	r2, #2
 8001a28:	f04f 0303 	mov.w	r3, #3
 8001a2c:	f000 fdaa 	bl	8002584 <ADC_InjectedChannelConfig>
	ADC_InjectedChannelConfig(ADC1, TEMPERATURE_ADC_CHANNEL, 3, ADC_SampleTime_28Cycles5 );
 8001a30:	482a      	ldr	r0, [pc, #168]	; (8001adc <initADC+0x18c>)
 8001a32:	f04f 0102 	mov.w	r1, #2
 8001a36:	f04f 0203 	mov.w	r2, #3
 8001a3a:	f04f 0303 	mov.w	r3, #3
 8001a3e:	f000 fda1 	bl	8002584 <ADC_InjectedChannelConfig>

	/* ADC1 injected external trigger configuration */
	ADC_ExternalTrigInjectedConvConfig(ADC1, ADC_ExternalTrigInjecConv_None );
 8001a42:	4826      	ldr	r0, [pc, #152]	; (8001adc <initADC+0x18c>)
 8001a44:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8001a48:	f000 fd64 	bl	8002514 <ADC_ExternalTrigInjectedConvConfig>

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8001a4c:	4823      	ldr	r0, [pc, #140]	; (8001adc <initADC+0x18c>)
 8001a4e:	f04f 0101 	mov.w	r1, #1
 8001a52:	f000 fcc7 	bl	80023e4 <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1 );
 8001a56:	4821      	ldr	r0, [pc, #132]	; (8001adc <initADC+0x18c>)
 8001a58:	f000 fd04 	bl	8002464 <ADC_ResetCalibration>
	/* Check the end of ADC1 reset calibration register */
	while (ADC_GetResetCalibrationStatus(ADC1 )) {
 8001a5c:	e001      	b.n	8001a62 <initADC+0x112>
		__NOP();
 8001a5e:	f7ff fdfd 	bl	800165c <__NOP>
	ADC_Cmd(ADC1, ENABLE);

	/* Enable ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1 );
	/* Check the end of ADC1 reset calibration register */
	while (ADC_GetResetCalibrationStatus(ADC1 )) {
 8001a62:	481e      	ldr	r0, [pc, #120]	; (8001adc <initADC+0x18c>)
 8001a64:	f000 fd0e 	bl	8002484 <ADC_GetResetCalibrationStatus>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1f7      	bne.n	8001a5e <initADC+0x10e>
	}

	NVIC_InitTypeDef NVIC_InitStructure;

	/* Enable ADC1_2 IRQChannel */
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_IRQn;
 8001a6e:	f04f 0312 	mov.w	r3, #18
 8001a72:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8001a74:	f04f 0301 	mov.w	r3, #1
 8001a78:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001a7a:	f04f 0300 	mov.w	r3, #0
 8001a7e:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001a80:	f04f 0301 	mov.w	r3, #1
 8001a84:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001a86:	f107 0304 	add.w	r3, r7, #4
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 fbaa 	bl	80021e4 <NVIC_Init>

	/* Enable JEOC interrupt */
	ADC_ITConfig(ADC1, ADC_IT_JEOC, ENABLE);
 8001a90:	4812      	ldr	r0, [pc, #72]	; (8001adc <initADC+0x18c>)
 8001a92:	f44f 6190 	mov.w	r1, #1152	; 0x480
 8001a96:	f04f 0201 	mov.w	r2, #1
 8001a9a:	f000 fcbf 	bl	800241c <ADC_ITConfig>

	/* Start ADC1 calibration */
	ADC_StartCalibration(ADC1 );
 8001a9e:	480f      	ldr	r0, [pc, #60]	; (8001adc <initADC+0x18c>)
 8001aa0:	f000 fd0c 	bl	80024bc <ADC_StartCalibration>
	/* Check the end of ADC1 calibration */
	while (ADC_GetCalibrationStatus(ADC1 ))
 8001aa4:	e001      	b.n	8001aaa <initADC+0x15a>
		__NOP();
 8001aa6:	f7ff fdd9 	bl	800165c <__NOP>
	ADC_ITConfig(ADC1, ADC_IT_JEOC, ENABLE);

	/* Start ADC1 calibration */
	ADC_StartCalibration(ADC1 );
	/* Check the end of ADC1 calibration */
	while (ADC_GetCalibrationStatus(ADC1 ))
 8001aaa:	480c      	ldr	r0, [pc, #48]	; (8001adc <initADC+0x18c>)
 8001aac:	f000 fd16 	bl	80024dc <ADC_GetCalibrationStatus>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f7      	bne.n	8001aa6 <initADC+0x156>
		__NOP();

	ADC_SoftwareStartInjectedConvCmd(ADC1, ENABLE);
 8001ab6:	4809      	ldr	r0, [pc, #36]	; (8001adc <initADC+0x18c>)
 8001ab8:	f04f 0101 	mov.w	r1, #1
 8001abc:	f000 fd46 	bl	800254c <ADC_SoftwareStartInjectedConvCmd>
}
 8001ac0:	f107 0720 	add.w	r7, r7, #32
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	200003a8 	.word	0x200003a8
 8001acc:	200003a0 	.word	0x200003a0
 8001ad0:	200003c8 	.word	0x200003c8
 8001ad4:	200003b8 	.word	0x200003b8
 8001ad8:	200003b0 	.word	0x200003b0
 8001adc:	40012400 	.word	0x40012400
 8001ae0:	40010800 	.word	0x40010800

08001ae4 <__enable_irq>:


#elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
/* GNU gcc specific functions */

static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	b662      	cpsie	i
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <__NOP>:
static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }

static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }

static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr

08001afc <initPorts>:
#include "adc/adc.h"
#include "timers/timers.h"
#include "encoder/encoder.h"
#include "led/led.h"

void initPorts() {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8001b00:	f04f 0004 	mov.w	r0, #4
 8001b04:	f04f 0101 	mov.w	r1, #1
 8001b08:	f000 ff5e 	bl	80029c8 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8001b0c:	f04f 0008 	mov.w	r0, #8
 8001b10:	f04f 0101 	mov.w	r1, #1
 8001b14:	f000 ff58 	bl	80029c8 <RCC_APB2PeriphClockCmd>
}
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop

08001b1c <changeAmperageMenu>:

void changeAmperageMenu() {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
	nlcd_Clear();
 8001b22:	f000 f9f3 	bl	8001f0c <nlcd_Clear>
	printInitChangeAmperageMenu();
 8001b26:	f7ff fd27 	bl	8001578 <printInitChangeAmperageMenu>
	printChangeAmperageMenuDigits(amperage);
 8001b2a:	4b4b      	ldr	r3, [pc, #300]	; (8001c58 <changeAmperageMenu+0x13c>)
 8001b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b30:	4610      	mov	r0, r2
 8001b32:	4619      	mov	r1, r3
 8001b34:	f7ff fd38 	bl	80015a8 <printChangeAmperageMenuDigits>
	uint64_t timeStampMenu = time_ms;
 8001b38:	4b48      	ldr	r3, [pc, #288]	; (8001c5c <changeAmperageMenu+0x140>)
 8001b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint64_t timeStampDisplayRefr = time_ms;
 8001b42:	4b46      	ldr	r3, [pc, #280]	; (8001c5c <changeAmperageMenu+0x140>)
 8001b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b48:	e9c7 2300 	strd	r2, r3, [r7]
	while (!isMenuEncoderPressed() && time_ms - timeStampMenu < 5000) {
 8001b4c:	e05f      	b.n	8001c0e <changeAmperageMenu+0xf2>
		if (time_ms - timeStampDisplayRefr > 500) {
 8001b4e:	4b43      	ldr	r3, [pc, #268]	; (8001c5c <changeAmperageMenu+0x140>)
 8001b50:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b58:	1a82      	subs	r2, r0, r2
 8001b5a:	eb61 0303 	sbc.w	r3, r1, r3
 8001b5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b62:	f04f 0100 	mov.w	r1, #0
 8001b66:	4299      	cmp	r1, r3
 8001b68:	bf08      	it	eq
 8001b6a:	4290      	cmpeq	r0, r2
 8001b6c:	d20b      	bcs.n	8001b86 <changeAmperageMenu+0x6a>
			printChangeAmperageMenuDigits(amperage);
 8001b6e:	4b3a      	ldr	r3, [pc, #232]	; (8001c58 <changeAmperageMenu+0x13c>)
 8001b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f7ff fd16 	bl	80015a8 <printChangeAmperageMenuDigits>
			timeStampDisplayRefr = time_ms;
 8001b7c:	4b37      	ldr	r3, [pc, #220]	; (8001c5c <changeAmperageMenu+0x140>)
 8001b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b82:	e9c7 2300 	strd	r2, r3, [r7]
		}
		if (encoderIsActive) {
 8001b86:	4b36      	ldr	r3, [pc, #216]	; (8001c60 <changeAmperageMenu+0x144>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d03e      	beq.n	8001c0e <changeAmperageMenu+0xf2>
			timeStampMenu = time_ms;
 8001b90:	4b32      	ldr	r3, [pc, #200]	; (8001c5c <changeAmperageMenu+0x140>)
 8001b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b96:	e9c7 2302 	strd	r2, r3, [r7, #8]
			if (getEncoderDirection() == FORWARD) {
 8001b9a:	f7ff f94f 	bl	8000e3c <getEncoderDirection>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d112      	bne.n	8001bca <changeAmperageMenu+0xae>
				if (BATTARY_POWER_OUT > 95) {
 8001ba4:	4b2f      	ldr	r3, [pc, #188]	; (8001c64 <changeAmperageMenu+0x148>)
 8001ba6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	2b5f      	cmp	r3, #95	; 0x5f
 8001bac:	d904      	bls.n	8001bb8 <changeAmperageMenu+0x9c>
					BATTARY_POWER_OUT = 100;
 8001bae:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <changeAmperageMenu+0x148>)
 8001bb0:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001bb4:	879a      	strh	r2, [r3, #60]	; 0x3c
 8001bb6:	e01f      	b.n	8001bf8 <changeAmperageMenu+0xdc>
				} else {
					BATTARY_POWER_OUT += 5;
 8001bb8:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <changeAmperageMenu+0x148>)
 8001bba:	4a2a      	ldr	r2, [pc, #168]	; (8001c64 <changeAmperageMenu+0x148>)
 8001bbc:	8f92      	ldrh	r2, [r2, #60]	; 0x3c
 8001bbe:	b292      	uxth	r2, r2
 8001bc0:	f102 0205 	add.w	r2, r2, #5
 8001bc4:	b292      	uxth	r2, r2
 8001bc6:	879a      	strh	r2, [r3, #60]	; 0x3c
 8001bc8:	e016      	b.n	8001bf8 <changeAmperageMenu+0xdc>
				}
			} else if (getEncoderDirection() == BACKWARD) {
 8001bca:	f7ff f937 	bl	8000e3c <getEncoderDirection>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d111      	bne.n	8001bf8 <changeAmperageMenu+0xdc>
				if (BATTARY_POWER_OUT < 1) {
 8001bd4:	4b23      	ldr	r3, [pc, #140]	; (8001c64 <changeAmperageMenu+0x148>)
 8001bd6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d104      	bne.n	8001be8 <changeAmperageMenu+0xcc>
					BATTARY_POWER_OUT = 0;
 8001bde:	4b21      	ldr	r3, [pc, #132]	; (8001c64 <changeAmperageMenu+0x148>)
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	879a      	strh	r2, [r3, #60]	; 0x3c
 8001be6:	e007      	b.n	8001bf8 <changeAmperageMenu+0xdc>
				} else {
					BATTARY_POWER_OUT -= 5;
 8001be8:	4b1e      	ldr	r3, [pc, #120]	; (8001c64 <changeAmperageMenu+0x148>)
 8001bea:	4a1e      	ldr	r2, [pc, #120]	; (8001c64 <changeAmperageMenu+0x148>)
 8001bec:	8f92      	ldrh	r2, [r2, #60]	; 0x3c
 8001bee:	b292      	uxth	r2, r2
 8001bf0:	f1a2 0205 	sub.w	r2, r2, #5
 8001bf4:	b292      	uxth	r2, r2
 8001bf6:	879a      	strh	r2, [r3, #60]	; 0x3c
				}
			}
			printChangeAmperageImage(batteryPower / 10);
 8001bf8:	4b1b      	ldr	r3, [pc, #108]	; (8001c68 <changeAmperageMenu+0x14c>)
 8001bfa:	781a      	ldrb	r2, [r3, #0]
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	; (8001c6c <changeAmperageMenu+0x150>)
 8001bfe:	fba3 1302 	umull	r1, r3, r3, r2
 8001c02:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff fc75 	bl	80014f8 <printChangeAmperageImage>
	nlcd_Clear();
	printInitChangeAmperageMenu();
	printChangeAmperageMenuDigits(amperage);
	uint64_t timeStampMenu = time_ms;
	uint64_t timeStampDisplayRefr = time_ms;
	while (!isMenuEncoderPressed() && time_ms - timeStampMenu < 5000) {
 8001c0e:	f7ff f931 	bl	8000e74 <isMenuEncoderPressed>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d113      	bne.n	8001c40 <changeAmperageMenu+0x124>
 8001c18:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <changeAmperageMenu+0x140>)
 8001c1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c22:	1a82      	subs	r2, r0, r2
 8001c24:	eb61 0303 	sbc.w	r3, r1, r3
 8001c28:	f241 3087 	movw	r0, #4999	; 0x1387
 8001c2c:	f04f 0100 	mov.w	r1, #0
 8001c30:	4299      	cmp	r1, r3
 8001c32:	bf08      	it	eq
 8001c34:	4290      	cmpeq	r0, r2
 8001c36:	d28a      	bcs.n	8001b4e <changeAmperageMenu+0x32>
				}
			}
			printChangeAmperageImage(batteryPower / 10);
		}
	}
	while (isMenuEncoderPressed()) {
 8001c38:	e002      	b.n	8001c40 <changeAmperageMenu+0x124>
		__NOP();
 8001c3a:	f7ff ff59 	bl	8001af0 <__NOP>
 8001c3e:	e000      	b.n	8001c42 <changeAmperageMenu+0x126>
				}
			}
			printChangeAmperageImage(batteryPower / 10);
		}
	}
	while (isMenuEncoderPressed()) {
 8001c40:	bf00      	nop
 8001c42:	f7ff f917 	bl	8000e74 <isMenuEncoderPressed>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d1f6      	bne.n	8001c3a <changeAmperageMenu+0x11e>
		__NOP();
	}
	nlcd_Clear();
 8001c4c:	f000 f95e 	bl	8001f0c <nlcd_Clear>
}
 8001c50:	f107 0710 	add.w	r7, r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	200003c8 	.word	0x200003c8
 8001c5c:	20000380 	.word	0x20000380
 8001c60:	20000388 	.word	0x20000388
 8001c64:	40000400 	.word	0x40000400
 8001c68:	20000378 	.word	0x20000378
 8001c6c:	cccccccd 	.word	0xcccccccd

08001c70 <additinalMenu>:

void additinalMenu() {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
	while (isMenuEncoderPressed()) {
 8001c76:	e001      	b.n	8001c7c <additinalMenu+0xc>
		__NOP();
 8001c78:	f7ff ff3a 	bl	8001af0 <__NOP>
	}
	nlcd_Clear();
}

void additinalMenu() {
	while (isMenuEncoderPressed()) {
 8001c7c:	f7ff f8fa 	bl	8000e74 <isMenuEncoderPressed>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f8      	bne.n	8001c78 <additinalMenu+0x8>
		__NOP();
	}
	nlcd_Clear();
 8001c86:	f000 f941 	bl	8001f0c <nlcd_Clear>
	printAdditionalMenuDigits(amperage);
 8001c8a:	4b18      	ldr	r3, [pc, #96]	; (8001cec <additinalMenu+0x7c>)
 8001c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c90:	4610      	mov	r0, r2
 8001c92:	4619      	mov	r1, r3
 8001c94:	f7ff fa80 	bl	8001198 <printAdditionalMenuDigits>
	char animationIdx = 0;
 8001c98:	f04f 0300 	mov.w	r3, #0
 8001c9c:	71fb      	strb	r3, [r7, #7]
	while (!isMenuEncoderPressed()) {
 8001c9e:	e011      	b.n	8001cc4 <additinalMenu+0x54>
		if (++animationIdx > 5) {
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f103 0301 	add.w	r3, r3, #1
 8001ca6:	71fb      	strb	r3, [r7, #7]
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	2b05      	cmp	r3, #5
 8001cac:	d902      	bls.n	8001cb4 <additinalMenu+0x44>
			animationIdx = 0;
 8001cae:	f04f 0300 	mov.w	r3, #0
 8001cb2:	71fb      	strb	r3, [r7, #7]
		}
		printAdditionalMenuAnimation(animationIdx);
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fb76 	bl	80013a8 <printAdditionalMenuAnimation>
		delayMs(500);
 8001cbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cc0:	f7ff fc8a 	bl	80015d8 <delayMs>
		__NOP();
	}
	nlcd_Clear();
	printAdditionalMenuDigits(amperage);
	char animationIdx = 0;
	while (!isMenuEncoderPressed()) {
 8001cc4:	f7ff f8d6 	bl	8000e74 <isMenuEncoderPressed>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0e8      	beq.n	8001ca0 <additinalMenu+0x30>
			animationIdx = 0;
		}
		printAdditionalMenuAnimation(animationIdx);
		delayMs(500);
	}
	while (isMenuEncoderPressed()) {
 8001cce:	e001      	b.n	8001cd4 <additinalMenu+0x64>
		__NOP();
 8001cd0:	f7ff ff0e 	bl	8001af0 <__NOP>
			animationIdx = 0;
		}
		printAdditionalMenuAnimation(animationIdx);
		delayMs(500);
	}
	while (isMenuEncoderPressed()) {
 8001cd4:	f7ff f8ce 	bl	8000e74 <isMenuEncoderPressed>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1f8      	bne.n	8001cd0 <additinalMenu+0x60>
		__NOP();
	}
	nlcd_Clear();
 8001cde:	f000 f915 	bl	8001f0c <nlcd_Clear>
}
 8001ce2:	f107 0708 	add.w	r7, r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	200003c8 	.word	0x200003c8

08001cf0 <main>:

int main(void) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 8001cf4:	f001 fb2e 	bl	8003354 <SystemCoreClockUpdate>
	__enable_irq();
 8001cf8:	f7ff fef4 	bl	8001ae4 <__enable_irq>
	initTimerCounter();
 8001cfc:	f7fe ff10 	bl	8000b20 <initTimerCounter>
	initPorts();
 8001d00:	f7ff fefc 	bl	8001afc <initPorts>
	nlcd_Init();
 8001d04:	f000 f86c 	bl	8001de0 <nlcd_Init>
	initPWM3();
 8001d08:	f7fe ff4a 	bl	8000ba0 <initPWM3>
//	initPWM4();
	initADC();
 8001d0c:	f7ff fe20 	bl	8001950 <initADC>
	initEncoder();
 8001d10:	f7ff f82a 	bl	8000d68 <initEncoder>
	clearMeasuringBuffers();
 8001d14:	f7ff fd38 	bl	8001788 <clearMeasuringBuffers>
	bootMessage();
 8001d18:	f7ff f8be 	bl	8000e98 <bootMessage>
	delayMs(1000);
 8001d1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d20:	f7ff fc5a 	bl	80015d8 <delayMs>
	nlcd_Clear();
 8001d24:	f000 f8f2 	bl	8001f0c <nlcd_Clear>
 8001d28:	e000      	b.n	8001d2c <main+0x3c>
			changeAmperageMenu();
		}
		if (isMenuEncoderPressed()) {
			additinalMenu();
		}
	}
 8001d2a:	bf00      	nop
	bootMessage();
	delayMs(1000);
	nlcd_Clear();
//	LED1->LED_RED = 1000;
	while (1) {
		printMainImageTemplate();
 8001d2c:	f7ff fba8 	bl	8001480 <printMainImageTemplate>
		printMainImageDigits(1, uFromBattery);
 8001d30:	4b1d      	ldr	r3, [pc, #116]	; (8001da8 <main+0xb8>)
 8001d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d36:	f04f 0001 	mov.w	r0, #1
 8001d3a:	f7ff f8d9 	bl	8000ef0 <printMainImageDigits>
		printMainImageDigits(2, amperage);
 8001d3e:	4b1b      	ldr	r3, [pc, #108]	; (8001dac <main+0xbc>)
 8001d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d44:	f04f 0002 	mov.w	r0, #2
 8001d48:	f7ff f8d2 	bl	8000ef0 <printMainImageDigits>
		printBattaryImage(5 * uFromBattery / 15);
 8001d4c:	4b16      	ldr	r3, [pc, #88]	; (8001da8 <main+0xb8>)
 8001d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d52:	4610      	mov	r0, r2
 8001d54:	4619      	mov	r1, r3
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <main+0xc0>)
 8001d5c:	f7fe fbf0 	bl	8000540 <__aeabi_dmul>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	4610      	mov	r0, r2
 8001d66:	4619      	mov	r1, r3
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <main+0xc4>)
 8001d6e:	f7fe fd11 	bl	8000794 <__aeabi_ddiv>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f7fe fe7b 	bl	8000a74 <__aeabi_d2uiz>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff fb9e 	bl	80014c4 <printBattaryImage>
		if (encoderIsActive) {
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <main+0xc8>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <main+0xa6>
			changeAmperageMenu();
 8001d92:	f7ff fec3 	bl	8001b1c <changeAmperageMenu>
		}
		if (isMenuEncoderPressed()) {
 8001d96:	f7ff f86d 	bl	8000e74 <isMenuEncoderPressed>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d0c4      	beq.n	8001d2a <main+0x3a>
			additinalMenu();
 8001da0:	f7ff ff66 	bl	8001c70 <additinalMenu>
		}
	}
 8001da4:	e7c1      	b.n	8001d2a <main+0x3a>
 8001da6:	bf00      	nop
 8001da8:	200003a8 	.word	0x200003a8
 8001dac:	200003c8 	.word	0x200003c8
 8001db0:	40140000 	.word	0x40140000
 8001db4:	402e0000 	.word	0x402e0000
 8001db8:	20000388 	.word	0x20000388

08001dbc <Delay>:
#define ClearBit(reg, bit)       reg &= (~bit)
#define SetBit(reg, bit)         reg |= (bit)
#define InvBit(reg, bit)         reg ^= bit

//******************************************************************************
void Delay(volatile uint32_t nCount) {
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
	for (; nCount != 0; nCount--)
 8001dc4:	e003      	b.n	8001dce <Delay+0x12>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f103 33ff 	add.w	r3, r3, #4294967295
 8001dcc:	607b      	str	r3, [r7, #4]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1f8      	bne.n	8001dc6 <Delay+0xa>
		;
}
 8001dd4:	f107 070c 	add.w	r7, r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop

08001de0 <nlcd_Init>:
//  
void nlcd_Init(void) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
	//        LCD-
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_PORT, ENABLE);
 8001de6:	f04f 0008 	mov.w	r0, #8
 8001dea:	f04f 0101 	mov.w	r1, #1
 8001dee:	f000 fdeb 	bl	80029c8 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = SCLK_LCD_PIN | SDA_LCD_PIN | CS_LCD_PIN
 8001df2:	f04f 03f0 	mov.w	r3, #240	; 0xf0
 8001df6:	80bb      	strh	r3, [r7, #4]
			| RST_LCD_PIN;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001df8:	f04f 0310 	mov.w	r3, #16
 8001dfc:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001dfe:	f04f 0303 	mov.w	r3, #3
 8001e02:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIO_LCD, &GPIO_InitStructure);
 8001e04:	f107 0304 	add.w	r3, r7, #4
 8001e08:	483f      	ldr	r0, [pc, #252]	; (8001f08 <nlcd_Init+0x128>)
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	f000 fcb4 	bl	8002778 <GPIO_Init>

	CS_LCD_RESET;
 8001e10:	4b3d      	ldr	r3, [pc, #244]	; (8001f08 <nlcd_Init+0x128>)
 8001e12:	4a3d      	ldr	r2, [pc, #244]	; (8001f08 <nlcd_Init+0x128>)
 8001e14:	68d2      	ldr	r2, [r2, #12]
 8001e16:	f022 0220 	bic.w	r2, r2, #32
 8001e1a:	60da      	str	r2, [r3, #12]
	RST_LCD_RESET;
 8001e1c:	4b3a      	ldr	r3, [pc, #232]	; (8001f08 <nlcd_Init+0x128>)
 8001e1e:	4a3a      	ldr	r2, [pc, #232]	; (8001f08 <nlcd_Init+0x128>)
 8001e20:	68d2      	ldr	r2, [r2, #12]
 8001e22:	f022 0210 	bic.w	r2, r2, #16
 8001e26:	60da      	str	r2, [r3, #12]

	Delay(0x1f); //    5   ( 5   )
 8001e28:	f04f 001f 	mov.w	r0, #31
 8001e2c:	f7ff ffc6 	bl	8001dbc <Delay>

	RST_LCD_SET;
 8001e30:	4b35      	ldr	r3, [pc, #212]	; (8001f08 <nlcd_Init+0x128>)
 8001e32:	4a35      	ldr	r2, [pc, #212]	; (8001f08 <nlcd_Init+0x128>)
 8001e34:	68d2      	ldr	r2, [r2, #12]
 8001e36:	f042 0210 	orr.w	r2, r2, #16
 8001e3a:	60da      	str	r2, [r3, #12]

	nlcd_SendByte(CMD_LCD_MODE, 0xE2); // *** SOFTWARE RESET
 8001e3c:	f04f 0000 	mov.w	r0, #0
 8001e40:	f04f 01e2 	mov.w	r1, #226	; 0xe2
 8001e44:	f000 f8a0 	bl	8001f88 <nlcd_SendByte>

	nlcd_SendByte(CMD_LCD_MODE, 0x3A); // *** Use internal oscillator
 8001e48:	f04f 0000 	mov.w	r0, #0
 8001e4c:	f04f 013a 	mov.w	r1, #58	; 0x3a
 8001e50:	f000 f89a 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0xEF); // *** FRAME FREQUENCY:
 8001e54:	f04f 0000 	mov.w	r0, #0
 8001e58:	f04f 01ef 	mov.w	r1, #239	; 0xef
 8001e5c:	f000 f894 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0x04); // *** 80Hz
 8001e60:	f04f 0000 	mov.w	r0, #0
 8001e64:	f04f 0104 	mov.w	r1, #4
 8001e68:	f000 f88e 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0xD0); // *** 1:65 divider
 8001e6c:	f04f 0000 	mov.w	r0, #0
 8001e70:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8001e74:	f000 f888 	bl	8001f88 <nlcd_SendByte>

	nlcd_SendByte(CMD_LCD_MODE, 0x20); //    Vop
 8001e78:	f04f 0000 	mov.w	r0, #0
 8001e7c:	f04f 0120 	mov.w	r1, #32
 8001e80:	f000 f882 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0x90);
 8001e84:	f04f 0000 	mov.w	r0, #0
 8001e88:	f04f 0190 	mov.w	r1, #144	; 0x90
 8001e8c:	f000 f87c 	bl	8001f88 <nlcd_SendByte>

	nlcd_SendByte(CMD_LCD_MODE, 0xA4); // all on/normal display
 8001e90:	f04f 0000 	mov.w	r0, #0
 8001e94:	f04f 01a4 	mov.w	r1, #164	; 0xa4
 8001e98:	f000 f876 	bl	8001f88 <nlcd_SendByte>

	nlcd_SendByte(CMD_LCD_MODE, 0x2F); // Power control set(charge pump on/off)
 8001e9c:	f04f 0000 	mov.w	r0, #0
 8001ea0:	f04f 012f 	mov.w	r1, #47	; 0x2f
 8001ea4:	f000 f870 	bl	8001f88 <nlcd_SendByte>
									   //  

	nlcd_SendByte(CMD_LCD_MODE, 0x40); // set start row address = 0
 8001ea8:	f04f 0000 	mov.w	r0, #0
 8001eac:	f04f 0140 	mov.w	r1, #64	; 0x40
 8001eb0:	f000 f86a 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0xB0); //  Y- = 0
 8001eb4:	f04f 0000 	mov.w	r0, #0
 8001eb8:	f04f 01b0 	mov.w	r1, #176	; 0xb0
 8001ebc:	f000 f864 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0x10); //  X-,  3 
 8001ec0:	f04f 0000 	mov.w	r0, #0
 8001ec4:	f04f 0110 	mov.w	r1, #16
 8001ec8:	f000 f85e 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0x0); //  X-,  4 
 8001ecc:	f04f 0000 	mov.w	r0, #0
 8001ed0:	f04f 0100 	mov.w	r1, #0
 8001ed4:	f000 f858 	bl	8001f88 <nlcd_SendByte>

	//nlcd_SendByte(CMD_LCD_MODE,0xC8); // mirror Y axis (about X axis)
	//nlcd_SendByte(CMD_LCD_MODE,0xA1); //    

	nlcd_SendByte(CMD_LCD_MODE, 0xAC); // set initial row (R0) of the display
 8001ed8:	f04f 0000 	mov.w	r0, #0
 8001edc:	f04f 01ac 	mov.w	r1, #172	; 0xac
 8001ee0:	f000 f852 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0x07);
 8001ee4:	f04f 0000 	mov.w	r0, #0
 8001ee8:	f04f 0107 	mov.w	r1, #7
 8001eec:	f000 f84c 	bl	8001f88 <nlcd_SendByte>

	//nlcd_SendByte(CMD_LCD_MODE,0xF9); //

	nlcd_SendByte(CMD_LCD_MODE, 0xAF); //  /
 8001ef0:	f04f 0000 	mov.w	r0, #0
 8001ef4:	f04f 01af 	mov.w	r1, #175	; 0xaf
 8001ef8:	f000 f846 	bl	8001f88 <nlcd_SendByte>

	nlcd_Clear(); // clear LCD
 8001efc:	f000 f806 	bl	8001f0c <nlcd_Clear>
}
 8001f00:	f107 0708 	add.w	r7, r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40010c00 	.word	0x40010c00

08001f0c <nlcd_Clear>:

//******************************************************************************
//  
void nlcd_Clear(void) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
	nlcd_SendByte(CMD_LCD_MODE, 0x40); // Y = 0
 8001f12:	f04f 0000 	mov.w	r0, #0
 8001f16:	f04f 0140 	mov.w	r1, #64	; 0x40
 8001f1a:	f000 f835 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0xB0);
 8001f1e:	f04f 0000 	mov.w	r0, #0
 8001f22:	f04f 01b0 	mov.w	r1, #176	; 0xb0
 8001f26:	f000 f82f 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0x10); // X = 0
 8001f2a:	f04f 0000 	mov.w	r0, #0
 8001f2e:	f04f 0110 	mov.w	r1, #16
 8001f32:	f000 f829 	bl	8001f88 <nlcd_SendByte>
	nlcd_SendByte(CMD_LCD_MODE, 0x00);
 8001f36:	f04f 0000 	mov.w	r0, #0
 8001f3a:	f04f 0100 	mov.w	r1, #0
 8001f3e:	f000 f823 	bl	8001f88 <nlcd_SendByte>

	nlcd_xcurr = 0;
 8001f42:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <nlcd_Clear+0x74>)
 8001f44:	f04f 0200 	mov.w	r2, #0
 8001f48:	701a      	strb	r2, [r3, #0]
	nlcd_ycurr = 0; //   0    
 8001f4a:	4b0e      	ldr	r3, [pc, #56]	; (8001f84 <nlcd_Clear+0x78>)
 8001f4c:	f04f 0200 	mov.w	r2, #0
 8001f50:	701a      	strb	r2, [r3, #0]

	//nlcd_SendByte(CMD_LCD_MODE,0xAE); // disable display;

	uint16_t i = 0;
 8001f52:	f04f 0300 	mov.w	r3, #0
 8001f56:	80fb      	strh	r3, [r7, #6]
	for (; i < 864; i++)
 8001f58:	e009      	b.n	8001f6e <nlcd_Clear+0x62>
		nlcd_SendByte(DATA_LCD_MODE, 0x00);
 8001f5a:	f04f 0001 	mov.w	r0, #1
 8001f5e:	f04f 0100 	mov.w	r1, #0
 8001f62:	f000 f811 	bl	8001f88 <nlcd_SendByte>
	nlcd_ycurr = 0; //   0    

	//nlcd_SendByte(CMD_LCD_MODE,0xAE); // disable display;

	uint16_t i = 0;
	for (; i < 864; i++)
 8001f66:	88fb      	ldrh	r3, [r7, #6]
 8001f68:	f103 0301 	add.w	r3, r3, #1
 8001f6c:	80fb      	strh	r3, [r7, #6]
 8001f6e:	88fa      	ldrh	r2, [r7, #6]
 8001f70:	f240 335f 	movw	r3, #863	; 0x35f
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d9f0      	bls.n	8001f5a <nlcd_Clear+0x4e>
		nlcd_SendByte(DATA_LCD_MODE, 0x00);

	//nlcd_SendByte(CMD_LCD_MODE,0x07);
	//nlcd_SendByte(CMD_LCD_MODE,0xAF); // enable display;
}
 8001f78:	f107 0708 	add.w	r7, r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000370 	.word	0x20000370
 8001f84:	20000371 	.word	0x20000371

08001f88 <nlcd_SendByte>:
//******************************************************************************
//   (  )  LCD-
//  mode: CMD_LCD_MODE -  
//		  DATA_LCD_MODE -  
//  c:   
void nlcd_SendByte(char mode, uint8_t c) {
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	71fa      	strb	r2, [r7, #7]
 8001f94:	71bb      	strb	r3, [r7, #6]
	CS_LCD_RESET;
 8001f96:	4b43      	ldr	r3, [pc, #268]	; (80020a4 <nlcd_SendByte+0x11c>)
 8001f98:	4a42      	ldr	r2, [pc, #264]	; (80020a4 <nlcd_SendByte+0x11c>)
 8001f9a:	68d2      	ldr	r2, [r2, #12]
 8001f9c:	f022 0220 	bic.w	r2, r2, #32
 8001fa0:	60da      	str	r2, [r3, #12]
	SCLK_LCD_RESET;
 8001fa2:	4b40      	ldr	r3, [pc, #256]	; (80020a4 <nlcd_SendByte+0x11c>)
 8001fa4:	4a3f      	ldr	r2, [pc, #252]	; (80020a4 <nlcd_SendByte+0x11c>)
 8001fa6:	68d2      	ldr	r2, [r2, #12]
 8001fa8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fac:	60da      	str	r2, [r3, #12]

	if (mode) // DATA_LCD_MODE
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d033      	beq.n	800201c <nlcd_SendByte+0x94>
	{
		nlcd_memory[nlcd_xcurr][nlcd_ycurr] = c; //    
 8001fb4:	4b3c      	ldr	r3, [pc, #240]	; (80020a8 <nlcd_SendByte+0x120>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4b3c      	ldr	r3, [pc, #240]	; (80020ac <nlcd_SendByte+0x124>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	493b      	ldr	r1, [pc, #236]	; (80020b0 <nlcd_SendByte+0x128>)
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001fc8:	189b      	adds	r3, r3, r2
 8001fca:	181b      	adds	r3, r3, r0
 8001fcc:	18cb      	adds	r3, r1, r3
 8001fce:	79ba      	ldrb	r2, [r7, #6]
 8001fd0:	701a      	strb	r2, [r3, #0]

		nlcd_xcurr++; //    
 8001fd2:	4b35      	ldr	r3, [pc, #212]	; (80020a8 <nlcd_SendByte+0x120>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	f103 0301 	add.w	r3, r3, #1
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	4b32      	ldr	r3, [pc, #200]	; (80020a8 <nlcd_SendByte+0x120>)
 8001fde:	701a      	strb	r2, [r3, #0]

		if (nlcd_xcurr > 95) {
 8001fe0:	4b31      	ldr	r3, [pc, #196]	; (80020a8 <nlcd_SendByte+0x120>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2b5f      	cmp	r3, #95	; 0x5f
 8001fe6:	d90a      	bls.n	8001ffe <nlcd_SendByte+0x76>
			nlcd_xcurr = 0;
 8001fe8:	4b2f      	ldr	r3, [pc, #188]	; (80020a8 <nlcd_SendByte+0x120>)
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
			nlcd_ycurr++;
 8001ff0:	4b2e      	ldr	r3, [pc, #184]	; (80020ac <nlcd_SendByte+0x124>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	f103 0301 	add.w	r3, r3, #1
 8001ff8:	b2da      	uxtb	r2, r3
 8001ffa:	4b2c      	ldr	r3, [pc, #176]	; (80020ac <nlcd_SendByte+0x124>)
 8001ffc:	701a      	strb	r2, [r3, #0]
		}

		if (nlcd_ycurr > 8)
 8001ffe:	4b2b      	ldr	r3, [pc, #172]	; (80020ac <nlcd_SendByte+0x124>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b08      	cmp	r3, #8
 8002004:	d903      	bls.n	800200e <nlcd_SendByte+0x86>
			nlcd_ycurr = 0;
 8002006:	4b29      	ldr	r3, [pc, #164]	; (80020ac <nlcd_SendByte+0x124>)
 8002008:	f04f 0200 	mov.w	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]

		SDA_LCD_SET; //    LCD-
 800200e:	4b25      	ldr	r3, [pc, #148]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002010:	4a24      	ldr	r2, [pc, #144]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002012:	68d2      	ldr	r2, [r2, #12]
 8002014:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002018:	60da      	str	r2, [r3, #12]
 800201a:	e005      	b.n	8002028 <nlcd_SendByte+0xa0>
	} else
		SDA_LCD_RESET; // CMD_LCD_MODE
 800201c:	4b21      	ldr	r3, [pc, #132]	; (80020a4 <nlcd_SendByte+0x11c>)
 800201e:	4a21      	ldr	r2, [pc, #132]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002020:	68d2      	ldr	r2, [r2, #12]
 8002022:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002026:	60da      	str	r2, [r3, #12]

	SCLK_LCD_SET;
 8002028:	4b1e      	ldr	r3, [pc, #120]	; (80020a4 <nlcd_SendByte+0x11c>)
 800202a:	4a1e      	ldr	r2, [pc, #120]	; (80020a4 <nlcd_SendByte+0x11c>)
 800202c:	68d2      	ldr	r2, [r2, #12]
 800202e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002032:	60da      	str	r2, [r3, #12]

	for (uint8_t i = 0; i < 8; i++) {
 8002034:	f04f 0300 	mov.w	r3, #0
 8002038:	73fb      	strb	r3, [r7, #15]
 800203a:	e024      	b.n	8002086 <nlcd_SendByte+0xfe>
		SCLK_LCD_RESET;
 800203c:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <nlcd_SendByte+0x11c>)
 800203e:	4a19      	ldr	r2, [pc, #100]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002040:	68d2      	ldr	r2, [r2, #12]
 8002042:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002046:	60da      	str	r2, [r3, #12]

		if (c & 0x80)
 8002048:	79bb      	ldrb	r3, [r7, #6]
 800204a:	b25b      	sxtb	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	da06      	bge.n	800205e <nlcd_SendByte+0xd6>
			SDA_LCD_SET;
 8002050:	4b14      	ldr	r3, [pc, #80]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002052:	4a14      	ldr	r2, [pc, #80]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002054:	68d2      	ldr	r2, [r2, #12]
 8002056:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800205a:	60da      	str	r2, [r3, #12]
 800205c:	e005      	b.n	800206a <nlcd_SendByte+0xe2>
		else
			SDA_LCD_RESET;
 800205e:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002060:	4a10      	ldr	r2, [pc, #64]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002062:	68d2      	ldr	r2, [r2, #12]
 8002064:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002068:	60da      	str	r2, [r3, #12]

		SCLK_LCD_SET;
 800206a:	4b0e      	ldr	r3, [pc, #56]	; (80020a4 <nlcd_SendByte+0x11c>)
 800206c:	4a0d      	ldr	r2, [pc, #52]	; (80020a4 <nlcd_SendByte+0x11c>)
 800206e:	68d2      	ldr	r2, [r2, #12]
 8002070:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002074:	60da      	str	r2, [r3, #12]
		c <<= 1;
 8002076:	79bb      	ldrb	r3, [r7, #6]
 8002078:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800207c:	71bb      	strb	r3, [r7, #6]
	} else
		SDA_LCD_RESET; // CMD_LCD_MODE

	SCLK_LCD_SET;

	for (uint8_t i = 0; i < 8; i++) {
 800207e:	7bfb      	ldrb	r3, [r7, #15]
 8002080:	f103 0301 	add.w	r3, r3, #1
 8002084:	73fb      	strb	r3, [r7, #15]
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	2b07      	cmp	r3, #7
 800208a:	d9d7      	bls.n	800203c <nlcd_SendByte+0xb4>

//		Delay(0xff);
		//_delay_us(NLCD_MIN_DELAY); // *****!!!!! 34 -  ,     LCD-
	}

	CS_LCD_SET;
 800208c:	4b05      	ldr	r3, [pc, #20]	; (80020a4 <nlcd_SendByte+0x11c>)
 800208e:	4a05      	ldr	r2, [pc, #20]	; (80020a4 <nlcd_SendByte+0x11c>)
 8002090:	68d2      	ldr	r2, [r2, #12]
 8002092:	f042 0220 	orr.w	r2, r2, #32
 8002096:	60da      	str	r2, [r3, #12]
}
 8002098:	f107 0714 	add.w	r7, r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	bc80      	pop	{r7}
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40010c00 	.word	0x40010c00
 80020a8:	20000370 	.word	0x20000370
 80020ac:	20000371 	.word	0x20000371
 80020b0:	20000018 	.word	0x20000018

080020b4 <nlcd_Pict>:
//    LCD- NOKIA 1100
//  x: 0..95        (     )
//	y: 0..64       
//  picture:      ,  2   
//			       
void nlcd_Pict(uint8_t x, uint8_t y, uint8_t * picture) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	460b      	mov	r3, r1
 80020bc:	603a      	str	r2, [r7, #0]
 80020be:	4602      	mov	r2, r0
 80020c0:	71fa      	strb	r2, [r7, #7]
 80020c2:	71bb      	strb	r3, [r7, #6]
	uint8_t pict_width = picture[0]; //    
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	747b      	strb	r3, [r7, #17]
	uint8_t pict_height = picture[1]; //    
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	785b      	ldrb	r3, [r3, #1]
 80020ce:	743b      	strb	r3, [r7, #16]
	uint8_t pict_height_bank = pict_height / 8
 80020d0:	7c3b      	ldrb	r3, [r7, #16]
 80020d2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80020d6:	b2da      	uxtb	r2, r3
			+ ((pict_height % 8) > 0 ? 1 : 0); //    
 80020d8:	7c3b      	ldrb	r3, [r7, #16]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	bf0c      	ite	eq
 80020e4:	2300      	moveq	r3, #0
 80020e6:	2301      	movne	r3, #1
 80020e8:	b2db      	uxtb	r3, r3
//  picture:      ,  2   
//			       
void nlcd_Pict(uint8_t x, uint8_t y, uint8_t * picture) {
	uint8_t pict_width = picture[0]; //    
	uint8_t pict_height = picture[1]; //    
	uint8_t pict_height_bank = pict_height / 8
 80020ea:	18d3      	adds	r3, r2, r3
 80020ec:	73fb      	strb	r3, [r7, #15]
			+ ((pict_height % 8) > 0 ? 1 : 0); //    
	uint8_t y_pos_in_bank = y / 8 + ((y % 8) > 0 ? 1 : 0); //   y   (  8 .)
 80020ee:	79bb      	ldrb	r3, [r7, #6]
 80020f0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	79bb      	ldrb	r3, [r7, #6]
 80020f8:	f003 0307 	and.w	r3, r3, #7
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b00      	cmp	r3, #0
 8002100:	bf0c      	ite	eq
 8002102:	2300      	moveq	r3, #0
 8002104:	2301      	movne	r3, #1
 8002106:	b2db      	uxtb	r3, r3
 8002108:	18d3      	adds	r3, r2, r3
 800210a:	73bb      	strb	r3, [r7, #14]

	int adr = 2; //       
 800210c:	f04f 0302 	mov.w	r3, #2
 8002110:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0; i < pict_height_bank; i++) { //   ( )
 8002112:	f04f 0300 	mov.w	r3, #0
 8002116:	74fb      	strb	r3, [r7, #19]
 8002118:	e058      	b.n	80021cc <nlcd_Pict+0x118>

		if (i < ((NLCD_Y_RES / 8) + 1)) //      
 800211a:	7cfb      	ldrb	r3, [r7, #19]
 800211c:	2b08      	cmp	r3, #8
 800211e:	d851      	bhi.n	80021c4 <nlcd_Pict+0x110>
				{
			//   
			nlcd_xcurr = x;
 8002120:	4b2e      	ldr	r3, [pc, #184]	; (80021dc <nlcd_Pict+0x128>)
 8002122:	79fa      	ldrb	r2, [r7, #7]
 8002124:	701a      	strb	r2, [r3, #0]
			nlcd_ycurr = y_pos_in_bank + i;
 8002126:	7bba      	ldrb	r2, [r7, #14]
 8002128:	7cfb      	ldrb	r3, [r7, #19]
 800212a:	18d3      	adds	r3, r2, r3
 800212c:	b2da      	uxtb	r2, r3
 800212e:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <nlcd_Pict+0x12c>)
 8002130:	701a      	strb	r2, [r3, #0]

			nlcd_SendByte(CMD_LCD_MODE, (0xB0 | ((y_pos_in_bank + i) & 0x0F))); //    Y: 0100 yyyy
 8002132:	7bba      	ldrb	r2, [r7, #14]
 8002134:	7cfb      	ldrb	r3, [r7, #19]
 8002136:	18d3      	adds	r3, r2, r3
 8002138:	b2db      	uxtb	r3, r3
 800213a:	b2db      	uxtb	r3, r3
 800213c:	f003 030f 	and.w	r3, r3, #15
 8002140:	b2db      	uxtb	r3, r3
 8002142:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8002146:	b2db      	uxtb	r3, r3
 8002148:	b2db      	uxtb	r3, r3
 800214a:	f04f 0000 	mov.w	r0, #0
 800214e:	4619      	mov	r1, r3
 8002150:	f7ff ff1a 	bl	8001f88 <nlcd_SendByte>
			nlcd_SendByte(CMD_LCD_MODE, (0x00 | (x & 0x0F))); //    X: 0000 xxxx -  (x3 x2 x1 x0)
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	b2db      	uxtb	r3, r3
 800215c:	f04f 0000 	mov.w	r0, #0
 8002160:	4619      	mov	r1, r3
 8002162:	f7ff ff11 	bl	8001f88 <nlcd_SendByte>
			nlcd_SendByte(CMD_LCD_MODE, (0x10 | ((x >> 4) & 0x07))); //    X: 0010 0xxx -  (x6 x5 x4)
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800216c:	b2db      	uxtb	r3, r3
 800216e:	b2db      	uxtb	r3, r3
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	b2db      	uxtb	r3, r3
 8002176:	f043 0310 	orr.w	r3, r3, #16
 800217a:	b2db      	uxtb	r3, r3
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f04f 0000 	mov.w	r0, #0
 8002182:	4619      	mov	r1, r3
 8002184:	f7ff ff00 	bl	8001f88 <nlcd_SendByte>

			// 
			for (uint8_t j = 0; j < pict_width; j++) {
 8002188:	f04f 0300 	mov.w	r3, #0
 800218c:	74bb      	strb	r3, [r7, #18]
 800218e:	e015      	b.n	80021bc <nlcd_Pict+0x108>
				if ((x + j) < NLCD_X_RES)
 8002190:	79fa      	ldrb	r2, [r7, #7]
 8002192:	7cbb      	ldrb	r3, [r7, #18]
 8002194:	18d3      	adds	r3, r2, r3
 8002196:	2b5f      	cmp	r3, #95	; 0x5f
 8002198:	dc08      	bgt.n	80021ac <nlcd_Pict+0xf8>
					nlcd_SendByte(DATA_LCD_MODE,
							picture[adr]); //      
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	18d3      	adds	r3, r2, r3
			nlcd_SendByte(CMD_LCD_MODE, (0x10 | ((x >> 4) & 0x07))); //    X: 0010 0xxx -  (x6 x5 x4)

			// 
			for (uint8_t j = 0; j < pict_width; j++) {
				if ((x + j) < NLCD_X_RES)
					nlcd_SendByte(DATA_LCD_MODE,
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	f04f 0001 	mov.w	r0, #1
 80021a6:	4619      	mov	r1, r3
 80021a8:	f7ff feee 	bl	8001f88 <nlcd_SendByte>
							picture[adr]); //      
				adr++;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	f103 0301 	add.w	r3, r3, #1
 80021b2:	617b      	str	r3, [r7, #20]
			nlcd_SendByte(CMD_LCD_MODE, (0xB0 | ((y_pos_in_bank + i) & 0x0F))); //    Y: 0100 yyyy
			nlcd_SendByte(CMD_LCD_MODE, (0x00 | (x & 0x0F))); //    X: 0000 xxxx -  (x3 x2 x1 x0)
			nlcd_SendByte(CMD_LCD_MODE, (0x10 | ((x >> 4) & 0x07))); //    X: 0010 0xxx -  (x6 x5 x4)

			// 
			for (uint8_t j = 0; j < pict_width; j++) {
 80021b4:	7cbb      	ldrb	r3, [r7, #18]
 80021b6:	f103 0301 	add.w	r3, r3, #1
 80021ba:	74bb      	strb	r3, [r7, #18]
 80021bc:	7cba      	ldrb	r2, [r7, #18]
 80021be:	7c7b      	ldrb	r3, [r7, #17]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d3e5      	bcc.n	8002190 <nlcd_Pict+0xdc>
			+ ((pict_height % 8) > 0 ? 1 : 0); //    
	uint8_t y_pos_in_bank = y / 8 + ((y % 8) > 0 ? 1 : 0); //   y   (  8 .)

	int adr = 2; //       

	for (uint8_t i = 0; i < pict_height_bank; i++) { //   ( )
 80021c4:	7cfb      	ldrb	r3, [r7, #19]
 80021c6:	f103 0301 	add.w	r3, r3, #1
 80021ca:	74fb      	strb	r3, [r7, #19]
 80021cc:	7cfa      	ldrb	r2, [r7, #19]
 80021ce:	7bfb      	ldrb	r3, [r7, #15]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d3a2      	bcc.n	800211a <nlcd_Pict+0x66>
							picture[adr]); //      
				adr++;
			}
		}
	}
}
 80021d4:	f107 0718 	add.w	r7, r7, #24
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20000370 	.word	0x20000370
 80021e0:	20000371 	.word	0x20000371

080021e4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b087      	sub	sp, #28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
 80021f0:	2300      	movs	r3, #0
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	230f      	movs	r3, #15
 80021f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	78db      	ldrb	r3, [r3, #3]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d042      	beq.n	8002286 <NVIC_Init+0xa2>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8002200:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8002204:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	43db      	mvns	r3, r3
 800220c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	f1c3 0304 	rsb	r3, r3, #4
 800221a:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	fa22 f303 	lsr.w	r3, r2, r3
 8002224:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	785b      	ldrb	r3, [r3, #1]
 800222a:	461a      	mov	r2, r3
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	789b      	ldrb	r3, [r3, #2]
 8002238:	461a      	mov	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4013      	ands	r3, r2
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	4313      	orrs	r3, r2
 8002242:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	011b      	lsls	r3, r3, #4
 8002248:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800224a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800224e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	7812      	ldrb	r2, [r2, #0]
 8002256:	4611      	mov	r1, r2
 8002258:	697a      	ldr	r2, [r7, #20]
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	440b      	add	r3, r1
 800225e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002262:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8002266:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	7812      	ldrb	r2, [r2, #0]
 800226e:	0952      	lsrs	r2, r2, #5
 8002270:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002272:	6879      	ldr	r1, [r7, #4]
 8002274:	7809      	ldrb	r1, [r1, #0]
 8002276:	f001 011f 	and.w	r1, r1, #31
 800227a:	2001      	movs	r0, #1
 800227c:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002284:	e011      	b.n	80022aa <NVIC_Init+0xc6>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002286:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800228a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	7812      	ldrb	r2, [r2, #0]
 8002292:	0952      	lsrs	r2, r2, #5
 8002294:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	7809      	ldrb	r1, [r1, #0]
 800229a:	f001 011f 	and.w	r1, r1, #31
 800229e:	2001      	movs	r0, #1
 80022a0:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80022a4:	3220      	adds	r2, #32
 80022a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80022aa:	371c      	adds	r7, #28
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	4b1a      	ldr	r3, [pc, #104]	; (8002328 <ADC_DeInit+0x74>)
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d10c      	bne.n	80022de <ADC_DeInit+0x2a>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 80022c4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80022c8:	f04f 0101 	mov.w	r1, #1
 80022cc:	f000 fbbc 	bl	8002a48 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 80022d0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80022d4:	f04f 0100 	mov.w	r1, #0
 80022d8:	f000 fbb6 	bl	8002a48 <RCC_APB2PeriphResetCmd>
 80022dc:	e020      	b.n	8002320 <ADC_DeInit+0x6c>
  }
  else if (ADCx == ADC2)
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	4b12      	ldr	r3, [pc, #72]	; (800232c <ADC_DeInit+0x78>)
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d10c      	bne.n	8002300 <ADC_DeInit+0x4c>
  {
    /* Enable ADC2 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 80022e6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80022ea:	f04f 0101 	mov.w	r1, #1
 80022ee:	f000 fbab 	bl	8002a48 <RCC_APB2PeriphResetCmd>
    /* Release ADC2 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 80022f2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80022f6:	f04f 0100 	mov.w	r1, #0
 80022fa:	f000 fba5 	bl	8002a48 <RCC_APB2PeriphResetCmd>
 80022fe:	e00f      	b.n	8002320 <ADC_DeInit+0x6c>
  }
  else
  {
    if (ADCx == ADC3)
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	4b0b      	ldr	r3, [pc, #44]	; (8002330 <ADC_DeInit+0x7c>)
 8002304:	429a      	cmp	r2, r3
 8002306:	d10b      	bne.n	8002320 <ADC_DeInit+0x6c>
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8002308:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800230c:	f04f 0101 	mov.w	r1, #1
 8002310:	f000 fb9a 	bl	8002a48 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8002314:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002318:	f04f 0100 	mov.w	r1, #0
 800231c:	f000 fb94 	bl	8002a48 <RCC_APB2PeriphResetCmd>
    }
  }
}
 8002320:	f107 0708 	add.w	r7, r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40012400 	.word	0x40012400
 800232c:	40012800 	.word	0x40012800
 8002330:	40013c00 	.word	0x40013c00

08002334 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800233e:	f04f 0300 	mov.w	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002356:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800235a:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	791b      	ldrb	r3, [r3, #4]
 8002364:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002368:	4313      	orrs	r3, r2
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	4313      	orrs	r3, r2
 800236e:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <ADC_Init+0xac>)
 8002380:	4013      	ands	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	795b      	ldrb	r3, [r3, #5]
 8002392:	ea4f 0343 	mov.w	r3, r3, lsl #1
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8002396:	4313      	orrs	r3, r2
 8002398:	68fa      	ldr	r2, [r7, #12]
 800239a:	4313      	orrs	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a8:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80023b0:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	7c1b      	ldrb	r3, [r3, #16]
 80023b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	7afb      	ldrb	r3, [r7, #11]
 80023be:	4313      	orrs	r3, r2
 80023c0:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 80023c2:	7afb      	ldrb	r3, [r7, #11]
 80023c4:	ea4f 5303 	mov.w	r3, r3, lsl #20
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68fa      	ldr	r2, [r7, #12]
 80023d2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80023d4:	f107 0714 	add.w	r7, r7, #20
 80023d8:	46bd      	mov	sp, r7
 80023da:	bc80      	pop	{r7}
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	fff1f7fd 	.word	0xfff1f7fd

080023e4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80023f0:	78fb      	ldrb	r3, [r7, #3]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d006      	beq.n	8002404 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f043 0201 	orr.w	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	609a      	str	r2, [r3, #8]
 8002402:	e005      	b.n	8002410 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f023 0201 	bic.w	r2, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	609a      	str	r2, [r3, #8]
  }
}
 8002410:	f107 070c 	add.w	r7, r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop

0800241c <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	460a      	mov	r2, r1
 8002428:	807a      	strh	r2, [r7, #2]
 800242a:	707b      	strb	r3, [r7, #1]
  uint8_t itmask = 0;
 800242c:	f04f 0300 	mov.w	r3, #0
 8002430:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8002432:	887b      	ldrh	r3, [r7, #2]
 8002434:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
 8002436:	787b      	ldrb	r3, [r7, #1]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d006      	beq.n	800244a <ADC_ITConfig+0x2e>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	7bfb      	ldrb	r3, [r7, #15]
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	605a      	str	r2, [r3, #4]
 8002448:	e007      	b.n	800245a <ADC_ITConfig+0x3e>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	7bfb      	ldrb	r3, [r7, #15]
 8002450:	ea6f 0303 	mvn.w	r3, r3
 8002454:	401a      	ands	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	605a      	str	r2, [r3, #4]
  }
}
 800245a:	f107 0714 	add.w	r7, r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f043 0208 	orr.w	r2, r3, #8
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	609a      	str	r2, [r3, #8]
}
 8002478:	f107 070c 	add.w	r7, r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop

08002484 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 800248c:	f04f 0300 	mov.w	r3, #0
 8002490:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <ADC_GetResetCalibrationStatus+0x22>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 800249e:	f04f 0301 	mov.w	r3, #1
 80024a2:	73fb      	strb	r3, [r7, #15]
 80024a4:	e002      	b.n	80024ac <ADC_GetResetCalibrationStatus+0x28>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 80024a6:	f04f 0300 	mov.w	r3, #0
 80024aa:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	f107 0714 	add.w	r7, r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop

080024bc <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f043 0204 	orr.w	r2, r3, #4
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	609a      	str	r2, [r3, #8]
}
 80024d0:	f107 070c 	add.w	r7, r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bc80      	pop	{r7}
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop

080024dc <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80024e4:	f04f 0300 	mov.w	r3, #0
 80024e8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <ADC_GetCalibrationStatus+0x22>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 80024f6:	f04f 0301 	mov.w	r3, #1
 80024fa:	73fb      	strb	r3, [r7, #15]
 80024fc:	e002      	b.n	8002504 <ADC_GetCalibrationStatus+0x28>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 80024fe:	f04f 0300 	mov.w	r3, #0
 8002502:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8002504:	7bfb      	ldrb	r3, [r7, #15]
}
 8002506:	4618      	mov	r0, r3
 8002508:	f107 0714 	add.w	r7, r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop

08002514 <ADC_ExternalTrigInjectedConvConfig>:
  *     @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not
  *                                          by external trigger (for ADC1, ADC2 and ADC3)
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800251e:	f04f 0300 	mov.w	r3, #0
 8002522:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	60fb      	str	r3, [r7, #12]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002530:	60fb      	str	r3, [r7, #12]
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	4313      	orrs	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	609a      	str	r2, [r3, #8]
}
 8002540:	f107 0714 	add.w	r7, r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop

0800254c <ADC_SoftwareStartInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	460b      	mov	r3, r1
 8002556:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002558:	78fb      	ldrb	r3, [r7, #3]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d006      	beq.n	800256c <ADC_SoftwareStartInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f443 1202 	orr.w	r2, r3, #2129920	; 0x208000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	609a      	str	r2, [r3, #8]
 800256a:	e005      	b.n	8002578 <ADC_SoftwareStartInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f423 1202 	bic.w	r2, r3, #2129920	; 0x208000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	609a      	str	r2, [r3, #8]
  }
}
 8002578:	f107 070c 	add.w	r7, r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop

08002584 <ADC_InjectedChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8002584:	b480      	push	{r7}
 8002586:	b087      	sub	sp, #28
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	70f9      	strb	r1, [r7, #3]
 800258e:	70ba      	strb	r2, [r7, #2]
 8002590:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	f04f 0300 	mov.w	r3, #0
 800259c:	613b      	str	r3, [r7, #16]
 800259e:	f04f 0300 	mov.w	r3, #0
 80025a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80025a4:	78fb      	ldrb	r3, [r7, #3]
 80025a6:	2b09      	cmp	r3, #9
 80025a8:	d927      	bls.n	80025fa <ADC_InjectedChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80025b0:	78fa      	ldrb	r2, [r7, #3]
 80025b2:	4613      	mov	r3, r2
 80025b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80025b8:	189b      	adds	r3, r3, r2
 80025ba:	f1a3 031e 	sub.w	r3, r3, #30
 80025be:	f04f 0207 	mov.w	r2, #7
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	ea6f 0303 	mvn.w	r3, r3
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	4013      	ands	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 80025d4:	7879      	ldrb	r1, [r7, #1]
 80025d6:	78fa      	ldrb	r2, [r7, #3]
 80025d8:	4613      	mov	r3, r2
 80025da:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80025de:	189b      	adds	r3, r3, r2
 80025e0:	f1a3 031e 	sub.w	r3, r3, #30
 80025e4:	fa01 f303 	lsl.w	r3, r1, r3
 80025e8:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	60da      	str	r2, [r3, #12]
 80025f8:	e022      	b.n	8002640 <ADC_InjectedChannelConfig+0xbc>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8002600:	78fa      	ldrb	r2, [r7, #3]
 8002602:	4613      	mov	r3, r2
 8002604:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002608:	189b      	adds	r3, r3, r2
 800260a:	f04f 0207 	mov.w	r2, #7
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	ea6f 0303 	mvn.w	r3, r3
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	4013      	ands	r3, r2
 800261e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8002620:	7879      	ldrb	r1, [r7, #1]
 8002622:	78fa      	ldrb	r2, [r7, #3]
 8002624:	4613      	mov	r3, r2
 8002626:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800262a:	189b      	adds	r3, r3, r2
 800262c:	fa01 f303 	lsl.w	r3, r1, r3
 8002630:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	697a      	ldr	r2, [r7, #20]
 800263e:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002644:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800264c:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8002650:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	ea6f 0303 	mvn.w	r3, r3
 800265a:	b2da      	uxtb	r2, r3
 800265c:	78bb      	ldrb	r3, [r7, #2]
 800265e:	18d3      	adds	r3, r2, r3
 8002660:	b2db      	uxtb	r3, r3
 8002662:	f103 0303 	add.w	r3, r3, #3
 8002666:	b2db      	uxtb	r3, r3
 8002668:	461a      	mov	r2, r3
 800266a:	4613      	mov	r3, r2
 800266c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002670:	189b      	adds	r3, r3, r2
 8002672:	f04f 021f 	mov.w	r2, #31
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	ea6f 0303 	mvn.w	r3, r3
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	4013      	ands	r3, r2
 8002686:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8002688:	78f9      	ldrb	r1, [r7, #3]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	b2db      	uxtb	r3, r3
 800268e:	ea6f 0303 	mvn.w	r3, r3
 8002692:	b2da      	uxtb	r2, r3
 8002694:	78bb      	ldrb	r3, [r7, #2]
 8002696:	18d3      	adds	r3, r2, r3
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f103 0303 	add.w	r3, r3, #3
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	461a      	mov	r2, r3
 80026a2:	4613      	mov	r3, r2
 80026a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026a8:	189b      	adds	r3, r3, r2
 80026aa:	fa01 f303 	lsl.w	r3, r1, r3
 80026ae:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	639a      	str	r2, [r3, #56]	; 0x38
}
 80026be:	f107 071c 	add.w	r7, r7, #28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *   This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 80026d4:	f04f 0300 	mov.w	r3, #0
 80026d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e4:	60fb      	str	r3, [r7, #12]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80026ec:	60fb      	str	r3, [r7, #12]
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	f103 33ff 	add.w	r3, r3, #4294967295
 80026f4:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	ea4f 5303 	mov.w	r3, r3, lsl #20
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	4313      	orrs	r3, r2
 8002700:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002708:	f107 0714 	add.w	r7, r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop

08002714 <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8002720:	f04f 0300 	mov.w	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_Offset;
 800272a:	78fa      	ldrb	r2, [r7, #3]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	18d3      	adds	r3, r2, r3
 8002730:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8002734:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	b29b      	uxth	r3, r3
}
 800273c:	4618      	mov	r0, r3
 800273e:	f107 0714 	add.w	r7, r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr

08002748 <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 8002754:	f04f 0300 	mov.w	r3, #0
 8002758:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 800275a:	887b      	ldrh	r3, [r7, #2]
 800275c:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8002760:	b29b      	uxth	r3, r3
 8002762:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	ea6f 0203 	mvn.w	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	601a      	str	r2, [r3, #0]
}
 800276e:	f107 0714 	add.w	r7, r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr

08002778 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002778:	b480      	push	{r7}
 800277a:	b089      	sub	sp, #36	; 0x24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8002782:	f04f 0300 	mov.w	r3, #0
 8002786:	61fb      	str	r3, [r7, #28]
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	613b      	str	r3, [r7, #16]
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	61bb      	str	r3, [r7, #24]
 8002794:	f04f 0300 	mov.w	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 800279a:	f04f 0300 	mov.w	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
 80027a0:	f04f 0300 	mov.w	r3, #0
 80027a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	78db      	ldrb	r3, [r3, #3]
 80027aa:	f003 030f 	and.w	r3, r3, #15
 80027ae:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	78db      	ldrb	r3, [r3, #3]
 80027b4:	f003 0310 	and.w	r3, r3, #16
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d004      	beq.n	80027c6 <GPIO_Init+0x4e>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	789b      	ldrb	r3, [r3, #2]
 80027c0:	69fa      	ldr	r2, [r7, #28]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d04e      	beq.n	800286e <GPIO_Init+0xf6>
  {
    tmpreg = GPIOx->CRL;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80027d6:	f04f 0300 	mov.w	r3, #0
 80027da:	61bb      	str	r3, [r7, #24]
 80027dc:	e041      	b.n	8002862 <GPIO_Init+0xea>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	f04f 0201 	mov.w	r2, #1
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	881b      	ldrh	r3, [r3, #0]
 80027ee:	461a      	mov	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4013      	ands	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d12d      	bne.n	800285a <GPIO_Init+0xe2>
      {
        pos = pinpos << 2;
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002804:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f04f 020f 	mov.w	r2, #15
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	ea6f 0303 	mvn.w	r3, r3
 8002818:	697a      	ldr	r2, [r7, #20]
 800281a:	4013      	ands	r3, r2
 800281c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	69fa      	ldr	r2, [r7, #28]
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	4313      	orrs	r3, r2
 800282a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	78db      	ldrb	r3, [r3, #3]
 8002830:	2b28      	cmp	r3, #40	; 0x28
 8002832:	d107      	bne.n	8002844 <GPIO_Init+0xcc>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	f04f 0201 	mov.w	r2, #1
 800283a:	fa02 f203 	lsl.w	r2, r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	615a      	str	r2, [r3, #20]
 8002842:	e00a      	b.n	800285a <GPIO_Init+0xe2>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	78db      	ldrb	r3, [r3, #3]
 8002848:	2b48      	cmp	r3, #72	; 0x48
 800284a:	d106      	bne.n	800285a <GPIO_Init+0xe2>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	f04f 0201 	mov.w	r2, #1
 8002852:	fa02 f203 	lsl.w	r2, r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	f103 0301 	add.w	r3, r3, #1
 8002860:	61bb      	str	r3, [r7, #24]
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	2b07      	cmp	r3, #7
 8002866:	d9ba      	bls.n	80027de <GPIO_Init+0x66>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	697a      	ldr	r2, [r7, #20]
 800286c:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	881b      	ldrh	r3, [r3, #0]
 8002872:	2bff      	cmp	r3, #255	; 0xff
 8002874:	d953      	bls.n	800291e <GPIO_Init+0x1a6>
  {
    tmpreg = GPIOx->CRH;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800287c:	f04f 0300 	mov.w	r3, #0
 8002880:	61bb      	str	r3, [r7, #24]
 8002882:	e046      	b.n	8002912 <GPIO_Init+0x19a>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	f103 0308 	add.w	r3, r3, #8
 800288a:	f04f 0201 	mov.w	r2, #1
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	4013      	ands	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d130      	bne.n	800290a <GPIO_Init+0x192>
      {
        pos = pinpos << 2;
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028ae:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f04f 020f 	mov.w	r2, #15
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	ea6f 0303 	mvn.w	r3, r3
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	4013      	ands	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	69fa      	ldr	r2, [r7, #28]
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	697a      	ldr	r2, [r7, #20]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	78db      	ldrb	r3, [r3, #3]
 80028da:	2b28      	cmp	r3, #40	; 0x28
 80028dc:	d108      	bne.n	80028f0 <GPIO_Init+0x178>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	f103 0308 	add.w	r3, r3, #8
 80028e4:	f04f 0201 	mov.w	r2, #1
 80028e8:	fa02 f203 	lsl.w	r2, r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	78db      	ldrb	r3, [r3, #3]
 80028f4:	2b48      	cmp	r3, #72	; 0x48
 80028f6:	d108      	bne.n	800290a <GPIO_Init+0x192>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	f103 0308 	add.w	r3, r3, #8
 80028fe:	f04f 0201 	mov.w	r2, #1
 8002902:	fa02 f203 	lsl.w	r2, r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	f103 0301 	add.w	r3, r3, #1
 8002910:	61bb      	str	r3, [r7, #24]
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2b07      	cmp	r3, #7
 8002916:	d9b5      	bls.n	8002884 <GPIO_Init+0x10c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	605a      	str	r2, [r3, #4]
  }
}
 800291e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002936:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f04f 0202 	mov.w	r2, #2
 800293e:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f04f 0204 	mov.w	r2, #4
 8002946:	70da      	strb	r2, [r3, #3]
}
 8002948:	f107 070c 	add.w	r7, r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop

08002954 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	460b      	mov	r3, r1
 800295e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8002960:	f04f 0300 	mov.w	r3, #0
 8002964:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689a      	ldr	r2, [r3, #8]
 800296a:	887b      	ldrh	r3, [r7, #2]
 800296c:	4013      	ands	r3, r2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8002972:	f04f 0301 	mov.w	r3, #1
 8002976:	73fb      	strb	r3, [r7, #15]
 8002978:	e002      	b.n	8002980 <GPIO_ReadInputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002980:	7bfb      	ldrb	r3, [r7, #15]
}
 8002982:	4618      	mov	r0, r3
 8002984:	f107 0714 	add.w	r7, r7, #20
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop

08002990 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002998:	f04f 0300 	mov.w	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 800299e:	4b09      	ldr	r3, [pc, #36]	; (80029c4 <RCC_ADCCLKConfig+0x34>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80029aa:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80029b4:	4b03      	ldr	r3, [pc, #12]	; (80029c4 <RCC_ADCCLKConfig+0x34>)
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	605a      	str	r2, [r3, #4]
}
 80029ba:	f107 0714 	add.w	r7, r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	40021000 	.word	0x40021000

080029c8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80029d4:	78fb      	ldrb	r3, [r7, #3]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d006      	beq.n	80029e8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80029da:	4b0a      	ldr	r3, [pc, #40]	; (8002a04 <RCC_APB2PeriphClockCmd+0x3c>)
 80029dc:	4a09      	ldr	r2, [pc, #36]	; (8002a04 <RCC_APB2PeriphClockCmd+0x3c>)
 80029de:	6991      	ldr	r1, [r2, #24]
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	619a      	str	r2, [r3, #24]
 80029e6:	e007      	b.n	80029f8 <RCC_APB2PeriphClockCmd+0x30>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <RCC_APB2PeriphClockCmd+0x3c>)
 80029ea:	4a06      	ldr	r2, [pc, #24]	; (8002a04 <RCC_APB2PeriphClockCmd+0x3c>)
 80029ec:	6991      	ldr	r1, [r2, #24]
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	ea6f 0202 	mvn.w	r2, r2
 80029f4:	400a      	ands	r2, r1
 80029f6:	619a      	str	r2, [r3, #24]
  }
}
 80029f8:	f107 070c 	add.w	r7, r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bc80      	pop	{r7}
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	40021000 	.word	0x40021000

08002a08 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a14:	78fb      	ldrb	r3, [r7, #3]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d006      	beq.n	8002a28 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002a1a:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <RCC_APB1PeriphClockCmd+0x3c>)
 8002a1c:	4a09      	ldr	r2, [pc, #36]	; (8002a44 <RCC_APB1PeriphClockCmd+0x3c>)
 8002a1e:	69d1      	ldr	r1, [r2, #28]
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	61da      	str	r2, [r3, #28]
 8002a26:	e007      	b.n	8002a38 <RCC_APB1PeriphClockCmd+0x30>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002a28:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <RCC_APB1PeriphClockCmd+0x3c>)
 8002a2a:	4a06      	ldr	r2, [pc, #24]	; (8002a44 <RCC_APB1PeriphClockCmd+0x3c>)
 8002a2c:	69d1      	ldr	r1, [r2, #28]
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	ea6f 0202 	mvn.w	r2, r2
 8002a34:	400a      	ands	r2, r1
 8002a36:	61da      	str	r2, [r3, #28]
  }
}
 8002a38:	f107 070c 	add.w	r7, r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bc80      	pop	{r7}
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	40021000 	.word	0x40021000

08002a48 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	460b      	mov	r3, r1
 8002a52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a54:	78fb      	ldrb	r3, [r7, #3]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d006      	beq.n	8002a68 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8002a5a:	4b0a      	ldr	r3, [pc, #40]	; (8002a84 <RCC_APB2PeriphResetCmd+0x3c>)
 8002a5c:	4a09      	ldr	r2, [pc, #36]	; (8002a84 <RCC_APB2PeriphResetCmd+0x3c>)
 8002a5e:	68d1      	ldr	r1, [r2, #12]
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	60da      	str	r2, [r3, #12]
 8002a66:	e007      	b.n	8002a78 <RCC_APB2PeriphResetCmd+0x30>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8002a68:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <RCC_APB2PeriphResetCmd+0x3c>)
 8002a6a:	4a06      	ldr	r2, [pc, #24]	; (8002a84 <RCC_APB2PeriphResetCmd+0x3c>)
 8002a6c:	68d1      	ldr	r1, [r2, #12]
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	ea6f 0202 	mvn.w	r2, r2
 8002a74:	400a      	ands	r2, r1
 8002a76:	60da      	str	r2, [r3, #12]
  }
}
 8002a78:	f107 070c 	add.w	r7, r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bc80      	pop	{r7}
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	40021000 	.word	0x40021000

08002a88 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8002a92:	f04f 0300 	mov.w	r3, #0
 8002a96:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	881b      	ldrh	r3, [r3, #0]
 8002a9c:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	4b2e      	ldr	r3, [pc, #184]	; (8002b5c <TIM_TimeBaseInit+0xd4>)
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d013      	beq.n	8002ace <TIM_TimeBaseInit+0x46>
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	4b2d      	ldr	r3, [pc, #180]	; (8002b60 <TIM_TimeBaseInit+0xd8>)
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d00f      	beq.n	8002ace <TIM_TimeBaseInit+0x46>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ab4:	d00b      	beq.n	8002ace <TIM_TimeBaseInit+0x46>
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	4b2a      	ldr	r3, [pc, #168]	; (8002b64 <TIM_TimeBaseInit+0xdc>)
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d007      	beq.n	8002ace <TIM_TimeBaseInit+0x46>
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	4b29      	ldr	r3, [pc, #164]	; (8002b68 <TIM_TimeBaseInit+0xe0>)
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d003      	beq.n	8002ace <TIM_TimeBaseInit+0x46>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	4b28      	ldr	r3, [pc, #160]	; (8002b6c <TIM_TimeBaseInit+0xe4>)
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d108      	bne.n	8002ae0 <TIM_TimeBaseInit+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8002ace:	89fb      	ldrh	r3, [r7, #14]
 8002ad0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ad4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	885a      	ldrh	r2, [r3, #2]
 8002ada:	89fb      	ldrh	r3, [r7, #14]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	4b23      	ldr	r3, [pc, #140]	; (8002b70 <TIM_TimeBaseInit+0xe8>)
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d00c      	beq.n	8002b02 <TIM_TimeBaseInit+0x7a>
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	4b22      	ldr	r3, [pc, #136]	; (8002b74 <TIM_TimeBaseInit+0xec>)
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d008      	beq.n	8002b02 <TIM_TimeBaseInit+0x7a>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8002af0:	89fb      	ldrh	r3, [r7, #14]
 8002af2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002af6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	88da      	ldrh	r2, [r3, #6]
 8002afc:	89fb      	ldrh	r3, [r7, #14]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	89fa      	ldrh	r2, [r7, #14]
 8002b06:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	889a      	ldrh	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	881a      	ldrh	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	4b10      	ldr	r3, [pc, #64]	; (8002b5c <TIM_TimeBaseInit+0xd4>)
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d00f      	beq.n	8002b40 <TIM_TimeBaseInit+0xb8>
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	4b0f      	ldr	r3, [pc, #60]	; (8002b60 <TIM_TimeBaseInit+0xd8>)
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d00b      	beq.n	8002b40 <TIM_TimeBaseInit+0xb8>
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	4b13      	ldr	r3, [pc, #76]	; (8002b78 <TIM_TimeBaseInit+0xf0>)
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d007      	beq.n	8002b40 <TIM_TimeBaseInit+0xb8>
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	4b12      	ldr	r3, [pc, #72]	; (8002b7c <TIM_TimeBaseInit+0xf4>)
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d003      	beq.n	8002b40 <TIM_TimeBaseInit+0xb8>
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	4b11      	ldr	r3, [pc, #68]	; (8002b80 <TIM_TimeBaseInit+0xf8>)
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d104      	bne.n	8002b4a <TIM_TimeBaseInit+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	7a1b      	ldrb	r3, [r3, #8]
 8002b44:	461a      	mov	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f04f 0201 	mov.w	r2, #1
 8002b50:	829a      	strh	r2, [r3, #20]
}
 8002b52:	f107 0714 	add.w	r7, r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr
 8002b5c:	40012c00 	.word	0x40012c00
 8002b60:	40013400 	.word	0x40013400
 8002b64:	40000400 	.word	0x40000400
 8002b68:	40000800 	.word	0x40000800
 8002b6c:	40000c00 	.word	0x40000c00
 8002b70:	40001000 	.word	0x40001000
 8002b74:	40001400 	.word	0x40001400
 8002b78:	40014000 	.word	0x40014000
 8002b7c:	40014400 	.word	0x40014400
 8002b80:	40014800 	.word	0x40014800

08002b84 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002b8e:	f04f 0300 	mov.w	r3, #0
 8002b92:	817b      	strh	r3, [r7, #10]
 8002b94:	f04f 0300 	mov.w	r3, #0
 8002b98:	81fb      	strh	r3, [r7, #14]
 8002b9a:	f04f 0300 	mov.w	r3, #0
 8002b9e:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	8c1b      	ldrh	r3, [r3, #32]
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	f023 0301 	bic.w	r3, r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	8c1b      	ldrh	r3, [r3, #32]
 8002bb4:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	889b      	ldrh	r3, [r3, #4]
 8002bba:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	8b1b      	ldrh	r3, [r3, #24]
 8002bc0:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8002bc2:	897b      	ldrh	r3, [r7, #10]
 8002bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bc8:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8002bca:	897b      	ldrh	r3, [r7, #10]
 8002bcc:	f023 0303 	bic.w	r3, r3, #3
 8002bd0:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	881a      	ldrh	r2, [r3, #0]
 8002bd6:	897b      	ldrh	r3, [r7, #10]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8002bdc:	89fb      	ldrh	r3, [r7, #14]
 8002bde:	f023 0302 	bic.w	r3, r3, #2
 8002be2:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	891a      	ldrh	r2, [r3, #8]
 8002be8:	89fb      	ldrh	r3, [r7, #14]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	885a      	ldrh	r2, [r3, #2]
 8002bf2:	89fb      	ldrh	r3, [r7, #14]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	4b24      	ldr	r3, [pc, #144]	; (8002c8c <TIM_OC1Init+0x108>)
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d00f      	beq.n	8002c20 <TIM_OC1Init+0x9c>
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	4b23      	ldr	r3, [pc, #140]	; (8002c90 <TIM_OC1Init+0x10c>)
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d00b      	beq.n	8002c20 <TIM_OC1Init+0x9c>
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	4b22      	ldr	r3, [pc, #136]	; (8002c94 <TIM_OC1Init+0x110>)
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d007      	beq.n	8002c20 <TIM_OC1Init+0x9c>
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <TIM_OC1Init+0x114>)
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d003      	beq.n	8002c20 <TIM_OC1Init+0x9c>
     (TIMx == TIM16)|| (TIMx == TIM17))
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	4b20      	ldr	r3, [pc, #128]	; (8002c9c <TIM_OC1Init+0x118>)
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d123      	bne.n	8002c68 <TIM_OC1Init+0xe4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8002c20:	89fb      	ldrh	r3, [r7, #14]
 8002c22:	f023 0308 	bic.w	r3, r3, #8
 8002c26:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	895a      	ldrh	r2, [r3, #10]
 8002c2c:	89fb      	ldrh	r3, [r7, #14]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8002c32:	89fb      	ldrh	r3, [r7, #14]
 8002c34:	f023 0304 	bic.w	r3, r3, #4
 8002c38:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	889a      	ldrh	r2, [r3, #4]
 8002c3e:	89fb      	ldrh	r3, [r7, #14]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8002c44:	89bb      	ldrh	r3, [r7, #12]
 8002c46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c4a:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8002c4c:	89bb      	ldrh	r3, [r7, #12]
 8002c4e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c52:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	899a      	ldrh	r2, [r3, #12]
 8002c58:	89bb      	ldrh	r3, [r7, #12]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	89da      	ldrh	r2, [r3, #14]
 8002c62:	89bb      	ldrh	r3, [r7, #12]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	89ba      	ldrh	r2, [r7, #12]
 8002c6c:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	897a      	ldrh	r2, [r7, #10]
 8002c72:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	88da      	ldrh	r2, [r3, #6]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	89fa      	ldrh	r2, [r7, #14]
 8002c80:	841a      	strh	r2, [r3, #32]
}
 8002c82:	f107 0714 	add.w	r7, r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr
 8002c8c:	40012c00 	.word	0x40012c00
 8002c90:	40013400 	.word	0x40013400
 8002c94:	40014000 	.word	0x40014000
 8002c98:	40014400 	.word	0x40014400
 8002c9c:	40014800 	.word	0x40014800

08002ca0 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002caa:	f04f 0300 	mov.w	r3, #0
 8002cae:	817b      	strh	r3, [r7, #10]
 8002cb0:	f04f 0300 	mov.w	r3, #0
 8002cb4:	81fb      	strh	r3, [r7, #14]
 8002cb6:	f04f 0300 	mov.w	r3, #0
 8002cba:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	8c1b      	ldrh	r3, [r3, #32]
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	f023 0310 	bic.w	r3, r3, #16
 8002cc6:	b29a      	uxth	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	8c1b      	ldrh	r3, [r3, #32]
 8002cd0:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	889b      	ldrh	r3, [r3, #4]
 8002cd6:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	8b1b      	ldrh	r3, [r3, #24]
 8002cdc:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8002cde:	897b      	ldrh	r3, [r7, #10]
 8002ce0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ce4:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 8002ce6:	897b      	ldrh	r3, [r7, #10]
 8002ce8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cec:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	897b      	ldrh	r3, [r7, #10]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8002cfe:	89fb      	ldrh	r3, [r7, #14]
 8002d00:	f023 0320 	bic.w	r3, r3, #32
 8002d04:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	891b      	ldrh	r3, [r3, #8]
 8002d0a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	89fb      	ldrh	r3, [r7, #14]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	885b      	ldrh	r3, [r3, #2]
 8002d1a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	89fb      	ldrh	r3, [r7, #14]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	4b24      	ldr	r3, [pc, #144]	; (8002dbc <TIM_OC2Init+0x11c>)
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d003      	beq.n	8002d36 <TIM_OC2Init+0x96>
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	4b23      	ldr	r3, [pc, #140]	; (8002dc0 <TIM_OC2Init+0x120>)
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d12f      	bne.n	8002d96 <TIM_OC2Init+0xf6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8002d36:	89fb      	ldrh	r3, [r7, #14]
 8002d38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d3c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	895b      	ldrh	r3, [r3, #10]
 8002d42:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	89fb      	ldrh	r3, [r7, #14]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8002d4e:	89fb      	ldrh	r3, [r7, #14]
 8002d50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d54:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	889b      	ldrh	r3, [r3, #4]
 8002d5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	89fb      	ldrh	r3, [r7, #14]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 8002d66:	89bb      	ldrh	r3, [r7, #12]
 8002d68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d6c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8002d6e:	89bb      	ldrh	r3, [r7, #12]
 8002d70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d74:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	899b      	ldrh	r3, [r3, #12]
 8002d7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	89bb      	ldrh	r3, [r7, #12]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	89db      	ldrh	r3, [r3, #14]
 8002d8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	89bb      	ldrh	r3, [r7, #12]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	89ba      	ldrh	r2, [r7, #12]
 8002d9a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	897a      	ldrh	r2, [r7, #10]
 8002da0:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	88da      	ldrh	r2, [r3, #6]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	89fa      	ldrh	r2, [r7, #14]
 8002dae:	841a      	strh	r2, [r3, #32]
}
 8002db0:	f107 0714 	add.w	r7, r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	40012c00 	.word	0x40012c00
 8002dc0:	40013400 	.word	0x40013400

08002dc4 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002dce:	f04f 0300 	mov.w	r3, #0
 8002dd2:	817b      	strh	r3, [r7, #10]
 8002dd4:	f04f 0300 	mov.w	r3, #0
 8002dd8:	81fb      	strh	r3, [r7, #14]
 8002dda:	f04f 0300 	mov.w	r3, #0
 8002dde:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	8c1b      	ldrh	r3, [r3, #32]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	8c1b      	ldrh	r3, [r3, #32]
 8002df4:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	889b      	ldrh	r3, [r3, #4]
 8002dfa:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	8b9b      	ldrh	r3, [r3, #28]
 8002e00:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8002e02:	897b      	ldrh	r3, [r7, #10]
 8002e04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e08:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 8002e0a:	897b      	ldrh	r3, [r7, #10]
 8002e0c:	f023 0303 	bic.w	r3, r3, #3
 8002e10:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	881a      	ldrh	r2, [r3, #0]
 8002e16:	897b      	ldrh	r3, [r7, #10]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8002e1c:	89fb      	ldrh	r3, [r7, #14]
 8002e1e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002e22:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	891b      	ldrh	r3, [r3, #8]
 8002e28:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	89fb      	ldrh	r3, [r7, #14]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	885b      	ldrh	r3, [r3, #2]
 8002e38:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	89fb      	ldrh	r3, [r7, #14]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <TIM_OC3Init+0x114>)
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d003      	beq.n	8002e54 <TIM_OC3Init+0x90>
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	4b23      	ldr	r3, [pc, #140]	; (8002edc <TIM_OC3Init+0x118>)
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d12f      	bne.n	8002eb4 <TIM_OC3Init+0xf0>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8002e54:	89fb      	ldrh	r3, [r7, #14]
 8002e56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e5a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	895b      	ldrh	r3, [r3, #10]
 8002e60:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002e64:	b29a      	uxth	r2, r3
 8002e66:	89fb      	ldrh	r3, [r7, #14]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8002e6c:	89fb      	ldrh	r3, [r7, #14]
 8002e6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e72:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	889b      	ldrh	r3, [r3, #4]
 8002e78:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002e7c:	b29a      	uxth	r2, r3
 8002e7e:	89fb      	ldrh	r3, [r7, #14]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 8002e84:	89bb      	ldrh	r3, [r7, #12]
 8002e86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e8a:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8002e8c:	89bb      	ldrh	r3, [r7, #12]
 8002e8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e92:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	899b      	ldrh	r3, [r3, #12]
 8002e98:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	89bb      	ldrh	r3, [r7, #12]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	89db      	ldrh	r3, [r3, #14]
 8002ea8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	89bb      	ldrh	r3, [r7, #12]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	89ba      	ldrh	r2, [r7, #12]
 8002eb8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	897a      	ldrh	r2, [r7, #10]
 8002ebe:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	88da      	ldrh	r2, [r3, #6]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	89fa      	ldrh	r2, [r7, #14]
 8002ecc:	841a      	strh	r2, [r3, #32]
}
 8002ece:	f107 0714 	add.w	r7, r7, #20
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr
 8002ed8:	40012c00 	.word	0x40012c00
 8002edc:	40013400 	.word	0x40013400

08002ee0 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	81bb      	strh	r3, [r7, #12]
 8002ef0:	f04f 0300 	mov.w	r3, #0
 8002ef4:	817b      	strh	r3, [r7, #10]
 8002ef6:	f04f 0300 	mov.w	r3, #0
 8002efa:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	8c1b      	ldrh	r3, [r3, #32]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	8c1b      	ldrh	r3, [r3, #32]
 8002f10:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	889b      	ldrh	r3, [r3, #4]
 8002f16:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	8b9b      	ldrh	r3, [r3, #28]
 8002f1c:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8002f1e:	89bb      	ldrh	r3, [r7, #12]
 8002f20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f24:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 8002f26:	89bb      	ldrh	r3, [r7, #12]
 8002f28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f2c:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	89bb      	ldrh	r3, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8002f3e:	897b      	ldrh	r3, [r7, #10]
 8002f40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f44:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	891b      	ldrh	r3, [r3, #8]
 8002f4a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	897b      	ldrh	r3, [r7, #10]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	885b      	ldrh	r3, [r3, #2]
 8002f5a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	897b      	ldrh	r3, [r7, #10]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	4b12      	ldr	r3, [pc, #72]	; (8002fb4 <TIM_OC4Init+0xd4>)
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d003      	beq.n	8002f76 <TIM_OC4Init+0x96>
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	4b11      	ldr	r3, [pc, #68]	; (8002fb8 <TIM_OC4Init+0xd8>)
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d10b      	bne.n	8002f8e <TIM_OC4Init+0xae>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 8002f76:	89fb      	ldrh	r3, [r7, #14]
 8002f78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f7c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	899b      	ldrh	r3, [r3, #12]
 8002f82:	ea4f 1383 	mov.w	r3, r3, lsl #6
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	89fb      	ldrh	r3, [r7, #14]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	89fa      	ldrh	r2, [r7, #14]
 8002f92:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	89ba      	ldrh	r2, [r7, #12]
 8002f98:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	88da      	ldrh	r2, [r3, #6]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	897a      	ldrh	r2, [r7, #10]
 8002fa8:	841a      	strh	r2, [r3, #32]
}
 8002faa:	f107 0714 	add.w	r7, r7, #20
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bc80      	pop	{r7}
 8002fb2:	4770      	bx	lr
 8002fb4:	40012c00 	.word	0x40012c00
 8002fb8:	40013400 	.word	0x40013400

08002fbc <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fca:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f04f 0200 	mov.w	r2, #0
 8002fd2:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f04f 0200 	mov.w	r2, #0
 8002fda:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f04f 0200 	mov.w	r2, #0
 8002fe2:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f04f 0200 	mov.w	r2, #0
 8002fea:	721a      	strb	r2, [r3, #8]
}
 8002fec:	f107 070c 	add.w	r7, r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop

08002ff8 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	460b      	mov	r3, r1
 8003002:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003004:	78fb      	ldrb	r3, [r7, #3]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d008      	beq.n	800301c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	b29b      	uxth	r3, r3
 8003010:	f043 0301 	orr.w	r3, r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	801a      	strh	r2, [r3, #0]
 800301a:	e007      	b.n	800302c <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	881b      	ldrh	r3, [r3, #0]
 8003020:	b29b      	uxth	r3, r3
 8003022:	f023 0301 	bic.w	r3, r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	801a      	strh	r2, [r3, #0]
  }
}
 800302c:	f107 070c 	add.w	r7, r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop

08003038 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	4613      	mov	r3, r2
 8003042:	460a      	mov	r2, r1
 8003044:	807a      	strh	r2, [r7, #2]
 8003046:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003048:	787b      	ldrb	r3, [r7, #1]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d008      	beq.n	8003060 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	899b      	ldrh	r3, [r3, #12]
 8003052:	b29a      	uxth	r2, r3
 8003054:	887b      	ldrh	r3, [r7, #2]
 8003056:	4313      	orrs	r3, r2
 8003058:	b29a      	uxth	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	819a      	strh	r2, [r3, #12]
 800305e:	e00a      	b.n	8003076 <TIM_ITConfig+0x3e>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	899b      	ldrh	r3, [r3, #12]
 8003064:	b29a      	uxth	r2, r3
 8003066:	887b      	ldrh	r3, [r7, #2]
 8003068:	ea6f 0303 	mvn.w	r3, r3
 800306c:	b29b      	uxth	r3, r3
 800306e:	4013      	ands	r3, r2
 8003070:	b29a      	uxth	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	819a      	strh	r2, [r3, #12]
  }
}
 8003076:	f107 070c 	add.w	r7, r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	bc80      	pop	{r7}
 800307e:	4770      	bx	lr

08003080 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	8179      	strh	r1, [r7, #10]
 800308a:	813a      	strh	r2, [r7, #8]
 800308c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800308e:	f04f 0300 	mov.w	r3, #0
 8003092:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8003094:	f04f 0300 	mov.w	r3, #0
 8003098:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 800309a:	f04f 0300 	mov.w	r3, #0
 800309e:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	891b      	ldrh	r3, [r3, #8]
 80030a4:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	8b1b      	ldrh	r3, [r3, #24]
 80030aa:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8c1b      	ldrh	r3, [r3, #32]
 80030b0:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 80030b2:	8afb      	ldrh	r3, [r7, #22]
 80030b4:	f023 0307 	bic.w	r3, r3, #7
 80030b8:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 80030ba:	8afa      	ldrh	r2, [r7, #22]
 80030bc:	897b      	ldrh	r3, [r7, #10]
 80030be:	4313      	orrs	r3, r2
 80030c0:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 80030c2:	8abb      	ldrh	r3, [r7, #20]
 80030c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030c8:	f023 0303 	bic.w	r3, r3, #3
 80030cc:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80030ce:	8abb      	ldrh	r3, [r7, #20]
 80030d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 80030da:	8a7b      	ldrh	r3, [r7, #18]
 80030dc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80030e0:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80030e2:	88fb      	ldrh	r3, [r7, #6]
 80030e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	893b      	ldrh	r3, [r7, #8]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	8a7b      	ldrh	r3, [r7, #18]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8afa      	ldrh	r2, [r7, #22]
 80030fa:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8aba      	ldrh	r2, [r7, #20]
 8003100:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8a7a      	ldrh	r2, [r7, #18]
 8003106:	841a      	strh	r2, [r3, #32]
}
 8003108:	f107 071c 	add.w	r7, r7, #28
 800310c:	46bd      	mov	sp, r7
 800310e:	bc80      	pop	{r7}
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop

08003114 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	460b      	mov	r3, r1
 800311e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003120:	78fb      	ldrb	r3, [r7, #3]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d008      	beq.n	8003138 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	b29b      	uxth	r3, r3
 800312c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003130:	b29a      	uxth	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	801a      	strh	r2, [r3, #0]
 8003136:	e007      	b.n	8003148 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	881b      	ldrh	r3, [r3, #0]
 800313c:	b29b      	uxth	r3, r3
 800313e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003142:	b29a      	uxth	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	801a      	strh	r2, [r3, #0]
  }
}
 8003148:	f107 070c 	add.w	r7, r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop

08003154 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	460b      	mov	r3, r1
 800315e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	8b1b      	ldrh	r3, [r3, #24]
 800316a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800316c:	89fb      	ldrh	r3, [r7, #14]
 800316e:	f023 0308 	bic.w	r3, r3, #8
 8003172:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003174:	89fa      	ldrh	r2, [r7, #14]
 8003176:	887b      	ldrh	r3, [r7, #2]
 8003178:	4313      	orrs	r3, r2
 800317a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	89fa      	ldrh	r2, [r7, #14]
 8003180:	831a      	strh	r2, [r3, #24]
}
 8003182:	f107 0714 	add.w	r7, r7, #20
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr

0800318c <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	460b      	mov	r3, r1
 8003196:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	8b1b      	ldrh	r3, [r3, #24]
 80031a2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 80031a4:	89fb      	ldrh	r3, [r7, #14]
 80031a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80031aa:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80031ac:	887b      	ldrh	r3, [r7, #2]
 80031ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	89fb      	ldrh	r3, [r7, #14]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	89fa      	ldrh	r2, [r7, #14]
 80031be:	831a      	strh	r2, [r3, #24]
}
 80031c0:	f107 0714 	add.w	r7, r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bc80      	pop	{r7}
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop

080031cc <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	460b      	mov	r3, r1
 80031d6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80031d8:	f04f 0300 	mov.w	r3, #0
 80031dc:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80031de:	f04f 0300 	mov.w	r3, #0
 80031e2:	81bb      	strh	r3, [r7, #12]
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	8a1b      	ldrh	r3, [r3, #16]
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	887b      	ldrh	r3, [r7, #2]
 80031f2:	4013      	ands	r3, r2
 80031f4:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	899b      	ldrh	r3, [r3, #12]
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	887b      	ldrh	r3, [r7, #2]
 80031fe:	4013      	ands	r3, r2
 8003200:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003202:	89bb      	ldrh	r3, [r7, #12]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d006      	beq.n	8003216 <TIM_GetITStatus+0x4a>
 8003208:	897b      	ldrh	r3, [r7, #10]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d003      	beq.n	8003216 <TIM_GetITStatus+0x4a>
  {
    bitstatus = SET;
 800320e:	f04f 0301 	mov.w	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
 8003214:	e002      	b.n	800321c <TIM_GetITStatus+0x50>
  }
  else
  {
    bitstatus = RESET;
 8003216:	f04f 0300 	mov.w	r3, #0
 800321a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800321c:	7bfb      	ldrb	r3, [r7, #15]
}
 800321e:	4618      	mov	r0, r3
 8003220:	f107 0714 	add.w	r7, r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	bc80      	pop	{r7}
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop

0800322c <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	460b      	mov	r3, r1
 8003236:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8003238:	887b      	ldrh	r3, [r7, #2]
 800323a:	ea6f 0303 	mvn.w	r3, r3
 800323e:	b29a      	uxth	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	821a      	strh	r2, [r3, #16]
}
 8003244:	f107 070c 	add.w	r7, r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	bc80      	pop	{r7}
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop

08003250 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003250:	2100      	movs	r1, #0
  b     LoopCopyDataInit
 8003252:	f000 b804 	b.w	800325e <LoopCopyDataInit>

08003256 <CopyDataInit>:

CopyDataInit:
  ldr   r3, =_sidata
 8003256:	4b0c      	ldr	r3, [pc, #48]	; (8003288 <LoopFillZerobss+0x12>)
  ldr   r3, [r3, r1]
 8003258:	585b      	ldr	r3, [r3, r1]
  str   r3, [r0, r1]
 800325a:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800325c:	3104      	adds	r1, #4

0800325e <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr   r0, =_sdata
 800325e:	480b      	ldr	r0, [pc, #44]	; (800328c <LoopFillZerobss+0x16>)
  ldr   r3, =_edata
 8003260:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <LoopFillZerobss+0x1a>)
  adds  r2, r0, r1
 8003262:	1842      	adds	r2, r0, r1
  cmp   r2, r3
 8003264:	429a      	cmp	r2, r3
  bcc   CopyDataInit
 8003266:	f4ff aff6 	bcc.w	8003256 <CopyDataInit>
  ldr   r2, =_sbss
 800326a:	4a0a      	ldr	r2, [pc, #40]	; (8003294 <LoopFillZerobss+0x1e>)
  b     LoopFillZerobss
 800326c:	f000 b803 	b.w	8003276 <LoopFillZerobss>

08003270 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003270:	2300      	movs	r3, #0
  str   r3, [r2], #4
 8003272:	f842 3b04 	str.w	r3, [r2], #4

08003276 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr   r3, = _ebss
 8003276:	4b08      	ldr	r3, [pc, #32]	; (8003298 <LoopFillZerobss+0x22>)
  cmp   r2, r3
 8003278:	429a      	cmp	r2, r3
  bcc   FillZerobss
 800327a:	f4ff aff9 	bcc.w	8003270 <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800327e:	f000 f80f 	bl	80032a0 <SystemInit>
/* Call the application's entry point.*/
  bl    main
 8003282:	f7fe fd35 	bl	8001cf0 <main>
  bx    lr    
 8003286:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b     LoopCopyDataInit

CopyDataInit:
  ldr   r3, =_sidata
 8003288:	08007f50 	.word	0x08007f50
  ldr   r3, [r3, r1]
  str   r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr   r0, =_sdata
 800328c:	20000000 	.word	0x20000000
  ldr   r3, =_edata
 8003290:	20000014 	.word	0x20000014
  adds  r2, r0, r1
  cmp   r2, r3
  bcc   CopyDataInit
  ldr   r2, =_sbss
 8003294:	20000018 	.word	0x20000018
FillZerobss:
  movs  r3, #0
  str   r3, [r2], #4
    
LoopFillZerobss:
  ldr   r3, = _ebss
 8003298:	200003d0 	.word	0x200003d0

0800329c <BusFault_Handler>:
 * @retval None       
*/
  .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800329c:	f7ff bffe 	b.w	800329c <BusFault_Handler>

080032a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80032a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80032ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032b0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80032b4:	6812      	ldr	r2, [r2, #0]
 80032b6:	f042 0201 	orr.w	r2, r2, #1
 80032ba:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80032bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80032c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80032cc:	6859      	ldr	r1, [r3, #4]
 80032ce:	2300      	movs	r3, #0
 80032d0:	f6cf 03ff 	movt	r3, #63743	; 0xf8ff
 80032d4:	400b      	ands	r3, r1
 80032d6:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80032d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80032e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032e4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80032e8:	6812      	ldr	r2, [r2, #0]
 80032ea:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80032ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80032f2:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80032f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80032fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003300:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003304:	6812      	ldr	r2, [r2, #0]
 8003306:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800330a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800330c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003310:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003314:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003318:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800331c:	6852      	ldr	r2, [r2, #4]
 800331e:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003322:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003328:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800332c:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003330:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
 8003332:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003336:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800333a:	2200      	movs	r2, #0
 800333c:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800333e:	f000 f89f 	bl	8003480 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003342:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003346:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800334a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800334e:	609a      	str	r2, [r3, #8]
#endif 
}
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop

08003354 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */

#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
 8003366:	2300      	movs	r3, #0
 8003368:	603b      	str	r3, [r7, #0]
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800336a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800336e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 030c 	and.w	r3, r3, #12
 8003378:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2b04      	cmp	r3, #4
 800337e:	d00d      	beq.n	800339c <SystemCoreClockUpdate+0x48>
 8003380:	2b08      	cmp	r3, #8
 8003382:	d015      	beq.n	80033b0 <SystemCoreClockUpdate+0x5c>
 8003384:	2b00      	cmp	r3, #0
 8003386:	d150      	bne.n	800342a <SystemCoreClockUpdate+0xd6>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003388:	f240 0300 	movw	r3, #0
 800338c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003390:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 8003394:	f2c0 027a 	movt	r2, #122	; 0x7a
 8003398:	601a      	str	r2, [r3, #0]
      break;
 800339a:	e050      	b.n	800343e <SystemCoreClockUpdate+0xea>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800339c:	f240 0300 	movw	r3, #0
 80033a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033a4:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 80033a8:	f2c0 027a 	movt	r2, #122	; 0x7a
 80033ac:	601a      	str	r2, [r3, #0]
      break;
 80033ae:	e046      	b.n	800343e <SystemCoreClockUpdate+0xea>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80033b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80033be:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80033c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ce:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	0c9b      	lsrs	r3, r3, #18
 80033d4:	3302      	adds	r3, #2
 80033d6:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10c      	bne.n	80033f8 <SystemCoreClockUpdate+0xa4>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80033e4:	f2c0 033d 	movt	r3, #61	; 0x3d
 80033e8:	fb03 f202 	mul.w	r2, r3, r2
 80033ec:	f240 0300 	movw	r3, #0
 80033f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033f4:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80033f6:	e022      	b.n	800343e <SystemCoreClockUpdate+0xea>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
      }
      else
      {
 #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80033f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	3301      	adds	r3, #1
 8003408:	603b      	str	r3, [r7, #0]
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 800340a:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 800340e:	f2c0 037a 	movt	r3, #122	; 0x7a
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	fbb3 f3f2 	udiv	r3, r3, r2
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	fb02 f203 	mul.w	r2, r2, r3
 800341e:	f240 0300 	movw	r3, #0
 8003422:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003426:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8003428:	e009      	b.n	800343e <SystemCoreClockUpdate+0xea>

    default:
      SystemCoreClock = HSI_VALUE;
 800342a:	f240 0300 	movw	r3, #0
 800342e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003432:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 8003436:	f2c0 027a 	movt	r2, #122	; 0x7a
 800343a:	601a      	str	r2, [r3, #0]
      break;
 800343c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800343e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003442:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800344c:	091a      	lsrs	r2, r3, #4
 800344e:	f240 0304 	movw	r3, #4
 8003452:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003456:	5c9b      	ldrb	r3, [r3, r2]
 8003458:	b2db      	uxtb	r3, r3
 800345a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800345c:	f240 0300 	movw	r3, #0
 8003460:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	40da      	lsrs	r2, r3
 800346a:	f240 0300 	movw	r3, #0
 800346e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003472:	601a      	str	r2, [r3, #0]
}
 8003474:	3714      	adds	r7, #20
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop

08003480 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
#ifdef SYSCLK_FREQ_HSE
  SetSysClockToHSE();
#elif defined SYSCLK_FREQ_24MHz
  SetSysClockTo24();
 8003484:	f000 f802 	bl	800348c <SetSysClockTo24>
  SetSysClockTo72();
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop

0800348c <SetSysClockTo24>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo24(void)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003492:	2300      	movs	r3, #0
 8003494:	607b      	str	r3, [r7, #4]
 8003496:	2300      	movs	r3, #0
 8003498:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800349a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800349e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80034a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034a6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80034aa:	6812      	ldr	r2, [r2, #0]
 80034ac:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80034b0:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80034b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c0:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	3301      	adds	r3, #1
 80034c6:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d103      	bne.n	80034d6 <SetSysClockTo24+0x4a>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80034d4:	d1ed      	bne.n	80034b2 <SetSysClockTo24+0x26>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80034d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d002      	beq.n	80034ee <SetSysClockTo24+0x62>
  {
    HSEStatus = (uint32_t)0x01;
 80034e8:	2301      	movs	r3, #1
 80034ea:	603b      	str	r3, [r7, #0]
 80034ec:	e001      	b.n	80034f2 <SetSysClockTo24+0x66>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80034ee:	2300      	movs	r3, #0
 80034f0:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d16d      	bne.n	80035d4 <SetSysClockTo24+0x148>
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
#endif
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80034f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003500:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003504:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003508:	6852      	ldr	r2, [r2, #4]
 800350a:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800350c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003510:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003514:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003518:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800351c:	6852      	ldr	r2, [r2, #4]
 800351e:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8003520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003524:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003528:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800352c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003530:	6852      	ldr	r2, [r2, #4]
 8003532:	605a      	str	r2, [r3, #4]
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
    {
    }   
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
    /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8003534:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003538:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800353c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003540:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003544:	6852      	ldr	r2, [r2, #4]
 8003546:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 800354a:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6);
 800354c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003550:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003554:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003558:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800355c:	6852      	ldr	r2, [r2, #4]
 800355e:	f442 1298 	orr.w	r2, r2, #1245184	; 0x130000
 8003562:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003568:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800356c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003570:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800357a:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800357c:	bf00      	nop
 800357e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003582:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0f6      	beq.n	800357e <SetSysClockTo24+0xf2>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003590:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003594:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003598:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800359c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80035a0:	6852      	ldr	r2, [r2, #4]
 80035a2:	f022 0203 	bic.w	r2, r2, #3
 80035a6:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80035a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80035b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80035b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80035b8:	6852      	ldr	r2, [r2, #4]
 80035ba:	f042 0202 	orr.w	r2, r2, #2
 80035be:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80035c0:	bf00      	nop
 80035c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 030c 	and.w	r3, r3, #12
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	d1f6      	bne.n	80035c2 <SetSysClockTo24+0x136>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  } 
}
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop

080035e0 <main_image_first_part>:
 80035e0:	4018 0000 e000 e0e0 00e0 0000 0000 0000     .@..............
 80035f0:	e0e0 e0e0 0000 0000 0000 0000 ff00 ffff     ................
 8003600:	00ff 0000 0000 0000 ffff ffff 0000 e0e0     ................
 8003610:	00e0 0000 ff00 ffff c0ff 0080 0000 c080     ................
 8003620:	ffff ffff 0000 1c1c 001c 0000 0000 0301     ................
 8003630:	0707 0f0f 0f0f 070f 0307 0001 0000 0000     ................
	...
 8003648:	0000 f838 f8f8 38f8 0000 0000 0000 0000     ..8....8........
	...
 8003660:	0000 ff00 ffff 00ff 0000 0000 0000 9c9c     ................
 8003670:	009c 0000 0000 0000 0000 ff00 ffff 00ff     ................
 8003680:	0000 0000 0000 0303 0003 0000 0000 0000     ................
 8003690:	0000 0707 0707 0707 0000 0000 0000 0000     ................
 80036a0:	0000 0000                                   ....

080036a4 <point>:
 80036a4:	1804 0000 0000 0000 0000 0c00 000c 0000     ................

080036b4 <digitals>:
 80036b4:	180c fe00 ffff 0307 0703 ffff 00fe ff00     ................
 80036c4:	ffff 0000 0000 ffff 00ff 0700 0f0f 0c0e     ................
 80036d4:	0e0c 0f0f 0007 180c 0000 0000 0000 0700     ................
 80036e4:	ffff 00ff 0000 0000 0000 0000 ffff 00ff     ................
 80036f4:	0000 0000 0000 0c00 0f0f 000f 180c 0e00     ................
 8003704:	0f0f 0307 0703 ffff 00fe fe00 fefe 0e0e     ................
 8003714:	0e0e 0f0f 0007 0f00 0f0f 0c0e 0e0c 0f0f     ................
 8003724:	000f 180c 0e00 0f0f 0307 0703 ffff 00fe     ................
 8003734:	0000 0000 0606 0f06 ffff 00f9 0700 0f0f     ................
 8003744:	0c0e 0e0c 0f0f 0007 180c ff00 ffff 0000     ................
 8003754:	0000 ffff 00ff 0300 0707 0606 0606 ffff     ................
 8003764:	00ff 0000 0000 0000 0000 0f0f 000f 180c     ................
 8003774:	ff00 ffff 0307 0703 0f0f 000f 0700 0f0f     ................
 8003784:	0e0e 0e0e fefe 00fc 0700 0f0f 0c0e 0e0c     ................
 8003794:	0f0f 0007 180c fe00 ffff 0307 0703 0f0f     ................
 80037a4:	000e ff00 ffff 060e 0e06 fefe 00fc 0700     ................
 80037b4:	0f0f 0c0e 0e0c 0f0f 0007 180c 0f00 0f0f     ................
 80037c4:	0307 8703 ffff 00ff 0000 8000 f8e0 7ffe     ................
 80037d4:	071f 0001 0c00 0f0f 030f 0000 0000 0000     ................
 80037e4:	180c fe00 ffff 0307 0703 ffff 00fe f900     ................
 80037f4:	ffff 060f 0f06 ffff 00f9 0700 0f0f 0c0e     ................
 8003804:	0e0c 0f0f 0007 180c fe00 ffff 0307 0703     ................
 8003814:	ffff 00fe 0100 0707 0606 0606 ffff 00ff     ................
 8003824:	0700 0f0f 0c0e 0e0c 0f0f 0007               ............

08003830 <main_image_third_part>:
 8003830:	4008 0000 0000 0000 0000 0000 0000 0000     .@..............
 8003840:	0000 0000 f0f0 0000 f0f0 0000 0703 0e0e     ................
 8003850:	0307 0000 0000 0000 0000 0000 0000 0000     ................
 8003860:	0000 0000 f0e0 3838 e0f0 0000 0707 0101     ......88........
 8003870:	0707 0000                                   ....

08003874 <battery_image>:
 8003874:	4018 0000 f8f8 1838 9f18 9b1f 9b9b 9b1b     .@....8.........
 8003884:	9f9f 1818 f838 00f8 0000 0000 bfbf e0f0     ....8...........
 8003894:	efe0 afe0 afa8 afa0 efe8 e0e0 bff0 00bf     ................
 80038a4:	0000 0000 ffff 0081 0000 547c 007c 447c     ..........|T|.|D
 80038b4:	007c 0000 ff81 00ff 0000 0000 fdfd 070f     |...............
 80038c4:	0707 a5e7 05a5 25e5 07e7 0707 fd0f 00fd     .......%........
 80038d4:	0000 0000 efef 387c 3838 2a3b 282b 2a2b     ......|888;*+(+*
 80038e4:	383b 3838 ef7c 00ef 0000 0000 7f7f c0e0     ;888|...........
 80038f4:	c0c0 44c7 405f 515f c0df c0c0 7fe0 007f     ...D_@_Q........
 8003904:	0000 0000 ffff 0103 0101 a9e9 01b9 89f9     ................
 8003914:	01f9 0101 ff03 00ff 0000 0000 0707 0607     ................
 8003924:	0606 0606 0606 0606 0606 0606 0707 0007     ................
 8003934:	0000 4018 0000 f8f8 1838 9f18 9b1f 9b9b     ...@....8.......
 8003944:	9b1b 9f9f 1818 f838 00f8 0000 0000 bfbf     ......8.........
 8003954:	e0f0 efe0 afe0 afa8 afa0 efe8 e0e0 bff0     ................
 8003964:	00bf 0000 0000 ffff 0081 0000 547c 007c     ............|T|.
 8003974:	447c 007c 0000 ff81 00ff 0000 0000 fdfd     |D|.............
 8003984:	070f 0707 a5e7 05a5 25e5 07e7 0707 fd0f     .........%......
 8003994:	00fd 0000 0000 efef 387c 3838 2a3b 282b     ........|888;*+(
 80039a4:	2a2b 383b 3838 ef7c 00ef 0000 0000 7f7f     +*;888|.........
 80039b4:	c0e0 c0c0 44c7 405f 515f c0df c0c0 7fe0     .....D_@_Q......
 80039c4:	007f 0000 0000 ffff fdf9 ffff 5717 ff47     .............WG.
 80039d4:	7707 ff07 fdff fff9 00ff 0000 0000 0707     .w..............
 80039e4:	0504 0707 0707 0707 0707 0707 0707 0405     ................
 80039f4:	0007 0000 4018 0000 f8f8 1838 9f18 9b1f     .....@....8.....
 8003a04:	9b9b 9b1b 9f9f 1818 f838 00f8 0000 0000     ........8.......
 8003a14:	bfbf e0f0 efe0 afe0 afa8 afa0 efe8 e0e0     ................
 8003a24:	bff0 00bf 0000 0000 ffff 0081 0000 547c     ..............|T
 8003a34:	007c 447c 007c 0000 ff81 00ff 0000 0000     |.|D|...........
 8003a44:	fdfd 070f 0707 a5e7 05a5 25e5 07e7 0707     ...........%....
 8003a54:	fd0f 00fd 0000 0000 efef b83c f8f8 eafb     ..........<.....
 8003a64:	e8eb eaeb f8fb b8f8 ef3c 00ef 0000 0000     ........<.......
 8003a74:	7f7f dfcf ffff 7bf8 7f60 6e60 ffe0 dfff     .......{`.`n....
 8003a84:	7fcf 007f 0000 0000 ffff fdf9 ffff 5717     ...............W
 8003a94:	ff47 7707 bf07 fdff fff9 00ff 0000 0000     G..w............
 8003aa4:	0707 0504 0707 0707 0707 0707 0707 0507     ................
 8003ab4:	0704 0007 0000 4018 0000 f8f8 1838 9f18     .......@....8...
 8003ac4:	9b1f 9b9b 9b1b 9f9f 1818 f838 00f8 0000     ..........8.....
 8003ad4:	0000 bfbf e0f0 efe0 afe0 afa8 afa0 efe8     ................
 8003ae4:	e0e0 bff0 00bf 0000 0000 ffff 0081 0000     ................
 8003af4:	547c 007c 447c 007c 0000 ff81 00ff 0000     |T|.|D|.........
 8003b04:	0000 fdfd f7e7 ffff 5d1f fd5d dd1d ff1f     .........]].....
 8003b14:	f7ff fde7 00fd 0000 0000 efef bb39 ffff     ............9...
 8003b24:	edfc efec edec fffc bbff ef39 00ef 0000     ..........9.....
 8003b34:	0000 7f7f dfcf ffff 7bf8 7f60 6e60 ffe0     .........{`.`n..
 8003b44:	dfff 7fcf 007f 0000 0000 ffff fdf9 ffff     ................
 8003b54:	5717 ff47 7707 bf07 fdff fff9 00ff 0000     .WG..w..........
 8003b64:	0000 0707 0504 0707 0707 0707 0707 0707     ................
 8003b74:	0507 0704 0007 0000 4018 0000 f8f8 1838     .........@....8.
 8003b84:	9f18 9b1f 9b9b 9b1b 9f9f 1818 f838 00f8     ............8...
 8003b94:	0000 0000 bfbf e0f0 efe0 afe0 afa8 afa0     ................
 8003ba4:	efe8 e0e0 bff0 00bf 0000 0000 ffff 7e3c     ..............<~
 8003bb4:	ffff ab83 ff83 bb83 ff83 7eff ff3c 00ff     ...........~<...
 8003bc4:	0000 0000 fdfd f7e7 ffff 5d1f fd5d dd1d     ...........]]...
 8003bd4:	ff1f f7ff fde7 00fd 0000 0000 efef bb39     ..............9.
 8003be4:	ffff edfc efec edec fffc bbff ef39 00ef     ............9...
 8003bf4:	0000 0000 7f7f dfcf ffff 7bf8 7f60 6e60     ...........{`.`n
 8003c04:	ffe0 dfff 7fcf 007f 0000 0000 ffff fdf9     ................
 8003c14:	ffff 5717 ff47 7707 bf07 fdff fff9 00ff     ...WG..w........
 8003c24:	0000 0000 0707 0504 0707 0707 0707 0707     ................
 8003c34:	0707 0507 0704 0007 0000 4018 0000 f8f8     ...........@....
 8003c44:	e8c8 7ff8 7bff 7b7b 7bfb 7f7f e8f8 f8c8     .....{{{.{......
 8003c54:	00f8 0000 0000 bfbf efe7 f0ff b0ff b0b7     ................
 8003c64:	b0bf f0f7 efff bfe7 00bf 0000 0000 ffff     ................
 8003c74:	7e3c ffff ab83 ff83 bb83 ff83 7eff ff3c     <~...........~<.
 8003c84:	00ff 0000 0000 fdfd f7e7 ffff 5d1f fd5d     .............]].
 8003c94:	dd1d ff1f f7ff fde7 00fd 0000 0000 efef     ................
 8003ca4:	bb39 ffff edfc efec edec fffc bbff ef39     9.............9.
 8003cb4:	00ef 0000 0000 7f7f dfcf ffff 7bf8 7f60     .............{`.
 8003cc4:	6e60 ffe0 dfff 7fcf 007f 0000 0000 ffff     `n..............
 8003cd4:	fdf9 ffff 5717 ff47 7707 bf07 fdff fff9     .....WG..w......
 8003ce4:	00ff 0000 0000 0707 0504 0707 0707 0707     ................
 8003cf4:	0707 0707 0507 0704 0007 0000               ............

08003d00 <bat_not_conn_image>:
 8003d00:	4060 ffff ffff 0f0f 0f0f 0000 0000 0000     `@..............
	...
 8003d58:	0000 1f1f 1f1f ffff ffff 0000 0000 f0f0     ................
 8003d68:	30f0 3030 f030 f0f0 b000 b0b0 0000 0000     .0000...........
 8003d78:	8080 8080 0000 8000 8080 0000 8080 0080     ................
 8003d88:	0000 8080 0080 0000 8000 8080 0000 8080     ................
 8003d98:	8080 8080 0000 8080 0080 8000 8080 b000     ................
 8003da8:	b0b0 8000 8080 8080 8080 8000 8080 0000     ................
 8003db8:	0000 0000 0000 0101 0101 0000 0000 7f7f     ................
 8003dc8:	007f 0000 7f00 7f7f 7f00 7f7f e000 fffc     ................
 8003dd8:	6367 ff67 e0fc 7f00 7f7f 0f0e 793f 0070     gcg.........?yp.
 8003de8:	7e78 077f 7f0f 707c 7f00 7f7f 3f0c 737f     x~....|p.....?.s
 8003df8:	6140 3f7f 003f 0f0f 0c0f 7f0c 7f7f 7f00     @a.??...........
 8003e08:	7f7f 0100 7f01 7f7f 0101 7f00 7f7f 6c64     ..............dl
 8003e18:	7c7c 0038 0000 0000 0000 0000 0000 0000     ||8.............
	...
 8003e34:	0100 0101 0000 0100 0101 0000 0000 0000     ................
	...
 8003e84:	0000 8000 8080 0000 0000 0000 0000 0000     ................
	...
 8003ee4:	fce0 c7ff ffcf f0fe 0080 fcfc e0fc f870     ..............p.
 8003ef4:	9cfc 0c00 fc3c 80f0 fcc0 1cfc fc00 f8fc     ....<...........
 8003f04:	e070 e0c0 f870 fcfc 1c00 fc7c c0e0 7cfc     p...p.....|....|
 8003f14:	801c f8c0 7c3c e0fc 0000 bc38 ccec fc4c     ....<|....8...L.
 8003f24:	fcfc 0c00 fc0c fcfc 0c0c f8e0 0cfc 0c0c     ................
 8003f34:	f8fc 00f0 fcfc 18fc 0c0c fcfc 00f0 0700     ................
 8003f44:	0107 0000 0000 0701 0007 0707 0007 0000     ................
 8003f54:	0707 0007 1800 1f1f 071f 0000 0700 0707     ................
 8003f64:	0100 0103 0700 0707 0000 1f18 1f1f 0003     ................
 8003f74:	0706 0107 0000 0703 0007 0707 0003 0700     ................
 8003f84:	0707 0000 0700 0707 0000 0300 0703 0606     ................
 8003f94:	0303 0000 1f1f 031f 0606 0307 0001 ffff     ................
 8003fa4:	ffff f0f0 f0f0 0000 0000 0000 0000 0000     ................
	...
 8003ff8:	0000 f0f0 f0f0 ffff ffff 0000               ............

08004004 <boot_image>:
 8004004:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 8004154:	c080 f8e0 fcfc e0f8 80c0 0000 0000 0000     ................
	...
 80041b0:	0000 0704 0707 0707 0707 0707 0707 0407     ................
	...
 8004304:	0000 4060 0000 0000 0000 0000 0000 0000     ..`@............
	...
 8004398:	0000 e080 0080 0000 0000 0000 0000 0000     ................
	...
 80043f0:	0000 8000 e0c0 fcf0 7ffe 1f1f 7f3f f8fe     ............?...
 8004400:	e0f0 00c0 0000 0000 0000 0000 0000 0000     ................
	...
 800444c:	8000 f0c0 fcf8 3ffe 0f1f c183 f8e0 fcfc     .......?........
 800445c:	e0f8 83c0 0f07 7f3f f8fe e0f0 80c0 0000     ......?.........
	...
 80044a8:	0000 0600 0707 0707 0103 0000 0704 0707     ................
 80044b8:	0707 0707 0707 0707 0407 0000 0300 0707     ................
 80044c8:	0707 0406 0000 0000 0000 0000 0000 0000     ................
	...
 8004608:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 8004690:	0000 8000 f0c0 fcf8 7ffe 081c e080 0080     ................
	...
 80046ec:	c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0 7ffe     .......?........
 80046fc:	1f1f 7f3f f8fe e0f0 00c0 0000 0000 0000     ..?.............
	...
 8004744:	0000 e080 f8f0 fefc 1f7f 870f f0c3 fcf8     ................
 8004754:	3ffe 0f1f c183 f8e0 fcfc e0f8 83c0 0f07     .?..............
 8004764:	7f3f f8fe e0f0 80c0 0000 0000 0000 0000     ?...............
	...
 80047a0:	0000 0400 0706 0707 0307 0001 0600 0707     ................
 80047b0:	0707 0103 0000 0704 0707 0707 0707 0707     ................
 80047c0:	0707 0407 0000 0300 0707 0707 0406 0000     ................
	...
 8004908:	0000 4060 0000 0000 0000 0000 0000 0000     ..`@............
	...
 8004994:	8000 f0c0 fcf8 7ffe 081c e080 0080 0000     ................
	...
 80049ec:	0000 c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0     .........?......
 80049fc:	7ffe 1f1f 7f3f f8fe e0f0 00c0 0000 0000     ....?...........
	...
 8004a48:	e080 f8f0 fefc 1f7f 870f f0c3 fcf8 3ffe     ...............?
 8004a58:	0f1f c183 f8e0 fcfc e0f8 83c0 0f07 7f3f     ..............?.
 8004a68:	f8fe e0f0 80c0 0000 0000 0000 0000 0000     ................
	...
 8004aa4:	0400 0706 0707 0307 0001 0600 0707 0707     ................
 8004ab4:	0103 0000 0704 0707 0707 0707 0707 0707     ................
 8004ac4:	0407 0000 0300 0707 0707 0406 0000 0000     ................
	...
 8004aec:	0000 8000 8080 8080 0000 0000 0000 0000     ................
	...
 8004b4c:	2000 3f38 0d2f 070d 0007 0000 0000 0000     . 8?/...........
	...
 8004c0c:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 8004c94:	0000 8000 f0c0 fcf8 7ffe 081c e080 0080     ................
	...
 8004cf0:	c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0 7ffe     .......?........
 8004d00:	1f1f 7f3f f8fe e0f0 00c0 0000 0000 0000     ..?.............
	...
 8004d48:	0000 e080 f8f0 fefc 1f7f 870f f0c3 fcf8     ................
 8004d58:	3ffe 0f1f c183 f8e0 fcfc e0f8 83c0 0f07     .?..............
 8004d68:	7f3f f8fe e0f0 80c0 0000 0000 0000 0000     ?...............
	...
 8004da4:	0000 0400 0706 0707 0307 0001 0600 0707     ................
 8004db4:	0707 0103 0000 0704 0707 0707 0707 0707     ................
 8004dc4:	0707 0407 0000 0300 0707 0707 0406 0000     ................
	...
 8004df0:	8000 8080 8080 0000 8000 8080 8080 0000     ................
	...
 8004e4c:	0000 2000 3f38 0d2f 070d 3007 3f3c 3537     ... 8?/....0<?75
 8004e5c:	1f3d 0003 0000 0000 0000 0000 0000 0000     =...............
	...
 8004f0c:	0000 4060 0000 0000 0000 0000 0000 0000     ..`@............
	...
 8004f98:	8000 f0c0 fcf8 7ffe 081c e080 0080 0000     ................
	...
 8004ff0:	0000 c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0     .........?......
 8005000:	7ffe 1f1f 7f3f f8fe e0f0 00c0 0000 0000     ....?...........
	...
 800504c:	e080 f8f0 fefc 1f7f 870f f0c3 fcf8 3ffe     ...............?
 800505c:	0f1f c183 f8e0 fcfc e0f8 83c0 0f07 7f3f     ..............?.
 800506c:	f8fe e0f0 80c0 0000 0000 0000 0000 0000     ................
	...
 80050a8:	0400 0706 0707 0307 0001 0600 0707 0707     ................
 80050b8:	0103 0000 0704 0707 0707 0707 0707 0707     ................
 80050c8:	0407 0000 0300 0707 0707 0406 0000 0000     ................
	...
 80050f0:	0000 8000 8080 8080 0000 8000 8080 8080     ................
 8005100:	0000 8000 8080 8080 0000 0000 0000 0000     ................
	...
 8005150:	2000 3f38 0d2f 070d 3007 3f3c 3537 1f3d     . 8?/....0<?75=.
 8005160:	2003 3f38 0d2f 070d 0007 0000 0000 0000     . 8?/...........
	...
 8005210:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 8005298:	0000 8000 f0c0 fcf8 7ffe 081c e080 0080     ................
	...
 80052f4:	c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0 7ffe     .......?........
 8005304:	1f1f 7f3f f8fe e0f0 00c0 0000 0000 0000     ..?.............
	...
 800534c:	0000 e080 f8f0 fefc 1f7f 870f f0c3 fcf8     ................
 800535c:	3ffe 0f1f c183 f8e0 fcfc e0f8 83c0 0f07     .?..............
 800536c:	7f3f f8fe e0f0 80c0 0000 0000 0000 0000     ?...............
	...
 80053a8:	0000 0400 0706 0707 0307 0001 0600 0707     ................
 80053b8:	0707 0103 0000 0704 0707 0707 0707 0707     ................
 80053c8:	0707 0407 0000 0300 0707 0707 0406 0000     ................
	...
 80053f4:	8000 8080 8080 0000 8000 8080 8080 0000     ................
 8005404:	8000 8080 8080 0000 0000 0000 8000 8080     ................
 8005414:	8080 0000 0000 0000 0000 0000 0000 0000     ................
	...
 8005450:	0000 2000 3f38 0d2f 070d 3007 3f3c 3537     ... 8?/....0<?75
 8005460:	1f3d 2003 3f38 0d2f 070d 0007 2000 3c30     =.. 8?/...... 0<
 8005470:	373f 3135 0101 0000 0000 0000 0000 0000     ?751............
	...
 8005510:	0000 4060 0000 0000 0000 0000 0000 0000     ..`@............
	...
 800559c:	8000 f0c0 fcf8 7ffe 081c e080 0080 0000     ................
	...
 80055f4:	0000 c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0     .........?......
 8005604:	7ffe 1f1f 7f3f f8fe e0f0 00c0 0000 0000     ....?...........
	...
 8005650:	e080 f8f0 fefc 1f7f 870f f0c3 fcf8 3ffe     ...............?
 8005660:	0f1f c183 f8e0 fcfc e0f8 83c0 0f07 7f3f     ..............?.
 8005670:	f8fe e0f0 80c0 0000 0000 0000 0000 0000     ................
	...
 80056ac:	0400 0706 0707 0307 0001 0600 0707 0707     ................
 80056bc:	0103 0000 0704 0707 0707 0707 0707 0707     ................
 80056cc:	0407 0000 0300 0707 0707 0406 0000 0000     ................
	...
 80056f4:	0000 8000 8080 8080 0000 8000 8080 8080     ................
 8005704:	0000 8000 8080 8080 0000 0000 0000 8000     ................
 8005714:	8080 8080 0000 8080 0000 0000 0000 0000     ................
	...
 8005754:	2000 3f38 0d2f 070d 3007 3f3c 3537 1f3d     . 8?/....0<?75=.
 8005764:	2003 3f38 0d2f 070d 0007 2000 3c30 373f     . 8?/...... 0<?7
 8005774:	3135 3101 3f3c 0127 0000 0000 0000 0000     51.1<?'.........
	...
 8005814:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 800589c:	0000 8000 f0c0 fcf8 7ffe 081c e080 0080     ................
	...
 80058f8:	c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0 7ffe     .......?........
 8005908:	1f1f 7f3f f8fe e0f0 00c0 0000 0000 0000     ..?.............
	...
 8005950:	0000 e080 f8f0 fefc 1f7f 870f f0c3 fcf8     ................
 8005960:	3ffe 0f1f c183 f8e0 fcfc e0f8 83c0 0f07     .?..............
 8005970:	7f3f f8fe e0f0 80c0 0000 0000 0000 0000     ?...............
	...
 80059ac:	0000 0400 0706 0707 0307 0001 0600 0707     ................
 80059bc:	0707 0103 0000 0704 0707 0707 0707 0707     ................
 80059cc:	0707 0407 0000 0300 0707 0707 0406 0000     ................
	...
 80059f8:	8000 8080 8080 0000 8000 8080 8080 0000     ................
 8005a08:	8000 8080 8080 0000 0000 0000 8000 8080     ................
 8005a18:	8080 0000 8080 0000 0000 0000 0000 0000     ................
	...
 8005a54:	0000 2000 3f38 0d2f 070d 3007 3f3c 3537     ... 8?/....0<?75
 8005a64:	1f3d 2003 3f38 0d2f 070d 0007 2000 3c30     =.. 8?/...... 0<
 8005a74:	373f 3135 3101 3f3c 1927 2e3c 2e2a 0036     ?751.1<?'.<.*.6.
	...
 8005b14:	0000 4060 0000 0000 0000 0000 0000 0000     ..`@............
	...
 8005ba0:	8000 f0c0 fcf8 7ffe 081c e080 0080 0000     ................
	...
 8005bf8:	0000 c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0     .........?......
 8005c08:	7ffe 1f1f 7f3f f8fe e0f0 00c0 0000 0000     ....?...........
	...
 8005c54:	e080 f8f0 fefc 1f7f 870f f0c3 fcf8 3ffe     ...............?
 8005c64:	0f1f c183 f8e0 fcfc e0f8 83c0 0f07 7f3f     ..............?.
 8005c74:	f8fe e0f0 80c0 0000 0000 0000 0000 0000     ................
	...
 8005cb0:	0400 0706 0707 0307 0001 0600 0707 0707     ................
 8005cc0:	0103 0000 0704 0707 0707 0707 0707 0707     ................
 8005cd0:	0407 0000 0300 0707 0707 0406 0000 0000     ................
	...
 8005cf8:	0000 8000 8080 8080 0000 8000 8080 8080     ................
 8005d08:	0000 8000 8080 8080 0000 0000 0000 8000     ................
 8005d18:	8080 8080 0000 8080 0000 0000 0000 0000     ................
	...
 8005d58:	2000 3f38 0d2f 070d 3007 3f3c 3537 1f3d     . 8?/....0<?75=.
 8005d68:	2003 3f38 0d2f 070d 0007 2000 3c30 373f     . 8?/...... 0<?7
 8005d78:	3135 3101 3f3c 1927 2e3c 2e2a 0036 3c18     51.1<?'.<.*.6..<
 8005d88:	223e 1636 0000 0000 0000 0000 0000 0000     >"6.............
	...
 8005e18:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 8005ea0:	0000 8000 f0c0 fcf8 7ffe 081c e080 0080     ................
	...
 8005efc:	c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0 7ffe     .......?........
 8005f0c:	1f1f 7f3f f8fe e0f0 00c0 0000 0000 0000     ..?.............
	...
 8005f54:	0000 e080 f8f0 fefc 1f7f 870f f0c3 fcf8     ................
 8005f64:	3ffe 0f1f c183 f8e0 fcfc e0f8 83c0 0f07     .?..............
 8005f74:	7f3f f8fe e0f0 80c0 0000 0000 0000 0000     ?...............
	...
 8005fb0:	0000 0400 0706 0707 0307 0001 0600 0707     ................
 8005fc0:	0707 0103 0000 0704 0707 0707 0707 0707     ................
 8005fd0:	0707 0407 0000 0300 0707 0707 0406 0000     ................
	...
 8005ffc:	8000 8080 8080 0000 8000 8080 8080 0000     ................
 800600c:	8000 8080 8080 0000 0000 0000 8000 8080     ................
 800601c:	8080 0000 8080 0000 0000 0000 0000 0000     ................
	...
 8006058:	0000 2000 3f38 0d2f 070d 3007 3f3c 3537     ... 8?/....0<?75
 8006068:	1f3d 2003 3f38 0d2f 070d 0007 2000 3c30     =.. 8?/...... 0<
 8006078:	373f 3135 3101 3f3c 1927 2e3c 2e2a 0036     ?751.1<?'.<.*.6.
 8006088:	3c18 223e 1636 3a20 273f 0002 0000 0000     .<>"6. :?'......
	...
 8006118:	0000 4060 0000 0000 0000 0000 0000 0000     ..`@............
	...
 80061a4:	8000 f0c0 fcf8 7ffe 081c e080 0080 0000     ................
	...
 80061fc:	0000 c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0     .........?......
 800620c:	7ffe 1f1f 7f3f f8fe e0f0 00c0 0000 0000     ....?...........
	...
 8006258:	e080 f8f0 fefc 1f7f 870f f0c3 fcf8 3ffe     ...............?
 8006268:	0f1f c183 f8e0 fcfc e0f8 83c0 0f07 7f3f     ..............?.
 8006278:	f8fe e0f0 80c0 0000 0000 0000 0000 0000     ................
	...
 80062b4:	0400 0706 0707 0307 0001 0600 0707 0707     ................
 80062c4:	0103 0000 0704 0707 0707 0707 0707 0707     ................
 80062d4:	0407 0000 0300 0707 0707 0406 0000 0000     ................
	...
 80062fc:	0000 8000 8080 8080 0000 8000 8080 8080     ................
 800630c:	0000 8000 8080 8080 0000 0000 0000 8000     ................
 800631c:	8080 8080 0000 8080 0000 0000 0000 0000     ................
	...
 800635c:	2000 3f38 0d2f 070d 3007 3f3c 3537 1f3d     . 8?/....0<?75=.
 800636c:	2003 3f38 0d2f 070d 0007 2000 3c30 373f     . 8?/...... 0<?7
 800637c:	3135 3101 3f3c 1927 2e3c 2e2a 0036 3c18     51.1<?'.<.*.6..<
 800638c:	223e 1636 3a20 273f 3002 1e3e 0604 0002     >"6. :?'.0>.....
	...
 800641c:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 80064a4:	0000 8000 f0c0 fcf8 7ffe 081c e080 0080     ................
	...
 8006500:	c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0 7ffe     .......?........
 8006510:	1f1f 7f3f f8fe e0f0 00c0 0000 0000 0000     ..?.............
	...
 8006558:	0000 e080 f8f0 fefc 1f7f 870f f0c3 fcf8     ................
 8006568:	3ffe 0f1f c183 f8e0 fcfc e0f8 83c0 0f07     .?..............
 8006578:	7f3f f8fe e0f0 80c0 0000 0000 0000 0000     ?...............
	...
 80065b4:	0000 0400 0706 0707 0307 0001 0600 0707     ................
 80065c4:	0707 0103 0000 0704 0707 0707 0707 0707     ................
 80065d4:	0707 0407 0000 0300 0707 0707 0406 0000     ................
	...
 8006600:	8000 8080 8080 0000 8000 8080 8080 0000     ................
 8006610:	8000 8080 8080 0000 0000 0000 8000 8080     ................
 8006620:	8080 0000 8080 0000 0000 0000 0000 0000     ................
	...
 800665c:	0000 2000 3f38 0d2f 070d 3007 3f3c 3537     ... 8?/....0<?75
 800666c:	1f3d 2003 3f38 0d2f 070d 0007 2000 3c30     =.. 8?/...... 0<
 800667c:	373f 3135 3101 3f3c 1927 2e3c 2e2a 0036     ?751.1<?'.<.*.6.
 800668c:	3c18 223e 1636 3a20 273f 3002 1e3e 0604     .<>"6. :?'.0>...
 800669c:	3802 263c 1e32 000c 0000 0000 0000 0000     .8<&2...........
	...
 800671c:	0000 4060 0000 0000 0000 0000 0000 0000     ..`@............
	...
 80067a8:	8000 f0c0 fcf8 7ffe 081c e080 0080 0000     ................
	...
 8006800:	0000 c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0     .........?......
 8006810:	7ffe 1f1f 7f3f f8fe e0f0 00c0 0000 0000     ....?...........
	...
 800685c:	e080 f8f0 fefc 1f7f 870f f0c3 fcf8 3ffe     ...............?
 800686c:	0f1f c183 f8e0 fcfc e0f8 83c0 0f07 7f3f     ..............?.
 800687c:	f8fe e0f0 80c0 0000 0000 0000 0000 0000     ................
	...
 80068b8:	0400 0706 0707 0307 0001 0600 0707 0707     ................
 80068c8:	0103 0000 0704 0707 0707 0707 0707 0707     ................
 80068d8:	0407 0000 0300 0707 0707 0406 0000 0000     ................
	...
 8006900:	0000 8000 8080 8080 0000 8000 8080 8080     ................
 8006910:	0000 8000 8080 8080 0000 0000 0000 8000     ................
 8006920:	8080 8080 0000 8080 0000 0000 0000 0000     ................
	...
 8006960:	2000 3f38 0d2f 070d 3007 3f3c 3537 1f3d     . 8?/....0<?75=.
 8006970:	2003 3f38 0d2f 070d 0007 2000 3c30 373f     . 8?/...... 0<?7
 8006980:	3135 3101 3f3c 1927 2e3c 2e2a 0036 3c18     51.1<?'.<.*.6..<
 8006990:	223e 1636 3a20 273f 3002 1e3e 0604 3802     >"6. :?'.0>....8
 80069a0:	263c 1e32 200c 3e38 2606 3c3e 0000 0000     <&2.. 8>.&><....
	...
 8006a20:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 8006aa8:	0000 8000 f0c0 fcf8 7ffe 081c e080 0080     ................
	...
 8006b04:	c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0 7ffe     .......?........
 8006b14:	1f1f 7f3f f8fe e0f0 00c0 0000 0000 0000     ..?.............
	...
 8006b5c:	0000 e080 f8f0 fefc 1f7f 870f f0c3 fcf8     ................
 8006b6c:	3ffe 0f1f c183 f8e0 fcfc e0f8 83c0 0f07     .?..............
 8006b7c:	7f3f f8fe e0f0 80c0 0000 0000 0000 0000     ?...............
	...
 8006bb8:	0000 0400 0706 0707 0307 0001 0600 0707     ................
 8006bc8:	0707 0103 0000 0704 0707 0707 0707 0707     ................
 8006bd8:	0707 0407 0000 0300 0707 0707 0406 0000     ................
	...
 8006c04:	8000 8080 8080 0000 8000 8080 8080 0000     ................
 8006c14:	8000 8080 8080 0000 0000 0000 8000 8080     ................
 8006c24:	8080 0000 8080 0000 0000 0000 0000 0000     ................
	...
 8006c50:	8000 0080 0000 0000 0000 0000 0000 0000     ................
 8006c60:	0000 2000 3f38 0d2f 070d 3007 3f3c 3537     ... 8?/....0<?75
 8006c70:	1f3d 2003 3f38 0d2f 070d 0007 2000 3c30     =.. 8?/...... 0<
 8006c80:	373f 3135 3101 3f3c 1927 2e3c 2e2a 0036     ?751.1<?'.<.*.6.
 8006c90:	3c18 223e 1636 3a20 273f 3002 1e3e 0604     .<>"6. :?'.0>...
 8006ca0:	3802 263c 1e32 200c 3e38 2606 3c3e 3800     .8<&2.. 8>.&><.8
 8006cb0:	0e3e 0000 0000 0000 0000 0000 0000 0000     >...............
	...
 8006d20:	0000 4060 0000 0000 0000 0000 0000 0000     ..`@............
	...
 8006dac:	8000 f0c0 fcf8 7ffe 081c e080 0080 0000     ................
	...
 8006e04:	0000 c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0     .........?......
 8006e14:	7ffe 1f1f 7f3f f8fe e0f0 00c0 0000 0000     ....?...........
	...
 8006e60:	e080 f8f0 fefc 1f7f 870f f0c3 fcf8 3ffe     ...............?
 8006e70:	0f1f c183 f8e0 fcfc e0f8 83c0 0f07 7f3f     ..............?.
 8006e80:	f8fe e0f0 80c0 0000 0000 0000 0000 0000     ................
	...
 8006ebc:	0400 0706 0707 0307 0001 0600 0707 0707     ................
 8006ecc:	0103 0000 0704 0707 0707 0707 0707 0707     ................
 8006edc:	0407 0000 0300 0707 0707 0406 0000 0000     ................
	...
 8006f04:	0000 8000 8080 8080 0000 8000 8080 8080     ................
 8006f14:	0000 8000 8080 8080 0000 0000 0000 8000     ................
 8006f24:	8080 8080 0000 8080 0000 0000 0000 0000     ................
	...
 8006f50:	0000 8000 0080 0000 0000 0000 0000 0000     ................
 8006f60:	0000 0000 2000 3f38 0d2f 070d 3007 3f3c     ..... 8?/....0<?
 8006f70:	3537 1f3d 2003 3f38 0d2f 070d 0007 2000     75=.. 8?/...... 
 8006f80:	3c30 373f 3135 3101 3f3c 1927 2e3c 2e2a     0<?751.1<?'.<.*.
 8006f90:	0036 3c18 223e 1636 3a20 273f 3002 1e3e     6..<>"6. :?'.0>.
 8006fa0:	0604 3802 263c 1e32 200c 3e38 2606 3c3e     ...8<&2.. 8>.&><
 8006fb0:	3800 0e3e 1800 3e3c 3622 0016 0000 0000     .8>...<>"6......
	...
 8007024:	4060 0000 0000 0000 0000 0000 0000 0000     `@..............
	...
 80070ac:	0000 8000 f0c0 fcf8 7ffe 081c e080 0080     ................
	...
 8007108:	c080 f0e0 fefc 3f7f 8f1f e1c3 fcf0 7ffe     .......?........
 8007118:	1f1f 7f3f f8fe e0f0 00c0 0000 0000 0000     ..?.............
	...
 8007160:	0000 e080 f8f0 fefc 1f7f 870f f0c3 fcf8     ................
 8007170:	3ffe 0f1f c183 f8e0 fcfc e0f8 83c0 0f07     .?..............
 8007180:	7f3f f8fe e0f0 80c0 0000 0000 0000 0000     ?...............
	...
 80071bc:	0000 0400 0706 0707 0307 0001 0600 0707     ................
 80071cc:	0707 0103 0000 0704 0707 0707 0707 0707     ................
 80071dc:	0707 0407 0000 0300 0707 0707 0406 0000     ................
	...
 8007208:	8000 8080 8080 0000 8000 8080 8080 0000     ................
 8007218:	8000 8080 8080 0000 0000 0000 8000 8080     ................
 8007228:	8080 0000 8080 0000 0000 0000 0000 0000     ................
	...
 8007254:	8000 0080 0000 0000 0000 0000 0000 0000     ................
 8007264:	0000 2000 3f38 0d2f 070d 3007 3f3c 3537     ... 8?/....0<?75
 8007274:	1f3d 2003 3f38 0d2f 070d 0007 2000 3c30     =.. 8?/...... 0<
 8007284:	373f 3135 3101 3f3c 1927 2e3c 2e2a 0036     ?751.1<?'.<.*.6.
 8007294:	3c18 223e 1636 3a20 273f 3002 1e3e 0604     .<>"6. :?'.0>...
 80072a4:	3802 263c 1e32 200c 3e38 2606 3c3e 3800     .8<&2.. 8>.&><.8
 80072b4:	0e3e 1800 3e3c 3622 0016 2c30 3a2a 0016     >...<>"6..0,*:..
	...

08007328 <menuISymbol>:
 8007328:	181c 0000 0000 0000 0000 0000 0000 0f00     ................
 8007338:	0f0f ffff ffff 0fff 000f e000 e0e0 0000     ................
	...
 8007354:	0000 ffff ffff 00ff 0000 7000 7070 0000     ...........ppp..
	...
 8007370:	0f0f 0f0f 0f0f 0f0f 000f 0000 0000 0000     ................

08007380 <menuAmperageSymbol>:
 8007380:	181c 0000 0000 0000 0000 0000 0000 0000     ................
	...
 80073a4:	fcf8 cffe cfc7 fcfe 00f8 0000 0000 0000     ................
	...
 80073c0:	0f0f 010f 0101 0f0f 000f 0000 0000 0000     ................
	...

080073d8 <power_images>:
 80073d8:	2808 0000 0000 0000 0000 0000 0000 0000     .(..............
	...
 8007400:	0000 2808 0000 0000 0000 0000 0000 0000     ...(............
	...
 8007424:	f060 f0f0 f0f0 0060 2808 0000 0000 0000     `.....`..(......
	...
 800744c:	0000 ff7e ffff f3fb 007e 2808 0000 0000     ..~.....~..(....
	...
 8007470:	f0e0 f0f0 30b0 00e0 ff7f ffff ffff 007f     .....0..........
 8007480:	2808 0000 0000 0000 0000 0000 0000 0000     .(..............
	...
 8007498:	0000 fffe ffff f3fb 00fe ff7f ffff ffff     ................
 80074a8:	007f 2808 0000 0000 0000 0000 0000 0000     ...(............
 80074b8:	0000 0000 f0e0 f0f0 30b0 00e0 ffff ffff     .........0......
 80074c8:	ffff 00ff ff7f ffff ffff 007f 2808 0000     .............(..
	...
 80074e4:	0000 fffe ffff f3fb 00fe ffff ffff ffff     ................
 80074f4:	00ff ff7f ffff ffff 007f 2808 0000 0000     ...........(....
 8007504:	0000 0000 f0e0 f0f0 30b0 00e0 ffff ffff     .........0......
 8007514:	ffff 00ff ffff ffff ffff 00ff ff7f ffff     ................
 8007524:	ffff 007f 2808 0000 0000 0000 0000 fffe     .....(..........
 8007534:	ffff f3fb 00fe ffff ffff ffff 00ff ffff     ................
 8007544:	ffff ffff 00ff ff7f ffff ffff 007f 2808     ...............(
 8007554:	f0e0 f0f0 30b0 00e0 ffff ffff ffff 00ff     .....0..........
 8007564:	ffff ffff ffff 00ff ffff ffff ffff 00ff     ................
 8007574:	ff7f ffff ffff 007f 2808 fffe ffff f3fb     .........(......
 8007584:	00fe ffff ffff ffff 00ff ffff ffff ffff     ................
 8007594:	00ff ffff ffff ffff 00ff ff7f ffff ffff     ................
 80075a4:	007f 0000                                   ....

080075a8 <additionalMenuDigitals>:
 80075a8:	3018 0000 f0e0 f8f8 f8f8 f8f8 f8f8 f8f8     .0..............
 80075b8:	f8f8 f8f8 f8f8 f8f8 e0f0 0000 ffff ffff     ................
 80075c8:	ffff 0fff 0307 0303 0703 ff0f ffff ffff     ................
 80075d8:	ffff 0000 ffff ffff ffff 00ff 0000 0000     ................
 80075e8:	0000 ff00 ffff ffff ffff 0000 ffff ffff     ................
 80075f8:	ffff 00ff 0000 0000 0000 ff00 ffff ffff     ................
 8007608:	ffff 0000 ffff ffff ffff f0ff c0e0 c0c0     ................
 8007618:	e0c0 fff0 ffff ffff ffff 0000 0f07 1f1f     ................
 8007628:	1f1f 1f1f 1f1f 1f1f 1f1f 1f1f 1f1f 1f1f     ................
 8007638:	070f 3018 0000 0000 0000 0000 0000 0000     ...0............
 8007648:	0000 0000 f8f0 f8f8 f8f8 00f0 0000 0000     ................
	...
 8007664:	ffff ffff ffff 00ff 0000 0000 0000 0000     ................
	...
 800767c:	ffff ffff ffff 00ff 0000 0000 0000 0000     ................
	...
 8007694:	ffff ffff ffff 00ff 0000 0000 0000 0000     ................
	...
 80076ac:	ffff ffff ffff 00ff 0000 0000 0000 0000     ................
	...
 80076c4:	1f0f 1f1f 1f1f 000f 3018 e000 f8f0 f8f8     .........0......
 80076d4:	f8f8 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8 f0f8     ................
 80076e4:	00e0 0700 0f0f 0f0f 0f0f 070f 0303 0303     ................
 80076f4:	0f07 ffff ffff ffff 00ff 0000 8000 e0c0     ................
 8007704:	e0e0 e0e0 e0e0 e0e0 f8f0 ffff ffff ffff     ................
 8007714:	007f fe00 ffff ffff ffff 0f1f 0707 0707     ................
 8007724:	0707 0707 0307 0001 0000 ff00 ffff ffff     ................
 8007734:	ffff e0f0 c0c0 c0c0 f0e0 f0f0 f0f0 f0f0     ................
 8007744:	00e0 0700 1f0f 1f1f 1f1f 1f1f 1f1f 1f1f     ................
 8007754:	1f1f 1f1f 1f1f 0f1f 0007 3018 e000 f8f0     ...........0....
 8007764:	f8f8 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8     ................
 8007774:	f0f8 00e0 0700 0f0f 0f0f 0f0f 070f 0303     ................
 8007784:	0303 0f07 ffff ffff ffff 00ff 0000 0000     ................
 8007794:	8000 e0c0 e0e0 e0e0 e0e0 f8f0 ffff ffff     ................
 80077a4:	7fff 003f 0000 0000 0100 0703 0707 0707     ..?.............
 80077b4:	0707 1f0f ffff ffff feff 00fc e000 f0f0     ................
 80077c4:	f0f0 f0f0 e0f0 c0c0 c0c0 f0e0 ffff ffff     ................
 80077d4:	ffff 00ff 0700 1f0f 1f1f 1f1f 1f1f 1f1f     ................
 80077e4:	1f1f 1f1f 1f1f 1f1f 0f1f 0007 3018 f000     .............0..
 80077f4:	f8f8 f8f8 f0f8 0000 0000 0000 0000 f8f0     ................
 8007804:	f8f8 f8f8 00f0 ff00 ffff ffff ffff 0000     ................
 8007814:	0000 0000 0000 ffff ffff ffff 00ff 3f00     ...............?
 8007824:	ffff ffff ffff f0f8 e0e0 e0e0 f8f0 ffff     ................
 8007834:	ffff ffff 00ff 0000 0100 0303 0707 0707     ................
 8007844:	0707 0707 0707 ffff ffff ffff 00ff 0000     ................
	...
 8007860:	0000 ffff ffff ffff 00ff 0000 0000 0000     ................
	...
 8007878:	0000 1f0f 1f1f 1f1f 000f 3018 e000 f8f0     ...........0....
 8007888:	f8f8 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8     ................
 8007898:	f0f8 00e0 ff00 ffff ffff ffff 070f 0303     ................
 80078a8:	0303 0f07 0f0f 0f0f 0f0f 000f ff00 ffff     ................
 80078b8:	ffff ffff f0f8 e0e0 e0e0 e0e0 e0e0 c0e0     ................
 80078c8:	80c0 0000 0000 0301 0703 0707 0707 0707     ................
 80078d8:	0707 1f0f ffff ffff ffff 00ff f800 f8f8     ................
 80078e8:	f8f8 f8f8 e0f0 c0c0 c0c0 f0e0 ffff ffff     ................
 80078f8:	ffff 00ff 0700 1f0f 1f1f 1f1f 1f1f 1f1f     ................
 8007908:	1f1f 1f1f 1f1f 1f1f 0f1f 0007 3018 e000     .............0..
 8007918:	f8f0 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8     ................
 8007928:	f8f8 f0f8 00e0 ff00 ffff ffff ffff 070f     ................
 8007938:	0303 0303 0f07 0f0f 0f0f 0f0f 000f ff00     ................
 8007948:	ffff ffff ffff f0f8 e0e0 e0e0 e0e0 e0e0     ................
 8007958:	c0e0 80c0 0000 ff00 ffff ffff ffff 1f1f     ................
 8007968:	0707 0707 1f0f ffff ffff ffff 00ff ff00     ................
 8007978:	ffff ffff ffff e0f0 c0c0 c0c0 f0e0 ffff     ................
 8007988:	ffff ffff 00ff 0700 1f0f 1f1f 1f1f 1f1f     ................
 8007998:	1f1f 1f1f 1f1f 1f1f 1f1f 0f1f 0007 3018     ...............0
 80079a8:	f000 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8 f8f8     ................
 80079b8:	f8f8 f8f8 f8f8 00f0 1f00 3f3f 3f3f 1f3f     ..........?????.
 80079c8:	0303 0303 0303 0703 ffff ffff ffff 00ff     ................
	...
 80079e0:	0000 c080 f0e0 fcf8 ffff ffff 7fff 001f     ................
 80079f0:	0000 0000 c080 f0e0 fefc ffff ffff 3f7f     ...............?
 8007a00:	0f1f 0103 0000 0000 f000 fffc ffff ffff     ................
 8007a10:	3f7f 071f 0103 0000 0000 0000 0000 0000     .?..............
 8007a20:	1f00 3f3f 3f3f 1f3f 0000 0000 0000 0000     ..?????.........
	...
 8007a38:	3018 e000 f8f0 f8f8 f8f8 f8f8 f8f8 f8f8     .0..............
 8007a48:	f8f8 f8f8 f8f8 f0f8 00e0 ff00 ffff ffff     ................
 8007a58:	ffff 070f 0303 0303 0f07 ffff ffff ffff     ................
 8007a68:	00ff 1f00 ff3f ffff ffff f0f8 e0e0 e0e0     ....?...........
 8007a78:	f8f0 ffff ffff 3fff 001f f800 fffc ffff     .......?........
 8007a88:	ffff 0f1f 0707 0707 1f0f ffff ffff fcff     ................
 8007a98:	00f8 ff00 ffff ffff ffff e0f0 c0c0 c0c0     ................
 8007aa8:	f0e0 ffff ffff ffff 00ff 0700 1f0f 1f1f     ................
 8007ab8:	1f1f 1f1f 1f1f 1f1f 1f1f 1f1f 1f1f 0f1f     ................
 8007ac8:	0007 3018 e000 f8f0 f8f8 f8f8 f8f8 f8f8     ...0............
 8007ad8:	f8f8 f8f8 f8f8 f8f8 f0f8 00e0 ff00 ffff     ................
 8007ae8:	ffff ffff 070f 0303 0303 0f07 ffff ffff     ................
 8007af8:	ffff 00ff ff00 ffff ffff ffff f0f8 e0e0     ................
 8007b08:	e0e0 f8f0 ffff ffff ffff 00ff 0000 0301     ................
 8007b18:	0703 0707 0707 0707 0707 1f0f ffff ffff     ................
 8007b28:	ffff 00ff f800 f8f8 f8f8 f8f8 e0f0 c0c0     ................
 8007b38:	c0c0 f0e0 ffff ffff ffff 00ff 0700 1f0f     ................
 8007b48:	1f1f 1f1f 1f1f 1f1f 1f1f 1f1f 1f1f 1f1f     ................
 8007b58:	0f1f 0007                                   ....

08007b5c <additionalMenuLeftAnimation>:
 8007b5c:	1008 0000 0000 0000 0000 0000 0000 0000     ................
 8007b6c:	0000 1008 0000 0000 0000 0000 6000 f0f0     .............`..
 8007b7c:	f0f0 0060 1008 0000 0000 0000 0000 7800     ..`............x
 8007b8c:	eccc fcfc 0078 1008 0000 0000 0000 0000     ....x...........
 8007b9c:	7e00 fbf3 ffff 007e 1008 8000 c0c0 c0c0     .~....~.........
 8007bac:	0080 7f00 fefc ffff 007f 1008 e000 b030     ..............0.
 8007bbc:	f0f0 00e0 7f00 ffff ffff 007f               ............

08007bc8 <additionalMenuRightAnimation>:
 8007bc8:	1008 0000 0000 0000 0000 0000 0000 0000     ................
 8007bd8:	0000 1008 0000 0000 0000 0000 6000 f0f0     .............`..
 8007be8:	f0f0 0060 1008 0000 0000 0000 0000 7800     ..`............x
 8007bf8:	eccc fcfc 0078 1008 0000 0000 0000 0000     ....x...........
 8007c08:	7e00 fbf3 ffff 007e 1008 8000 c0c0 c0c0     .~....~.........
 8007c18:	0080 7f00 fefc ffff 007f 1008 e000 b030     ..............0.
 8007c28:	f0f0 00e0 7f00 ffff ffff 007f               ............
