// Seed: 3296246002
module module_0 (
    input wor   id_0
    , id_4,
    input wor   id_1,
    input uwire id_2
);
  assign id_4 = -1;
  assign id_4 = 1;
  assign module_1.id_4 = 0;
  always repeat (id_1) $unsigned(10);
  ;
  assign id_4 = id_0;
  logic id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    output wire id_7,
    input wire id_8,
    input supply1 id_9,
    input tri0 id_10,
    input uwire id_11,
    output wire id_12,
    input wor id_13,
    input tri0 id_14,
    output uwire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13
  );
endmodule
