

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Mon Mar 11 15:45:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_out
* Solution:       S5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  981|  981|  981|  981|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop_Flat_Loop  |  907|  907|        11|          3|          1|   300|    yes   |
        |- Sum_Loop              |   45|   45|        10|          4|          1|    10|    yes   |
        |- Prediction_Loop       |   23|   23|        15|          1|          1|    10|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11
  * Pipeline-1: initiation interval (II) = 4, depth = 10
  * Pipeline-2: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 3
  Pipeline-0 : II = 3, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 4, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
  Pipeline-2 : II = 1, D = 15, States = { 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 24 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 14 
24 --> 25 
25 --> 40 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 25 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x float]* %fully_connected) nounwind, !map !7"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !13"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense_out/dense_out.cpp:13]   --->   Operation 44 'alloca' 'dense_array' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %1" [dense_out/dense_out.cpp:16]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.2>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln16, %ifFalse ]" [dense_out/dense_out.cpp:16]   --->   Operation 46 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %select_ln23_2, %ifFalse ]" [dense_out/dense_out.cpp:23]   --->   Operation 47 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %ifFalse ]"   --->   Operation 48 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum, %ifFalse ]"   --->   Operation 49 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.66ns)   --->   "%icmp_ln16 = icmp eq i9 %indvar_flatten, -212" [dense_out/dense_out.cpp:16]   --->   Operation 50 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln16 = add i9 %indvar_flatten, 1" [dense_out/dense_out.cpp:16]   --->   Operation 51 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.preheader1.preheader, label %Flat_Loop" [dense_out/dense_out.cpp:16]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [dense_out/dense_out.cpp:16]   --->   Operation 53 'add' 'd' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %f_0, -2" [dense_out/dense_out.cpp:21]   --->   Operation 54 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln16)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.21ns)   --->   "%select_ln23 = select i1 %icmp_ln21, i5 0, i5 %f_0" [dense_out/dense_out.cpp:23]   --->   Operation 55 'select' 'select_ln23' <Predicate = (!icmp_ln16)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln23_2 = select i1 %icmp_ln21, i4 %d, i4 %d_0" [dense_out/dense_out.cpp:23]   --->   Operation 56 'select' 'select_ln23_2' <Predicate = (!icmp_ln16)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %select_ln23_2 to i9" [dense_out/dense_out.cpp:22]   --->   Operation 57 'zext' 'zext_ln22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %select_ln23 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 58 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln23, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 59 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i8 %tmp_1 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 60 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln23, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 61 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i6 %tmp_9 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 62 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i9 %zext_ln23_3, %zext_ln23_2" [dense_out/dense_out.cpp:23]   --->   Operation 63 'add' 'add_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i9 %add_ln23, %zext_ln22" [dense_out/dense_out.cpp:23]   --->   Operation 64 'add' 'add_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i9 %add_ln23_1 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 65 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%dense_out_weights_ad = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_4" [dense_out/dense_out.cpp:23]   --->   Operation 66 'getelementptr' 'dense_out_weights_ad' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 67 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 300> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%fully_connected_addr = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_1" [dense_out/dense_out.cpp:23]   --->   Operation 68 'getelementptr' 'fully_connected_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 69 'load' 'fully_connected_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 70 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 300> <ROM>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 71 'load' 'fully_connected_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 72 [2/2] (12.3ns)   --->   "%tmp_3 = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 72 'fmul' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 73 [1/2] (12.3ns)   --->   "%tmp_3 = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 73 'fmul' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln23, 1" [dense_out/dense_out.cpp:21]   --->   Operation 74 'add' 'f' <Predicate = (!icmp_ln16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.2>
ST_5 : Operation 75 [1/1] (0.69ns)   --->   "%select_ln23_1 = select i1 %icmp_ln21, float 0.000000e+00, float %w_sum_0" [dense_out/dense_out.cpp:23]   --->   Operation 75 'select' 'select_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [4/4] (10.5ns)   --->   "%w_sum = fadd float %select_ln23_1, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 76 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln21_1 = icmp eq i5 %f, -2" [dense_out/dense_out.cpp:21]   --->   Operation 77 'icmp' 'icmp_ln21_1' <Predicate = (!icmp_ln16)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %ifTrue, label %ifFalse" [dense_out/dense_out.cpp:21]   --->   Operation 78 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 21.7>
ST_6 : Operation 79 [3/4] (10.5ns)   --->   "%w_sum = fadd float %select_ln23_1, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 79 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 21.7>
ST_7 : Operation 80 [2/4] (10.5ns)   --->   "%w_sum = fadd float %select_ln23_1, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 80 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 21.7>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %select_ln23_2 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 81 'zext' 'zext_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 82 [1/4] (10.5ns)   --->   "%w_sum = fadd float %select_ln23_1, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 82 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%dense_out_bias_addr = getelementptr inbounds [10 x float]* @dense_out_bias, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 83 'getelementptr' 'dense_out_bias_addr' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 84 'load' 'dense_out_bias_load' <Predicate = (icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 300> <ROM>

State 9 <SV = 8> <Delay = 13.7>
ST_9 : Operation 85 [1/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 85 'load' 'dense_out_bias_load' <Predicate = (icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 300> <ROM>
ST_9 : Operation 86 [4/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 86 'fadd' 'tmp_2' <Predicate = (icmp_ln21_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 87 [3/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 87 'fadd' 'tmp_2' <Predicate = (icmp_ln21_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 88 [2/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 88 'fadd' 'tmp_2' <Predicate = (icmp_ln21_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.8>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Dense_Loop_Flat_Loop)"   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 92 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:23]   --->   Operation 93 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_8) nounwind" [dense_out/dense_out.cpp:25]   --->   Operation 94 'specregionend' 'empty_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 95 [1/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 95 'fadd' 'tmp_2' <Predicate = (icmp_ln21_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 96 'getelementptr' 'dense_array_addr_1' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (2.32ns)   --->   "store float %tmp_2, float* %dense_array_addr_1, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 97 'store' <Predicate = (icmp_ln21_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 98 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 99 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.76>
ST_13 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 3> <Delay = 2.32>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %Sum_Loop ], [ 0.000000e+00, %.preheader1.preheader ]"   --->   Operation 101 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %Sum_Loop ], [ 0, %.preheader1.preheader ]"   --->   Operation 102 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %i_0, -6" [dense_out/dense_out.cpp:31]   --->   Operation 103 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 104 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [dense_out/dense_out.cpp:31]   --->   Operation 105 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %Sum_Loop" [dense_out/dense_out.cpp:31]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %i_0 to i64" [dense_out/dense_out.cpp:33]   --->   Operation 107 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln33" [dense_out/dense_out.cpp:33]   --->   Operation 108 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 109 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 109 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 15 <SV = 4> <Delay = 17.3>
ST_15 : Operation 110 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 110 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 111 [5/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 111 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 5> <Delay = 15.0>
ST_16 : Operation 112 [4/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 112 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 6> <Delay = 15.0>
ST_17 : Operation 113 [3/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 113 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 7> <Delay = 15.0>
ST_18 : Operation 114 [2/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 114 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 8> <Delay = 15.0>
ST_19 : Operation 115 [1/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 115 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 9> <Delay = 10.5>
ST_20 : Operation 116 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 116 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 10.5>
ST_21 : Operation 117 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 117 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 10.5>
ST_22 : Operation 118 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 118 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 10.5>
ST_23 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 120 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:33]   --->   Operation 121 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 122 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 122 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 123 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_4) nounwind" [dense_out/dense_out.cpp:34]   --->   Operation 123 'specregionend' 'empty_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 124 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 24 <SV = 4> <Delay = 1.76>
ST_24 : Operation 125 [1/1] (1.76ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 125 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 5> <Delay = 2.32>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %Prediction_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 126 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %j_0, -6" [dense_out/dense_out.cpp:37]   --->   Operation 127 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [dense_out/dense_out.cpp:37]   --->   Operation 129 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %2, label %Prediction_Loop" [dense_out/dense_out.cpp:37]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %j_0 to i64" [dense_out/dense_out.cpp:39]   --->   Operation 131 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 132 'getelementptr' 'dense_array_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 133 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 133 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 26 <SV = 6> <Delay = 17.3>
ST_26 : Operation 134 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 134 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 135 [5/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 135 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 7> <Delay = 15.0>
ST_27 : Operation 136 [4/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 136 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 8> <Delay = 15.0>
ST_28 : Operation 137 [3/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 137 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 9> <Delay = 15.0>
ST_29 : Operation 138 [2/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 138 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 10> <Delay = 15.0>
ST_30 : Operation 139 [1/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 139 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 11> <Delay = 16.6>
ST_31 : Operation 140 [8/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 140 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 16.6>
ST_32 : Operation 141 [7/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 141 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 16.6>
ST_33 : Operation 142 [6/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 142 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 16.6>
ST_34 : Operation 143 [5/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 143 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 16.6>
ST_35 : Operation 144 [4/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 144 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 16.6>
ST_36 : Operation 145 [3/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 145 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 16.6>
ST_37 : Operation 146 [2/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 146 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 18> <Delay = 16.6>
ST_38 : Operation 147 [1/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 147 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 2.32>
ST_39 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 148 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 149 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:39]   --->   Operation 150 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 151 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 151 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 152 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %prediction_addr, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 152 'store' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 153 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_7) nounwind" [dense_out/dense_out.cpp:40]   --->   Operation 153 'specregionend' 'empty_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 154 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 40 <SV = 6> <Delay = 0.00>
ST_40 : Operation 155 [1/1] (0.00ns)   --->   "ret void" [dense_out/dense_out.cpp:41]   --->   Operation 155 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fully_connected]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
dense_array          (alloca           ) [ 00111111111111111111111111111111111111110]
br_ln16              (br               ) [ 01111111111110000000000000000000000000000]
indvar_flatten       (phi              ) [ 00100000000000000000000000000000000000000]
d_0                  (phi              ) [ 00100000000000000000000000000000000000000]
f_0                  (phi              ) [ 00100000000000000000000000000000000000000]
w_sum_0              (phi              ) [ 00111100000000000000000000000000000000000]
icmp_ln16            (icmp             ) [ 00111111111110000000000000000000000000000]
add_ln16             (add              ) [ 01111111111110000000000000000000000000000]
br_ln16              (br               ) [ 00000000000000000000000000000000000000000]
d                    (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln21            (icmp             ) [ 00111100000000000000000000000000000000000]
select_ln23          (select           ) [ 00011000000000000000000000000000000000000]
select_ln23_2        (select           ) [ 01111111111110000000000000000000000000000]
zext_ln22            (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln23_1          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln23_2          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln23_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln23             (add              ) [ 00000000000000000000000000000000000000000]
add_ln23_1           (add              ) [ 00000000000000000000000000000000000000000]
zext_ln23_4          (zext             ) [ 00000000000000000000000000000000000000000]
dense_out_weights_ad (getelementptr    ) [ 00010000000000000000000000000000000000000]
fully_connected_addr (getelementptr    ) [ 00010000000000000000000000000000000000000]
dense_out_weights_lo (load             ) [ 00001000000000000000000000000000000000000]
fully_connected_load (load             ) [ 00001000000000000000000000000000000000000]
tmp_3                (fmul             ) [ 00111111100000000000000000000000000000000]
f                    (add              ) [ 01111111111110000000000000000000000000000]
select_ln23_1        (select           ) [ 00111011100000000000000000000000000000000]
icmp_ln21_1          (icmp             ) [ 00111011111110000000000000000000000000000]
br_ln21              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln23            (zext             ) [ 00111000011110000000000000000000000000000]
w_sum                (fadd             ) [ 01111000011110000000000000000000000000000]
dense_out_bias_addr  (getelementptr    ) [ 00010000010000000000000000000000000000000]
dense_out_bias_load  (load             ) [ 00111000001110000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln22    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_8                (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln23    (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_3              (specregionend    ) [ 00000000000000000000000000000000000000000]
tmp_2                (fadd             ) [ 00000000000000000000000000000000000000000]
dense_array_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln26           (store            ) [ 00000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000]
br_ln0               (br               ) [ 01111111111110000000000000000000000000000]
br_ln31              (br               ) [ 00000000000001111111111100000000000000000]
sum_0                (phi              ) [ 00000000000000111111111111111111111111110]
i_0                  (phi              ) [ 00000000000000100000000000000000000000000]
icmp_ln31            (icmp             ) [ 00000000000000111111111100000000000000000]
empty_4              (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 00000000000001111111111100000000000000000]
br_ln31              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln33            (zext             ) [ 00000000000000000000000000000000000000000]
dense_array_addr     (getelementptr    ) [ 00000000000000010000000000000000000000000]
dense_array_load     (load             ) [ 00000000000000111111000000000000000000000]
tmp                  (fexp             ) [ 00000000000000111100111100000000000000000]
specloopname_ln32    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln33    (specpipeline     ) [ 00000000000000000000000000000000000000000]
sum                  (fadd             ) [ 00000000000001111111111100000000000000000]
empty_5              (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln31              (br               ) [ 00000000000001111111111100000000000000000]
br_ln37              (br               ) [ 00000000000000000000000011111111111111110]
j_0                  (phi              ) [ 00000000000000000000000001000000000000000]
icmp_ln37            (icmp             ) [ 00000000000000000000000001111111111111110]
empty_6              (speclooptripcount) [ 00000000000000000000000000000000000000000]
j                    (add              ) [ 00000000000000000000000011111111111111110]
br_ln37              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln39            (zext             ) [ 00000000000000000000000001111111111111110]
dense_array_addr_2   (getelementptr    ) [ 00000000000000000000000001100000000000000]
dense_array_load_1   (load             ) [ 00000000000000000000000001011110000000000]
tmp_5                (fexp             ) [ 00000000000000000000000001000001111111100]
tmp_6                (fdiv             ) [ 00000000000000000000000001000000000000010]
specloopname_ln38    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_7                (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln39    (specpipeline     ) [ 00000000000000000000000000000000000000000]
prediction_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln39           (store            ) [ 00000000000000000000000000000000000000000]
empty_7              (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln37              (br               ) [ 00000000000000000000000011111111111111110]
ret_ln41             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fully_connected">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fully_connected"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_out_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_out_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Loop_Flat_Loop"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="dense_array_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="dense_out_weights_ad_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="9" slack="0"/>
<pin id="86" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_weights_ad/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_out_weights_lo/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="fully_connected_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fully_connected_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fully_connected_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dense_out_bias_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_bias_addr/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_out_bias_load/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="dense_array_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="4"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_1/12 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/12 dense_array_load/14 dense_array_load_1/25 "/>
</bind>
</comp>

<comp id="133" class="1004" name="dense_array_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/14 "/>
</bind>
</comp>

<comp id="140" class="1004" name="dense_array_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/25 "/>
</bind>
</comp>

<comp id="147" class="1004" name="prediction_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="14"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/39 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln39_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/39 "/>
</bind>
</comp>

<comp id="160" class="1005" name="indvar_flatten_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_flatten_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="d_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="d_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="f_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="1"/>
<pin id="184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="f_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="5" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="w_sum_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="w_sum_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="sum_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="sum_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/14 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/14 "/>
</bind>
</comp>

<comp id="228" class="1005" name="j_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/25 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/5 tmp_2/9 sum/20 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="8"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_6/31 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/15 tmp_5/26 "/>
</bind>
</comp>

<comp id="263" class="1005" name="reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum sum "/>
</bind>
</comp>

<comp id="270" class="1005" name="reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_load dense_array_load_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln16_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln16_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="d_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln21_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln23_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln23_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="0" index="2" bw="4" slack="0"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln22_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln23_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="5" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln23_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_9_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln23_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln23_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln23_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln23_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="f_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="2"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln23_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="3"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="3"/>
<pin id="380" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln21_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="1"/>
<pin id="386" dir="0" index="1" bw="2" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln23_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="6"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln31_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln33_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/14 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln37_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/25 "/>
</bind>
</comp>

<comp id="416" class="1004" name="j_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/25 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln39_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/25 "/>
</bind>
</comp>

<comp id="427" class="1005" name="icmp_ln16_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="431" class="1005" name="add_ln16_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="436" class="1005" name="icmp_ln21_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="3"/>
<pin id="438" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="441" class="1005" name="select_ln23_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="2"/>
<pin id="443" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="446" class="1005" name="select_ln23_2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln23_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="dense_out_weights_ad_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="1"/>
<pin id="454" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_ad "/>
</bind>
</comp>

<comp id="457" class="1005" name="fully_connected_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="1"/>
<pin id="459" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fully_connected_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="dense_out_weights_lo_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_lo "/>
</bind>
</comp>

<comp id="467" class="1005" name="fully_connected_load_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fully_connected_load "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="477" class="1005" name="f_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="1"/>
<pin id="479" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="483" class="1005" name="select_ln23_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="icmp_ln21_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="3"/>
<pin id="490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="zext_ln23_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="4"/>
<pin id="494" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="497" class="1005" name="dense_out_bias_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="1"/>
<pin id="499" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_bias_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="dense_out_bias_load_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_bias_load "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp_ln31_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="511" class="1005" name="i_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="516" class="1005" name="dense_array_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="icmp_ln37_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="525" class="1005" name="j_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="530" class="1005" name="zext_ln39_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="14"/>
<pin id="532" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="535" class="1005" name="dense_array_addr_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="1"/>
<pin id="537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_6_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="239" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="244"><net_src comp="115" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="205" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="89" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="102" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="205" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="72" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="127" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="239" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="273"><net_src comp="127" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="278"><net_src comp="257" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="285"><net_src comp="164" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="164" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="175" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="186" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="186" pin="4"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="299" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="293" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="175" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="305" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="305" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="305" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="338" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="321" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="193" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="389" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="397"><net_src comp="221" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="68" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="221" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="28" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="221" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="414"><net_src comp="232" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="232" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="232" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="430"><net_src comp="281" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="287" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="439"><net_src comp="299" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="444"><net_src comp="305" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="449"><net_src comp="313" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="455"><net_src comp="82" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="460"><net_src comp="95" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="465"><net_src comp="89" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="470"><net_src comp="102" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="475"><net_src comp="246" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="480"><net_src comp="371" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="486"><net_src comp="376" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="491"><net_src comp="384" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="389" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="500"><net_src comp="108" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="505"><net_src comp="115" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="510"><net_src comp="393" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="399" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="519"><net_src comp="133" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="524"><net_src comp="410" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="416" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="533"><net_src comp="422" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="538"><net_src comp="140" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="543"><net_src comp="252" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {39 }
 - Input state : 
	Port: dense : fully_connected | {2 3 }
	Port: dense : dense_out_bias | {8 9 }
	Port: dense : dense_out_weights | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		d : 1
		icmp_ln21 : 1
		select_ln23 : 2
		select_ln23_2 : 2
		zext_ln22 : 3
		zext_ln23_1 : 3
		tmp_1 : 3
		zext_ln23_2 : 4
		tmp_9 : 3
		zext_ln23_3 : 4
		add_ln23 : 5
		add_ln23_1 : 6
		zext_ln23_4 : 7
		dense_out_weights_ad : 8
		dense_out_weights_lo : 9
		fully_connected_addr : 4
		fully_connected_load : 5
	State 3
		tmp_3 : 1
	State 4
	State 5
		w_sum : 1
		br_ln21 : 1
	State 6
	State 7
	State 8
		dense_out_bias_addr : 1
		dense_out_bias_load : 2
	State 9
		tmp_2 : 1
	State 10
	State 11
	State 12
		empty_3 : 1
		store_ln26 : 1
	State 13
	State 14
		icmp_ln31 : 1
		i : 1
		br_ln31 : 2
		zext_ln33 : 1
		dense_array_addr : 2
		dense_array_load : 3
	State 15
		tmp : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		empty_5 : 1
	State 24
	State 25
		icmp_ln37 : 1
		j : 1
		br_ln37 : 2
		zext_ln39 : 1
		dense_array_addr_2 : 2
		dense_array_load_1 : 3
	State 26
		tmp_5 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		store_ln39 : 1
		empty_7 : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fdiv   |      grp_fu_252      |    0    |   363   |   986   |
|----------|----------------------|---------|---------|---------|
|   fexp   |      grp_fu_257      |    7    |   205   |   892   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_239      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_246      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln16_fu_287   |    0    |    0    |    15   |
|          |       d_fu_293       |    0    |    0    |    13   |
|          |    add_ln23_fu_354   |    0    |    0    |    9    |
|    add   |   add_ln23_1_fu_360  |    0    |    0    |    9    |
|          |       f_fu_371       |    0    |    0    |    15   |
|          |       i_fu_399       |    0    |    0    |    13   |
|          |       j_fu_416       |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln16_fu_281   |    0    |    0    |    13   |
|          |   icmp_ln21_fu_299   |    0    |    0    |    11   |
|   icmp   |  icmp_ln21_1_fu_384  |    0    |    0    |    11   |
|          |   icmp_ln31_fu_393   |    0    |    0    |    9    |
|          |   icmp_ln37_fu_410   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln23_fu_305  |    0    |    0    |    5    |
|  select  | select_ln23_2_fu_313 |    0    |    0    |    4    |
|          | select_ln23_1_fu_376 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln22_fu_321   |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_325  |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_338  |    0    |    0    |    0    |
|   zext   |  zext_ln23_3_fu_350  |    0    |    0    |    0    |
|          |  zext_ln23_4_fu_366  |    0    |    0    |    0    |
|          |   zext_ln23_fu_389   |    0    |    0    |    0    |
|          |   zext_ln33_fu_405   |    0    |    0    |    0    |
|          |   zext_ln39_fu_422   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_1_fu_330     |    0    |    0    |    0    |
|          |     tmp_9_fu_342     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    12   |   923   |   2782  |
|----------|----------------------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|   dense_array   |    0   |   64   |    5   |    0   |
|  dense_out_bias |    0   |   32   |    5   |    -   |
|dense_out_weights|    1   |    0   |    0   |    -   |
+-----------------+--------+--------+--------+--------+
|      Total      |    1   |   96   |   10   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln16_reg_431      |    9   |
|         d_0_reg_171        |    4   |
| dense_array_addr_2_reg_535 |    4   |
|  dense_array_addr_reg_516  |    4   |
| dense_out_bias_addr_reg_497|    4   |
| dense_out_bias_load_reg_502|   32   |
|dense_out_weights_ad_reg_452|    9   |
|dense_out_weights_lo_reg_462|   32   |
|         f_0_reg_182        |    5   |
|          f_reg_477         |    5   |
|fully_connected_addr_reg_457|    5   |
|fully_connected_load_reg_467|   32   |
|         i_0_reg_217        |    4   |
|          i_reg_511         |    4   |
|      icmp_ln16_reg_427     |    1   |
|     icmp_ln21_1_reg_488    |    1   |
|      icmp_ln21_reg_436     |    1   |
|      icmp_ln31_reg_507     |    1   |
|      icmp_ln37_reg_521     |    1   |
|   indvar_flatten_reg_160   |    9   |
|         j_0_reg_228        |    4   |
|          j_reg_525         |    4   |
|           reg_263          |   32   |
|           reg_270          |   32   |
|           reg_275          |   32   |
|    select_ln23_1_reg_483   |   32   |
|    select_ln23_2_reg_446   |    4   |
|     select_ln23_reg_441    |    5   |
|        sum_0_reg_205       |   32   |
|        tmp_3_reg_472       |   32   |
|        tmp_6_reg_540       |   32   |
|       w_sum_0_reg_193      |   32   |
|      zext_ln23_reg_492     |   64   |
|      zext_ln39_reg_530     |   64   |
+----------------------------+--------+
|            Total           |   568  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_115 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_127 |  p0  |   5  |   4  |   20   ||    27   |
|  w_sum_0_reg_193  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_0_reg_205   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_239    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_239    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_246    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_246    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_257    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   632  || 19.7792 ||   141   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |   923  |  2782  |    -   |
|   Memory  |    1   |    -   |    -   |   96   |   10   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   141  |    -   |
|  Register |    -   |    -   |    -   |   568  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   19   |  1587  |  2933  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
