PPA Report for duty_cycle_clock.v (Module: duty_cycle_clock)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 19
FF Count: 9
IO Count: 19
Cell Count: 97

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 257.39 MHz
Reg-to-Reg Critical Path Delay: 3.532 ns

POWER METRICS:
-------------
Total Power Consumption: 0.838 W
