
*** Running vivado
    with args -log tri_mode_ethernet_mac_0.vds -m64 -mode batch -messageDb vivado.pb -source tri_mode_ethernet_mac_0.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source tri_mode_ethernet_mac_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z045ffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:zc706:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecad/tools/xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'tri_mode_ethernet_mac_0' generated file not found '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tri_mode_ethernet_mac_0' generated file not found '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tri_mode_ethernet_mac_0' generated file not found '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tri_mode_ethernet_mac_0' generated file not found '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'tri_mode_ethernet_mac_0' generated file not found '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_funcsim.vhdl'. Please regenerate to continue.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.cache/wt [current_project]
# set_property parent.project_dir /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip [current_project]
# catch { write_hwdef -file tri_mode_ethernet_mac_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top tri_mode_ethernet_mac_0 -part xc7z045ffg900-2 -mode out_of_context
Command: synth_design -top tri_mode_ethernet_mac_0 -part xc7z045ffg900-2 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
WARNING: [Synth 8-2306] macro log2 redefined [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_address_decoder.v:110]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 806.621 ; gain = 174.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v:66]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v:108]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_ipif' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_slave_attachment' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_slave_attachment.v:130]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_address_decoder' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_address_decoder.v:112]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_address_decoder' (1#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_address_decoder.v:112]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_counter_f' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_counter_f' (2#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_counter_f.v:101]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_slave_attachment' (3#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_slave_attachment.v:130]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_ipif' (4#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_axi_lite_ipif.v:135]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper' (5#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/axi_ipif/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_vector_decode' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_vector_decode' (6#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:70]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tri_mode_ethernet_mac_v8_2.v:175]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_sync_reset' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:140]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:140]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:142]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:142]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:143]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:143]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:144]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:144]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:145]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:145]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:146]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_sync_reset' (7#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_gmii_mii_tx' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/gmii_mii/tri_mode_ethernet_mac_v8_2_gmii_mii_tx.v:130]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/gmii_mii/tri_mode_ethernet_mac_v8_2_gmii_mii_tx.v:160]
INFO: [Synth 8-4471] merging register 'hd_tieoff.force_quiet_reg' into 'hd_tieoff.extension_reg_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/gmii_mii/tri_mode_ethernet_mac_v8_2_gmii_mii_tx.v:588]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_gmii_mii_tx' (8#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/gmii_mii/tri_mode_ethernet_mac_v8_2_gmii_mii_tx.v:130]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_gmii_mii_rx' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/gmii_mii/tri_mode_ethernet_mac_v8_2_gmii_mii_rx.v:152]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_gmii_mii_rx' (9#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/gmii_mii/tri_mode_ethernet_mac_v8_2_gmii_mii_rx.v:152]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_ipic_mux' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_lite/tri_mode_ethernet_mac_v8_2_ipic_mux.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_lite/tri_mode_ethernet_mac_v8_2_ipic_mux.v:305]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_ipic_mux' (10#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_lite/tri_mode_ethernet_mac_v8_2_ipic_mux.v:130]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_tx_axi_intf' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_tx_axi_intf.v:130]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_tx_axi_intf' (11#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_tx_axi_intf.v:130]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_rx_axi_intf' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_rx_axi_intf.v:122]
INFO: [Synth 8-226] default block is never used [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_rx_axi_intf.v:191]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_rx_axi_intf' (12#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_rx_axi_intf.v:122]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_control' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_control.v:124]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_rx_cntl' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:123]
INFO: [Synth 8-3936] Found unconnected internal register 'data_valid_shift_reg' and it is trimmed from '9' to '8' bits. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:269]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_rx_cntl' (13#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:123]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_tx_cntl' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_tx_cntl.v:122]
INFO: [Synth 8-638] synthesizing module 'LUT4' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (14#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (14#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (14#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (14#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (14#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15821]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_tx_cntl' (15#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_tx_cntl.v:122]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_pfc_tx_cntl' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:121]
INFO: [Synth 8-226] default block is never used [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:215]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].pri_state_reg[1][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].pri_state_reg[2][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].pri_state_reg[3][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].pri_state_reg[4][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].pri_state_reg[5][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].pri_state_reg[6][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:368]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].pri_state_reg[7][2:0]' into 'priority_fsm[0].pri_state_reg[0][2:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:368]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_pfc_tx_cntl' (16#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:121]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_rx_sync_req' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_sync_req.v:123]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_rx_sync_req' (17#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_sync_req.v:123]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_tx_pause' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_tx_pause.v:129]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:143]
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:170]
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:182]
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:194]
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:206]
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_sync_block' (18#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_tx_pause' (19#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_tx_pause.v:129]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_control' (20#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_control.v:124]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_tx' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tri_mode_ethernet_mac_v8_2_tx.vhd:221]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tri_mode_ethernet_mac_v8_2_tx.vhd:279]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tri_mode_ethernet_mac_v8_2_tx.vhd:293]
INFO: [Synth 8-3491] module 'TX_STATE_MACH' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tx_state_mach.vhd:128' bound to instance 'TX_SM1' of component 'TX_STATE_MACH' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tri_mode_ethernet_mac_v8_2_tx.vhd:645]
INFO: [Synth 8-638] synthesizing module 'TX_STATE_MACH__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tx_state_mach.vhd:227]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tx_state_mach.vhd:381]
INFO: [Synth 8-3491] module 'CRC32_8' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/crc32_8.vhd:160' bound to instance 'CRCGEN' of component 'CRC32_8' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tx_state_mach.vhd:1936]
INFO: [Synth 8-638] synthesizing module 'CRC32_8' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/crc32_8.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'CRC32_8' (21#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/crc32_8.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'TX_STATE_MACH__parameterized0' (22#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tx_state_mach.vhd:227]
INFO: [Synth 8-113] binding component instance 'BYTECNTSRL' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tri_mode_ethernet_mac_v8_2_tx.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_tx' (23#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tx/tri_mode_ethernet_mac_v8_2_tx.vhd:221]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_rx' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:224]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:330]
INFO: [Synth 8-113] binding component instance 'DELAY_BROADCASTADDRESSMATCH' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:607]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RXD' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:711]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_DV1' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:728]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_DV2' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:741]
INFO: [Synth 8-113] binding component instance 'DELAY_RX_ERR' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:755]
INFO: [Synth 8-3491] module 'STATE_MACHINES' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/state_machines.vhd:141' bound to instance 'RX_SM' of component 'STATE_MACHINES' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:854]
INFO: [Synth 8-638] synthesizing module 'STATE_MACHINES' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/state_machines.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'STATE_MACHINES' (24#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/state_machines.vhd:178]
INFO: [Synth 8-3491] module 'DECODE_FRAME' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/decode_frame.vhd:148' bound to instance 'FRAME_DECODER' of component 'DECODE_FRAME' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:900]
INFO: [Synth 8-638] synthesizing module 'DECODE_FRAME' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/decode_frame.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'DECODE_FRAME' (25#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/decode_frame.vhd:189]
INFO: [Synth 8-3491] module 'CRC32_8' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/crc32_8.vhd:160' bound to instance 'FCS_CHECK' of component 'CRC32_8' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:949]
INFO: [Synth 8-3491] module 'PARAM_CHECK' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/param_check.vhd:144' bound to instance 'FRAME_CHECKER' of component 'PARAM_CHECK' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:965]
INFO: [Synth 8-638] synthesizing module 'PARAM_CHECK__parameterized0' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/param_check.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'PARAM_CHECK__parameterized0' (26#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/param_check.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_rx' (27#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/rx/tri_mode_ethernet_mac_v8_2_rx.vhd:224]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_management' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_management.v:122]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_miim' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_miim.v:121]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_miim' (28#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_miim.v:121]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_config' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_config.v:123]
INFO: [Synth 8-4471] merging register 'pause_quanta_bus_reg[31:0]' into 'read_data_reg[31:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_config.v:629]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_config' (29#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_config.v:123]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_management' (30#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_management.v:122]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_int_ctrl' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/interrupt/tri_mode_ethernet_mac_v8_2_int_ctrl.v:125]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_int_ctrl' (31#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/interrupt/tri_mode_ethernet_mac_v8_2_int_ctrl.v:125]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_statistics_core' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:207]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:354]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:386]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:386]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:386]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:386]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:386]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:386]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:386]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:386]
INFO: [Synth 8-3491] module 'pre_accumulator' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:150' bound to instance 'rx_byte_counter' of component 'pre_accumulator' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:431]
INFO: [Synth 8-638] synthesizing module 'pre_accumulator' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:173]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_reset' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:124' bound to instance 'SYNC_STATS_RESET' of component 'tri_mode_ethernet_mac_v8_2_sync_reset' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:186]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_sync_reset__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_sync_reset__parameterized1' (31#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:139]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_accum_gray_i' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:240]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_sync_block__parameterized1' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:143]
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:170]
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:182]
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:194]
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:206]
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_sync_block__parameterized1' (31#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:143]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_accum_gray_i' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:240]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_accum_gray_i' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:240]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_accum_gray_i' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:240]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_accum_gray_i' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:240]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_accum_gray_i' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:240]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_accum_gray_i' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:240]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_accum_gray_i' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'pre_accumulator' (32#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:173]
INFO: [Synth 8-3491] module 'pre_accumulator' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:150' bound to instance 'tx_byte_counter' of component 'pre_accumulator' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:449]
INFO: [Synth 8-3491] module 'pre_accumulator' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:150' bound to instance 'rx_undersized_counter' of component 'pre_accumulator' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:469]
INFO: [Synth 8-3491] module 'pre_accumulator' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/pre_accumulator.vhd:150' bound to instance 'rx_fragment_counter' of component 'pre_accumulator' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:488]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'fast_statistics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:626]
INFO: [Synth 8-638] synthesizing module 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:150]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_inc_vector' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'increment_controller' (33#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:150]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'fast_statistics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:626]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'fast_statistics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:626]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'fast_statistics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:626]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats1' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:654]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats1' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:654]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats1' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:654]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats1' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:654]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats1' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:654]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats1' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:654]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats1' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:654]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats2' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:683]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats2' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:683]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats2' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:683]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats2' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:683]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats2' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:683]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats2' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:683]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'frame_size_stats2' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:683]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-3491] module 'increment_controller' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/increment_controller.vhd:138' bound to instance 'general_statisics' of component 'increment_controller' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:711]
INFO: [Synth 8-113] binding component instance 'shift_ram_count_i' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:983]
INFO: [Synth 8-113] binding component instance 'shift_ram_count_i' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:983]
INFO: [Synth 8-113] binding component instance 'shift_ram_count_i' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:983]
INFO: [Synth 8-113] binding component instance 'shift_ram_count_i' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:983]
INFO: [Synth 8-113] binding component instance 'shift_ram_count_i' to cell 'SRL16E' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:983]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_request' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:1166]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v8_2_sync_block' declared at '/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_block.vhd:126' bound to instance 'sync_response' of component 'tri_mode_ethernet_mac_v8_2_sync_block' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:1267]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_statistics_core' (34#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/stats/tri_mode_ethernet_mac_v8_2_statistics_core.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_addr_filter_wrap' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/af/tri_mode_ethernet_mac_v8_2_addr_filter_wrap.v:126]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_addr_filter' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/af/tri_mode_ethernet_mac_v8_2_addr_filter.v:127]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_v8_2_addr_compare' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/af/tri_mode_ethernet_mac_v8_2_addr_compare.v:132]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized1' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized1' (35#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized2' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized2' (35#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_addr_compare' (36#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/af/tri_mode_ethernet_mac_v8_2_addr_compare.v:132]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (36#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:28398]
INFO: [Synth 8-638] synthesizing module 'LUT3' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (37#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (37#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (37#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (37#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:15781]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (38#1) [/ecad/tools/xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_addr_filter' (39#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/af/tri_mode_ethernet_mac_v8_2_addr_filter.v:127]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2_addr_filter_wrap' (40#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/af/tri_mode_ethernet_mac_v8_2_addr_filter_wrap.v:126]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_v8_2' (41#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/tri_mode_ethernet_mac_v8_2.v:175]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_block' (42#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v:108]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0' (43#1) [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 875.629 ; gain = 243.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /ecad/tools/xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tri_mode_ethernet_mac_0_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/tri_mode_ethernet_mac_0_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'inst'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/tri_mode_ethernet_mac_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/tri_mode_ethernet_mac_0_synth_1/dont_touch.xdc]
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tri_mode_ethernet_mac_0_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/tri_mode_ethernet_mac_0_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1200.652 ; gain = 568.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/tri_mode_ethernet_mac_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1200.652 ; gain = 568.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1200.652 ; gain = 568.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'tri_mode_ethernet_mac_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v8_2_tx_axi_intf'
INFO: [Synth 8-4471] merging register 'rx_av_a_tuser_reg' into 'rx_filter_tuser_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_rx_axi_intf.v:412]
INFO: [Synth 8-4471] merging register 'rx_av_b_tuser_reg' into 'rx_filter_tuser_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_rx_axi_intf.v:413]
INFO: [Synth 8-4471] merging register 'rx_ptp_tuser_reg' into 'rx_filter_tuser_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_rx_axi_intf.v:414]
INFO: [Synth 8-4471] merging register 'rx_legacy_tuser_reg' into 'rx_filter_tuser_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/axi_strm/tri_mode_ethernet_mac_v8_2_rx_axi_intf.v:415]
INFO: [Synth 8-4471] merging register 'priority_counter[1].tvalid_int_reg[1:1]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:562]
INFO: [Synth 8-4471] merging register 'priority_counter[2].tvalid_int_reg[2:2]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:562]
INFO: [Synth 8-4471] merging register 'priority_counter[3].tvalid_int_reg[3:3]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:562]
INFO: [Synth 8-4471] merging register 'priority_counter[4].tvalid_int_reg[4:4]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:562]
INFO: [Synth 8-4471] merging register 'priority_counter[5].tvalid_int_reg[5:5]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:562]
INFO: [Synth 8-4471] merging register 'priority_counter[6].tvalid_int_reg[6:6]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:562]
INFO: [Synth 8-4471] merging register 'priority_counter[7].tvalid_int_reg[7:7]' into 'priority_counter[0].tvalid_int_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_rx_cntl.v:562]
INFO: [Synth 8-4471] merging register 'priority_fsm[0].priority_req_reg[0:0]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].quanta_low_reg[1:1]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[1].priority_req_reg[1:1]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].quanta_low_reg[2:2]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[2].priority_req_reg[2:2]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].quanta_low_reg[3:3]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[3].priority_req_reg[3:3]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].quanta_low_reg[4:4]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[4].priority_req_reg[4:4]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].quanta_low_reg[5:5]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[5].priority_req_reg[5:5]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].quanta_low_reg[6:6]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[6].priority_req_reg[6:6]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:369]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].quanta_low_reg[7:7]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:370]
INFO: [Synth 8-4471] merging register 'priority_fsm[7].priority_req_reg[7:7]' into 'priority_fsm[0].quanta_low_reg[0:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/flow_ctrl/tri_mode_ethernet_mac_v8_2_pfc_tx_cntl.v:369]
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v8_2_pfc_tx_cntl'
INFO: [Synth 8-4471] merging register 'int_rx_inband_ts_enable_reg' into 'int_rx_half_duplex_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_config.v:455]
INFO: [Synth 8-4471] merging register 'int_tx_inband_cf_enable_reg' into 'int_tx_half_duplex_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_config.v:456]
INFO: [Synth 8-4471] merging register 'int_rx_priority_en_reg[7:0]' into 'int_tx_priority_en_reg[7:0]' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/man/tri_mode_ethernet_mac_v8_2_config.v:462]
INFO: [Synth 8-4471] merging register 'rx_av_a_match_reg' into 'rx_ptp_match_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/af/tri_mode_ethernet_mac_v8_2_addr_filter.v:1123]
INFO: [Synth 8-4471] merging register 'rx_av_b_match_reg' into 'rx_ptp_match_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/af/tri_mode_ethernet_mac_v8_2_addr_filter.v:1124]
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_slave_attachment'
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v8_2_tx_axi_intf'
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v8_2_pfc_tx_cntl'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1200.652 ; gain = 568.031
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst0_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst0_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:175]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst1_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst1_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:187]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst2_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst2_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:188]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst3_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst3_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:189]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/async_rst4_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst4_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:190]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg' into 'rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:200]
INFO: [Synth 8-4471] merging register 'rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg' into 'rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:201]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst0_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst0_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:175]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst1_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst1_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:187]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst2_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst2_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:188]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst3_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst3_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:189]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/async_rst4_reg' into 'rx_byte_counter/SYNC_STATS_RESET/async_rst4_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:190]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg' into 'rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:200]
INFO: [Synth 8-4471] merging register 'rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg' into 'rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg' [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_v8_2/hdl/common/tri_mode_ethernet_mac_v8_2_sync_reset.vhd:201]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1200.652 ; gain = 568.031
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1200.652 ; gain = 568.031
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\sync_auto_en/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\sync_auto_en/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\sync_auto_en/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\sync_auto_en/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\sync_auto_en/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_rx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_rx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_rx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_rx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_rx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_tx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_tx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_tx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_tx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[0].sync_tx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_rx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_rx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_rx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_rx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_rx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_tx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_tx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_tx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_tx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[1].sync_tx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_rx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_rx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_rx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_rx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_rx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_tx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_tx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_tx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_tx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[2].sync_tx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_rx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_rx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_rx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_rx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_rx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_tx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_tx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_tx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_tx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[3].sync_tx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_rx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_rx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_rx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_rx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_rx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_tx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_tx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_tx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_tx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[4].sync_tx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_rx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_rx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_rx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_rx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_rx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_tx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_tx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_tx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_tx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[5].sync_tx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_rx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_rx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_rx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_rx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_rx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_tx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_tx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_tx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_tx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[6].sync_tx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_rx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_rx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_rx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_rx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_rx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_tx_pen/data_sync_reg0 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_tx_pen/data_sync_reg1 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_tx_pen/data_sync_reg2 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_tx_pen/data_sync_reg3 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\ppe_sync[7].sync_tx_pen/data_sync_reg4 ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\rx/pfc_pause_req_int_reg ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/priority_fsm[0].pri_state_reg[0][2] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/priority_fsm[0].pri_state_reg[0][1] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/priority_fsm[0].pri_state_reg[0][0] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[0].tvalid_delay_reg[0] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[1].tvalid_delay_reg[1] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[2].tvalid_delay_reg[2] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[3].tvalid_delay_reg[3] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[4].tvalid_delay_reg[4] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[5].tvalid_delay_reg[5] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[6].tvalid_delay_reg[6] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[7].tvalid_delay_reg[7] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[8].tvalid_delay_reg[8] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[0].tvalid_delay2_reg[0] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Synth 8-3332] Sequential element (\pfc_tx/oneshot_gen[1].tvalid_delay2_reg[1] ) is unused and will be removed from module tri_mode_ethernet_mac_v8_2_control.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1200.676 ; gain = 568.055
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1200.676 ; gain = 568.055
Finished Parallel Section  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1200.676 ; gain = 568.055
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1235.668 ; gain = 603.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1239.668 ; gain = 607.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1274.824 ; gain = 642.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1274.824 ; gain = 642.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1274.824 ; gain = 642.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1274.824 ; gain = 642.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    26|
|2     |LUT1     |    94|
|3     |LUT2     |   281|
|4     |LUT3     |   229|
|5     |LUT4     |   457|
|6     |LUT5     |   294|
|7     |LUT6     |   721|
|8     |MUXCY_L  |    29|
|9     |MUXF7    |    13|
|10    |RAM64X1D |    96|
|11    |SRL16E   |    21|
|12    |XORCY    |    31|
|13    |FDPE     |    30|
|14    |FDRE     |  2453|
|15    |FDSE     |    99|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1274.824 ; gain = 642.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1274.824 ; gain = 642.203
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'inst'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'inst'
Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:5]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1689.039 ; gain = 408.215
Finished Parsing XDC File [/scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
459 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1690.039 ; gain = 939.293
# rename_ref -prefix_all tri_mode_ethernet_mac_0_
INFO: [Coretcl 2-1174] Renamed 155 cell refs.
# write_checkpoint -noxdef tri_mode_ethernet_mac_0.dcp
# report_utilization -file tri_mode_ethernet_mac_0_utilization_synth.rpt -pb tri_mode_ethernet_mac_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1690.043 ; gain = 0.000
# if { [catch {
#   file copy -force /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.runs/tri_mode_ethernet_mac_0_synth_1/tri_mode_ethernet_mac_0.dcp /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp
#   write_verilog -force -mode synth_stub /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_stub.v
#   write_vhdl -force -mode synth_stub /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_stub.vhdl
#   write_verilog -force -mode funcsim /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_funcsim.v
#   write_vhdl -force -mode funcsim /scratch/skarandikar/fpga-zynq/zc706/zc706_rocketchip/zc706_rocketchip.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 16:59:21 2014...
