<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Beagleboard, reproducing recent status
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Beagleboard%2C%20reproducing%20recent%20status&In-Reply-To=%3CC9D4C826-C105-4867-A690-54C0C32121EF%40kc8apf.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004226.html">
   <LINK REL="Next"  HREF="004246.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Beagleboard, reproducing recent status</H1>
    <B>Rick Altherr</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Beagleboard%2C%20reproducing%20recent%20status&In-Reply-To=%3CC9D4C826-C105-4867-A690-54C0C32121EF%40kc8apf.net%3E"
       TITLE="[Openocd-development] Beagleboard, reproducing recent status">kc8apf at kc8apf.net
       </A><BR>
    <I>Fri Dec 26 15:15:02 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="004226.html">[Openocd-development] Beagleboard, reproducing recent status
</A></li>
        <LI>Next message: <A HREF="004246.html">[Openocd-development] Beagleboard, reproducing recent status
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4227">[ date ]</a>
              <a href="thread.html#4227">[ thread ]</a>
              <a href="subject.html#4227">[ subject ]</a>
              <a href="author.html#4227">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>

Sent from my iPhone

On Dec 26, 2008, at 3:44 AM, Dirk Behme &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">dirk.behme at googlemail.com</A>&gt;  
wrote:

&gt;<i> Dirk Behme wrote:
</I>&gt;&gt;<i> Rick Altherr wrote:
</I>&gt;<i> &gt;&gt; The idcode IR (of jrc) is unknown
</I>&gt;<i>
</I>&gt;<i> Testing all IRs, I get
</I>&gt;<i>
</I>&gt;<i> -- cut --
</I>&gt;<i> &gt; scan_chain
</I>&gt;<i>     TapName            | Enabled |   IdCode      Expected    IrLen  
</I>&gt;<i> IrCap  IrMask Instr
</I>&gt;<i> --- 
</I>&gt;<i> |-- 
</I>&gt;<i> --- 
</I>&gt;<i> --- 
</I>&gt;<i> --- 
</I>&gt;<i> --- 
</I>&gt;<i> --- 
</I>&gt;<i> ---|---------|------------|------------|------|------|------|---------
</I>&gt;<i> 0 | omap3530.jrc       |    Y    | 0x0b7ae02f | 0x0b7ae02f | 0x06 |  
</I>&gt;<i> 0x01 | 0x0f | 0x3f
</I>&gt;<i> 1 | omap3530.cpu       |    n    | 0x00000000 | 0xffffffff | 0x04 |  
</I>&gt;<i> 0x01 | 0x00 | 0x0f
</I>&gt;<i>
</I>&gt;<i> &gt; irscan omap3530.jrc 4
</I>&gt;<i>
</I>&gt;<i> &gt; drscan omap3530.jrc 32 0x0
</I>&gt;<i> 0b7ae02f
</I>&gt;<i> &gt;
</I>&gt;<i> -- cut --
</I>&gt;<i>
</I>&gt;<i> jrc's ID code is at IR 4 then?
</I>
Possibly. Had you tried other IR value before 4 without resetting the  
board?  If irscan 4 was the first command sent after a reset, it was  
ignored and you just read the default IR.

&gt;<i>
</I>&gt;<i>
</I>&gt;&gt;&gt;<i> For any CoreSight device, the IDCODE should be obtainable by:
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> irscan &lt;tap&gt; 0xFE
</I>&gt;&gt;&gt;<i> drscan &lt;tap&gt; 32 0x0
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> The drscan should return the IDCODE.
</I>&gt;&gt;<i> Testing with above 3 configurations I then did (thanks for the hint):
</I>&gt;&gt;<i> jtag tapenable omap3530.cpu
</I>&gt;&gt;<i> irscan omap3530.cpu 0xFE
</I>&gt;&gt;<i> drscan omap3530.cpu 32 0x0
</I>&gt;<i>
</I>&gt;<i> Some (stupid? sorry!) questions:
</I>&gt;<i>
</I>&gt;<i> * In &quot;irscan omap3530.cpu 0xFE&quot; above: Why 0xFE ? IrLen is 0x4, so  
</I>&gt;<i> only 16 possible addresses?
</I>&gt;<i>
</I>
I probably was just in a mood for a byte :-). The value is 0xE and the  
upper nibble is just dropped.

&gt;<i> * As I understand it, by enabling omap3530.cpu, we add CoreSight  
</I>&gt;<i> device into scan chain. This is what TI doc describes as
</I>&gt;<i>
</I>&gt;<i> -- cut --
</I>&gt;<i> ## Function  : Update the JTAG preamble and post-amble counts.
</I>&gt;<i>   Parameter : The IR pre-amble count is '0'.
</I>&gt;<i>   Parameter : The IR post-amble count is '6'.
</I>&gt;<i>   Parameter : The DR pre-amble count is '0'.
</I>&gt;<i>   Parameter : The DR post-amble count is '1'.
</I>&gt;<i>   Parameter : The IR main count is '4'.
</I>&gt;<i>   Parameter : The DR main count is '1'
</I>&gt;<i> -- cut --
</I>&gt;<i>
</I>&gt;<i> Where in OpenOCD code is this done? Is it done correctly?
</I>&gt;<i>
</I>
This is done when the tap is enabled in jtag.c.

&gt;<i> * If I manuall access omap3530.cpu or omap3530.jrc by irscan/drscan  
</I>&gt;<i> commands like above, the other device has to be put into bypass  
</I>&gt;<i> automatically? E.g. doing 'irscan omap3530.jrc 4' after 'jtag  
</I>&gt;<i> tapenable omap3530.cpu' has to put omap3530.cpu into bypass? Is this  
</I>&gt;<i> done?
</I>&gt;<i>
</I>
Bypass isn't required specifically. It just happens to convienient. We  
try to use the idcode IR instead for any enabled device in the chain  
that we aren't specifically accessing. Since the idcode IR specified  
for the JRC is wrong when the tap is created, we will be accidentally  
putting the JRC in bypass (0x1 appears to be bypass) but still sending  
the full 32 idcode bits for the drscan to the JRC.

&gt;<i> E.g.
</I>&gt;<i>
</I>&gt;<i> -- cut --
</I>&gt;<i> Open On-Chip Debugger
</I>&gt;<i> &gt; irscan omap3530.jrc 4
</I>&gt;<i>
</I>&gt;<i> &gt; drscan omap3530.jrc 32 0x0
</I>&gt;<i> 0b7ae02f
</I>&gt;<i> &gt; jtag tapenable omap3530.cpu
</I>&gt;<i> Enabling Cortex-A8 @ OMAP3
</I>&gt;<i> Cortex-A8 @ OMAP3 enabled
</I>&gt;<i> 1
</I>&gt;<i> &gt; irscan omap3530.jrc 4
</I>&gt;<i>
</I>&gt;<i> &gt; drscan omap3530.jrc 32 0x0
</I>&gt;<i> 00000000
</I>&gt;<i> &gt;
</I>&gt;<i> -- cut --
</I>&gt;<i>
</I>&gt;<i> Seems that something is &quot;corrupted&quot; by enabling omap3530.cpu ? Maybe  
</I>&gt;<i> we correctly insert CoreSight device correctly into scan chain but  
</I>&gt;<i> then fail to handle it correctly? Just an idea ;)
</I>&gt;<i>
</I>
If the idcode IR is wrong in the tap creation, then this could happen.  
If 0x4 is the correct value, then try using that and see if the drscan  
of the CPU succeeds.

&gt;<i> Best regards
</I>&gt;<i>
</I>&gt;<i> Dirk
</I>
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004226.html">[Openocd-development] Beagleboard, reproducing recent status
</A></li>
	<LI>Next message: <A HREF="004246.html">[Openocd-development] Beagleboard, reproducing recent status
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4227">[ date ]</a>
              <a href="thread.html#4227">[ thread ]</a>
              <a href="subject.html#4227">[ subject ]</a>
              <a href="author.html#4227">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
