Fitter report for DE1_SoC_Computer
Tue Mar 26 09:55:39 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Mar 26 09:55:39 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,384 / 32,070 ( 20 % )                     ;
; Total registers                 ; 7495                                        ;
; Total pins                      ; 150 / 457 ( 33 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,282,528 / 4,065,280 ( 56 % )              ;
; Total RAM Blocks                ; 296 / 397 ( 75 % )                          ;
; Total DSP Blocks                ; 8 / 87 ( 9 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 6 ( 50 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                          ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                              ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|Add0~6                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|Add0~6                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter~1                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Add0~22                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~62                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~114                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~62                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~1                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~3                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add2~34                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~38                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~22                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~32                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[1]_NEW16_RTM018                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[1]_OTERM17                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[1]_OTERM54                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[1]_OTERM56                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[1]_OTERM58                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[2]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[2]_NEW13_RTM015                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[2]_OTERM14                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[2]_OTERM32                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[2]_OTERM34                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[2]_OTERM36                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[2]_OTERM38                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[2]_OTERM40                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[3]_NEW10_RTM012                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[3]_OTERM11                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[3]_OTERM48                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[3]_OTERM50                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[3]_OTERM52                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[11]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[11]_NEW19_RTM021                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[11]_OTERM20                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[11]_OTERM142                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[11]_OTERM144                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[11]_OTERM146                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[13]_NEW4_RTM06                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[13]_OTERM5                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[13]_OTERM136                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[13]_OTERM138                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[13]_OTERM140                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[16]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[16]_NEW7_RTM09                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[16]_OTERM8                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[16]_OTERM148                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[16]_OTERM150                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[16]_OTERM152                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[28]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[28]_NEW25_RTM027                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[28]_OTERM26                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[28]_OTERM60                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[28]_OTERM62                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[28]_OTERM64                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[29]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[29]_NEW22_RTM024                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[29]_OTERM23                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[29]_OTERM42                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[29]_OTERM44                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[29]_OTERM46                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[30]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[30]_NEW28_RTM030                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[30]_OTERM29                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[30]_OTERM66                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[30]_OTERM68                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result[30]_OTERM70                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~28                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~28_RESYN159_BDD160                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~28_RESYN161_BDD162                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~81                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~81_RESYN163_BDD164                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~81_RESYN165_BDD166                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~132                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~135                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~152                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~153                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~177                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~178                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~179                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~180                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_nxt~180_RESYN171_BDD172                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Add3~93                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|Add0~10                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|sync_timer~6                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ctrl_flush_pipe_always~0                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ctrl_flush_pipe_always~5                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ctrl_shift_rot_right~0                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ctrl_shift_rot~1                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_alu_result[0]~4                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_alu_result[0]~4_RESYN153_BDD154                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_alu_result[0]~4_RESYN155_BDD156                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_alu_result[0]~4_RESYN157_BDD158                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_alu_result[0]~72                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_alu_result[0]~73                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_alu_result[0]~74                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_alu_result[0]~75                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2_reg[0]                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2_reg[0]_OTERM1                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2_reg[0]_OTERM3                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_ic_data_rd_addr_nxt[0]~0                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_alu_result[0]                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|Add0~30                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|Add0~22                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|Add1~46                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|Add2~38                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter~6                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter~0                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter~12                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|idle_counter~8                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|Add0~30                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|Add0~22                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|Add1~46                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|Add2~38                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter~6                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter~0                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter~12                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|idle_counter~8                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|Add0~14                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter~2                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|Add1~22                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|Add2~45                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|Add2~46                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|w_address~5                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|Add0~10                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|Add1~14                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in~2                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out~3                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|ShiftLeft1~0                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|ShiftLeft1~1                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|ShiftLeft1~2                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|ShiftLeft1~3                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|Add0~22                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter~3                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|Add0~30                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|Add1~34                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|Add2~69                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|h_address~8                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|w_address~8                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|Add0~2                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|Add1~10                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in~0                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|src_data[32]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|src_data[34]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~91                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare|Equal0~1                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare|Equal0~5                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare|Mux0~1                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare|Mux0~2                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare|Mux0~2_RESYN167_BDD168                                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare|rEQ_uid74_fpCompareFusedTest_q[0]~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare|rEQ_uid74_fpCompareFusedTest_q[0]~1_RESYN169_BDD170                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Add1~6                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Add3~97                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_q[0]~0                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b[7]~7                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add6~30                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[0]~13                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~1                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~1_OTERM134                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~5                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~5_OTERM132                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~9                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~9_OTERM130                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~13                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~13_OTERM128                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~17                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~17_OTERM126                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~21                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~21_OTERM124                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~25                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~25_OTERM122                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~29                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~29_OTERM120                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~33                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~33_OTERM118                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~37                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~37_OTERM116                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~41                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~41_OTERM114                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~45                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~45_OTERM112                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~49                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~49_OTERM110                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~53                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~53_OTERM108                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~57                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~57_OTERM106                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~62                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~65                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~65_OTERM104                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~69                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~69_OTERM102                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~73                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~73_OTERM100                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~77                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~77_OTERM98                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~81                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~81_OTERM96                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~85                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~85_OTERM94                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~89                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~89_OTERM92                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~93                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~93_OTERM90                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~97                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~97_OTERM88                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~101                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~101_OTERM86                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~105                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~105_OTERM84                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~109                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~109_OTERM82                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~113                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~113_OTERM80                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~117                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~117_OTERM78                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~121                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~121_OTERM76                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~125                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~125_OTERM74                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~129                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~129_OTERM72                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c|delay_signals[0][0]                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9]                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24]~0                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33]                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Add5~30                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|Add0~93                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|Add0~94                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|Equal0~4                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q[0]~31                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q[16]~22                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; AUD_ADCLRCK~input                                                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; AUD_BCLK~input                                                                                                                                                                                                                                                                                                                                                                                ; O                ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; AUD_DACLRCK~input                                                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[0]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[0]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[1]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[1]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[2]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[2]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[3]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[3]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[4]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[4]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[5]                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[5]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AY               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[0]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; BX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[0]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[1]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; BX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[1]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[2]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; BX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[2]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[3]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; BX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[3]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[4]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; BX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[4]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[5]                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; BX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[5]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[0]                                                                                                                                                                                                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[0]                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; KEY[0]~input                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[0]~INV                                                                                                                                                                                                                                                                                                          ; Created          ; Register Packing                                  ; Fast Input Register assignment         ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[1]                                                                                                                                                                                                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[1]                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; KEY[1]~input                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[1]~INV                                                                                                                                                                                                                                                                                                          ; Created          ; Register Packing                                  ; Fast Input Register assignment         ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[2]                                                                                                                                                                                                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[2]                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; KEY[2]~input                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[2]~INV                                                                                                                                                                                                                                                                                                          ; Created          ; Register Packing                                  ; Fast Input Register assignment         ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[3]                                                                                                                                                                                                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[3]                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; KEY[3]~input                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[3]~INV                                                                                                                                                                                                                                                                                                          ; Created          ; Register Packing                                  ; Fast Input Register assignment         ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_bank[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_bank[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                               ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                               ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                               ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                               ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_dqm[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_dqm[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                     ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_BLANK                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_B[0]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_B[1]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_B[2]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_B[3]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_B[4]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_B[5]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_B[6]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_B[7]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_G[0]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_G[1]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_G[2]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_G[3]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_G[4]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_G[5]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_G[6]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_G[7]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_R[0]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_R[1]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_R[2]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_R[3]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_R[4]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_R[5]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_R[6]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|VGA_R[7]                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~8                                                                                                                                                                               ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][1]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][2]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][3]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][4]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][5]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][6]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][7]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][8]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][9]                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][10]                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][11]                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][12]                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][13]                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][14]                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][15]                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~mac_pl[0][0]                                                                                                                                                                    ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[3]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[4]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[5]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[6]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[7]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[8]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[9]                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[10]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[11]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[12]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[13]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[14]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[15]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[16]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[17]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[18]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[19]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[20]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[21]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[22]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[23]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[24]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[25]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[26]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[27]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[28]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[29]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[30]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[31]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[32]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[33]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[34]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|result_output_reg[35]                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                                                                                ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AY               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; AX               ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                                                                                 ; RESULTA          ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[0]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[1]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[2]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[3]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[4]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[5]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[6]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[7]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[8]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[9]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[10]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[11]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[12]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[13]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[14]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[15]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[1]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[2]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[3]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[4]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[5]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[6]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[7]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[8]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[9]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[10]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[11]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[12]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[13]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[14]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; AX               ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[15]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1]                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2]                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[3]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|control_reg[17]                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|control_reg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|device_for_transfer[0]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|device_for_transfer[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|device_for_transfer[1]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|device_for_transfer[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|readdata[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|readdata[3]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|readdata[6]                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|readdata[6]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|s_serial_transfer.STATE_1_PRE_WRITE                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|s_serial_transfer.STATE_1_PRE_WRITE~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|s_serial_transfer.STATE_4_PRE_READ                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|s_serial_transfer.STATE_4_PRE_READ~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|s_serial_transfer.STATE_6_POST_READ                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_AV_Config:av_config|s_serial_transfer.STATE_6_POST_READ~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]~DUPLICATE                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]~DUPLICATE                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff~DUPLICATE                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[18]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[19]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[21]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[25]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[26]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[26]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[27]                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[27]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]~DUPLICATE                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|clear_read_fifos                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|clear_read_fifos~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|clear_write_fifos                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|clear_write_fifos~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|done_adc_channel_sync                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|done_adc_channel_sync~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|write_interrupt                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|write_interrupt~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4|data_out[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4|data_out[9]                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4|data_out[9]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4|data_out[14]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4|data_out[14]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|counter_is_running                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|counter_is_running~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[1]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[2]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[3]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[5]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[7]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[11]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[14]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[17]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[18]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[19]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[20]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[23]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[25]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|period_h_register[0]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|period_h_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|period_l_register[1]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|period_l_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|period_l_register[12]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|period_l_register[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|control_register[0]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|control_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[0]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[4]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[7]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[8]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[11]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[17]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|period_l_register[5]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|period_l_register[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|period_l_register[8]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|period_l_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|period_l_register[13]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|period_l_register[13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|rst2~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[12]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]~DUPLICATE                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]~DUPLICATE                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]~DUPLICATE                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~DUPLICATE                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]~DUPLICATE                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]~DUPLICATE                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_LEDs:leds|data_out[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_LEDs:leds|data_out[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[3]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[5]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[6]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[7]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[7]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[8]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[9]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[10]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[11]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[11]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[12]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[12]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[13]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[14]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[14]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[15]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[15]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[18]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[20]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[21]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[21]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[22]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[28]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[28]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[30]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[30]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[31]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ctrl_ld_signed~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[0]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[3]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[5]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[6]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[7]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[11]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[17]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[22]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[22]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[27]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_div_quotient[27]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[13]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[13]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[14]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[17]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[26]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_inst_result[28]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_iw[3]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_iw[7]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_iw[8]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[1]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[11]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[14]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[19]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[19]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[20]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[20]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[24]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[24]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[26]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[26]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[27]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[27]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[28]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[28]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[30]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[30]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[31]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_mem_baddr[31]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[2]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[3]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[5]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[9]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[12]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[14]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[18]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[20]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[22]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[23]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_st_data[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|enable_action_strobe           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|enable_action_strobe~DUPLICATE ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|oci_ienable[2]~DUPLICATE                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|oci_ienable[6]~DUPLICATE                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|oci_ienable[23]~DUPLICATE                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[0]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[10]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[10]~DUPLICATE                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[31]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[31]~DUPLICATE                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[32]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[32]~DUPLICATE                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[62]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[62]~DUPLICATE                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk1[0]                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk1[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk1[32]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk1[32]~DUPLICATE                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|xbrk1[18]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|xbrk1[18]~DUPLICATE                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[1]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[9]                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[9]~DUPLICATE                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[13]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[13]~DUPLICATE                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[22]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[22]~DUPLICATE                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[24]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[24]~DUPLICATE                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[26]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[26]~DUPLICATE                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[27]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[27]~DUPLICATE                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[28]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer[28]~DUPLICATE                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_count[1]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_count[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_count[2]                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_count[2]~DUPLICATE                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|pending_exc_record_handler                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|pending_exc_record_handler~DUPLICATE                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|trc_ctrl_reg[3]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|trc_ctrl_reg[3]~DUPLICATE                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|jtag_ram_access                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|write                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|writedata[23]                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|writedata[23]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_br_taken_waddr_partial[4]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_br_taken_waddr_partial[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_br_taken_waddr_partial[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_br_taken_waddr_partial[7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ctrl_implicit_dst_retaddr                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ctrl_implicit_dst_retaddr~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[28]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_ctrl_alu_subtract~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_ctrl_custom_combo                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_ctrl_custom_combo~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_extra_pc[0]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_extra_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_extra_pc[1]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_extra_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_extra_pc[9]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_extra_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[1]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[9]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[10]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_pcb[13]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_pcb[13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_pcb[23]                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_pcb[23]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[0]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[0]~_Duplicate_1_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[1]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[1]~_Duplicate_1_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[4]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[4]~_Duplicate_1_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[13]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[13]~_Duplicate_1_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[15]~_Duplicate_1_Duplicate_1                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[15]~_Duplicate_1_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[22]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[24]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src1[29]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[0]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[0]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[2]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[2]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[4]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[4]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[6]~_Duplicate_2                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[6]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[11]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[11]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[14]~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[14]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[16]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[19]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[21]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[27]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_src2[30]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_valid_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[1]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[2]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[3]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_div_src1[24]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_div_src1[24]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_div_src1[25]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_div_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_div_src1[26]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_div_src1[26]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_div_src1[30]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_div_src1[30]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_dst_regnum[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_dst_regnum[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_dst_regnum[4]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_dst_regnum[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_pc_plus_one[6]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_pc_plus_one[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_pc_plus_one[23]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_pc_plus_one[23]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_pipe_flush~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_fill_bit                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_fill_bit~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_mask[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_mask[7]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_mask[7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_pass0                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_pass0~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_prestep2[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_prestep2[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_prestep2[17]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_rot_prestep2[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_bstatus_reg_pie                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_bstatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_estatus_reg_pie                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_estatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_ipending_reg_irq23                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_ipending_reg_irq23~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_regnum_b_cmp_D                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|d_readdata_d1[31]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_cnt[0]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_cnt[1]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_cnt[3]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[4]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[6]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[8]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[10]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[10]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[12]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[16]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[16]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[20]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[20]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[26]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[26]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[28]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[28]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[30]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[30]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[31]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder[31]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[0]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[1]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[3]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[6]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[14]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[17]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[18]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[20]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[23]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[25]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[26]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[27]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[28]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_src2[28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_ap_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_tag[15]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_tag[15]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|d_read                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Nios2:nios2|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|address_reg_a[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|address_reg_a[2]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|address_reg_a[2]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|address_reg_b[1]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|address_reg_b[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[8]                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[8]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[3]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[3]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[10]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[10]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[4]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[4]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[6]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[6]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[13]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[13]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[20]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[20]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[21]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[21]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[1]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[3]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[3]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[4]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[4]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[6]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[6]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[7]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[7]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|control_register[8]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|control_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|empty_dff                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[2]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[3]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[3]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[4]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[5]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[5]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[12]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[12]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[13]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[13]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[14]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter[14]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[0]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[1]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[12]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[12]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[15]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|transfer_counter[15]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[6]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[6]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[11]                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[11]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[16]                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter[16]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[3]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[3]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[5]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg[5]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|ps2_clk_reg[1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|ps2_clk_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_4_END_DELAYED~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|control_register[8]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|control_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[7]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[7]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module|rd_address                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|active_addr[16]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|active_addr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|active_addr[18]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|active_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|active_addr[19]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|active_addr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|i_refs[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.000                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.010                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.011                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.011~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.111                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|init_done                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_next.000001000                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_next.000001000~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.010000000                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_request                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_SDRAM:sdram|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[11]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[11]~DUPLICATE                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[12]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[12]~DUPLICATE                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[17]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[17]~DUPLICATE                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[21]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[21]~DUPLICATE                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]~DUPLICATE                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27]~DUPLICATE                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[31]                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[31]~DUPLICATE                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[0]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[0]~DUPLICATE                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[2]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[2]~DUPLICATE                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[9]                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[9]~DUPLICATE                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[10]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[10]~DUPLICATE                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[12]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[12]~DUPLICATE                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[21]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[21]~DUPLICATE                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[27]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[27]~DUPLICATE                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[31]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[31]~DUPLICATE                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[0]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[0]~DUPLICATE                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[0]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[0]~DUPLICATE                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[2]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[2]~DUPLICATE                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]~DUPLICATE                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_2_READ_BUFFER                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_2_READ_BUFFER~DUPLICATE                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|usedw_is_2_dff                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|usedw_is_2_dff~DUPLICATE                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|h_address[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|h_address[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|h_address[2]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|h_address[2]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|h_address[4]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|h_address[4]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|h_address[5]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|h_address[5]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|w_address[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|w_address[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|w_address[6]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|w_address[6]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[1]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[1]~DUPLICATE                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid~DUPLICATE                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]~DUPLICATE                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]~DUPLICATE                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[1]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[1]~DUPLICATE                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[2]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[2]~DUPLICATE                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid~DUPLICATE                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent|hold_waitrequest                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent|hold_waitrequest~DUPLICATE                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|read_latency_shift_reg[0]                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|waitrequest_reset_override                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|waitrequest_reset_override~DUPLICATE                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a0                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a2                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a3                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a5                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a6                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a0                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a1                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a2                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a4                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a5                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a6                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a7                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|wrptr_g[1]                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|wrptr_g[2]                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[3]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[3]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[11]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[11]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[12]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[12]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[15]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[15]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[19]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[19]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[23]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[23]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[29]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[29]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[30]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[30]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[2]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[5]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[5]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[15]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[15]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[19]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[19]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[20]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[20]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[21]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[21]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[24]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[24]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[27]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[27]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[0]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[2]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[2]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[23]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[23]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[31]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[31]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[1]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[1]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_0_IDLE                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_0_IDLE~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]~DUPLICATE                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|rd_ptr_lsb                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|h_address[1]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|h_address[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|w_address[0]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|w_address[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|w_address[1]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|w_address[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|w_address[3]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|w_address[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a0                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a1                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a2                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a6                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a0                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a1                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a2                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a3                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a4                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a5                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|rdptr_g[1]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[23]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_data[23]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_valid                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|stream_out_valid~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE~DUPLICATE                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_037:usedw_counter|counter_reg_bit[1]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_037:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|usedw_is_1_dff                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|usedw_is_1_dff~DUPLICATE                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[1]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[2]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[2]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[3]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[5]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[5]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[7]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[7]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[0]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|mem[0][89]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_hex4_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_hex4_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][90]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_rgb_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent|hold_waitrequest                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_hex0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_hex0_s1_translator|av_readdata_pre[11]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_hex0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_hex0_s1_translator|av_readdata_pre[31]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_hex0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_hex0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_hex4_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_hex4_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_hex4_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_hex4_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_2_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|has_pending_responses                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[1]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[2]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|last_channel[1]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|last_dest_id[3]                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|last_dest_id[3]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][0]                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][0]~DUPLICATE                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][6]                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][6]~DUPLICATE                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][11]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][11]~DUPLICATE                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][20]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][20]~DUPLICATE                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][21]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][21]~DUPLICATE                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][22]                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|delay_signals[0][22]~DUPLICATE                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[6]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[6]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[18]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[18]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[21]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[21]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[22]                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[22]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[4]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[4]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[5]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[5]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[8]                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[8]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[14]                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[14]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[1]                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[4]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[8]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[8]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[9]                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[9]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[12]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[12]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[13]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[13]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[16]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[16]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[21]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[21]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[25]                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[25]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[5]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[5]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[7]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[7]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[10]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[10]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[13]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[13]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[14]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[14]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[17]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[17]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[18]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[18]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~17_OTERM126                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add4~17_OTERM126DUPLICATE                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a|delay_signals[0][0]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a|delay_signals[0][0]~DUPLICATE                                                                 ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[0][7]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[0][7]~DUPLICATE                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[0][9]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2|delay_signals[0][9]~DUPLICATE                                                                                                                         ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[0]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_rdcnt_i[0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e|delay_signals[0][0]                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e|delay_signals[0][0]~DUPLICATE                         ;                  ;                       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                            ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                   ;
+-----------------------------------------+-----------------------+--------------+---------------------+-----------------------------------+----------------------------+
; Name                                    ; Ignored Entity        ; Ignored From ; Ignored To          ; Ignored Value                     ; Ignored Source             ;
+-----------------------------------------+-----------------------+--------------+---------------------+-----------------------------------+----------------------------+
; Location                                ;                       ;              ; ADC_CS_N            ; PIN_AJ4                           ; QSF Assignment             ;
; Location                                ;                       ;              ; ADC_DIN             ; PIN_AK4                           ; QSF Assignment             ;
; Location                                ;                       ;              ; ADC_DOUT            ; PIN_AK3                           ; QSF Assignment             ;
; Location                                ;                       ;              ; ADC_SCLK            ; PIN_AK2                           ; QSF Assignment             ;
; Location                                ;                       ;              ; FAN_CTRL            ; PIN_AA12                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[0]           ; PIN_AC18                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[10]          ; PIN_AH18                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[11]          ; PIN_AH17                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[12]          ; PIN_AG16                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[13]          ; PIN_AE16                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[14]          ; PIN_AF16                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[15]          ; PIN_AG17                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[16]          ; PIN_AA18                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[17]          ; PIN_AA19                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[18]          ; PIN_AE17                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[19]          ; PIN_AC20                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[1]           ; PIN_Y17                           ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[20]          ; PIN_AH19                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[21]          ; PIN_AJ20                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[22]          ; PIN_AH20                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[23]          ; PIN_AK21                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[24]          ; PIN_AD19                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[25]          ; PIN_AD20                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[26]          ; PIN_AE18                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[27]          ; PIN_AE19                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[28]          ; PIN_AF20                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[29]          ; PIN_AF21                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[2]           ; PIN_AD17                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[30]          ; PIN_AF19                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[31]          ; PIN_AG21                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[32]          ; PIN_AF18                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[33]          ; PIN_AG20                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[34]          ; PIN_AG18                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[35]          ; PIN_AJ21                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[3]           ; PIN_Y18                           ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[4]           ; PIN_AK16                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[5]           ; PIN_AK18                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[6]           ; PIN_AK19                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[7]           ; PIN_AJ19                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[8]           ; PIN_AJ17                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_0[9]           ; PIN_AJ16                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[0]           ; PIN_AB17                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[10]          ; PIN_AG26                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[11]          ; PIN_AH24                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[12]          ; PIN_AH27                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[13]          ; PIN_AJ27                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[14]          ; PIN_AK29                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[15]          ; PIN_AK28                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[16]          ; PIN_AK27                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[17]          ; PIN_AJ26                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[18]          ; PIN_AK26                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[19]          ; PIN_AH25                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[1]           ; PIN_AA21                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[20]          ; PIN_AJ25                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[21]          ; PIN_AJ24                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[22]          ; PIN_AK24                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[23]          ; PIN_AG23                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[24]          ; PIN_AK23                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[25]          ; PIN_AH23                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[26]          ; PIN_AK22                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[27]          ; PIN_AJ22                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[28]          ; PIN_AH22                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[29]          ; PIN_AG22                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[2]           ; PIN_AB21                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[30]          ; PIN_AF24                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[31]          ; PIN_AF23                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[32]          ; PIN_AE22                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[33]          ; PIN_AD21                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[34]          ; PIN_AA20                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[35]          ; PIN_AC22                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[3]           ; PIN_AC23                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[4]           ; PIN_AD24                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[5]           ; PIN_AE23                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[6]           ; PIN_AE24                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[7]           ; PIN_AF25                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[8]           ; PIN_AF26                          ; QSF Assignment             ;
; Location                                ;                       ;              ; GPIO_1[9]           ; PIN_AG25                          ; QSF Assignment             ;
; Location                                ;                       ;              ; IRDA_RXD            ; PIN_AA30                          ; QSF Assignment             ;
; Location                                ;                       ;              ; IRDA_TXD            ; PIN_AB30                          ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_CLK27            ; PIN_H15                           ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_DATA[0]          ; PIN_D2                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_DATA[1]          ; PIN_B1                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_DATA[2]          ; PIN_E2                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_DATA[3]          ; PIN_B2                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_DATA[4]          ; PIN_D1                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_DATA[5]          ; PIN_E1                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_DATA[6]          ; PIN_C2                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_DATA[7]          ; PIN_B3                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_HS               ; PIN_A5                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_RESET_N          ; PIN_F6                            ; QSF Assignment             ;
; Location                                ;                       ;              ; TD_VS               ; PIN_A3                            ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_CLK          ; PIN_AF4                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_DATA[0]      ; PIN_AH4                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_DATA[1]      ; PIN_AH3                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_DATA[2]      ; PIN_AJ2                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_DATA[3]      ; PIN_AJ1                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_DATA[4]      ; PIN_AH2                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_DATA[5]      ; PIN_AG3                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_DATA[6]      ; PIN_AG2                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_B2_DATA[7]      ; PIN_AG1                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_EMPTY           ; PIN_AF5                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_FULL            ; PIN_AG5                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_OE_N            ; PIN_AF6                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_RD_N            ; PIN_AG6                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_RESET_N         ; PIN_AG7                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_SCL             ; PIN_AG8                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_SDA             ; PIN_AF8                           ; QSF Assignment             ;
; Location                                ;                       ;              ; USB_WR_N            ; PIN_AH5                           ; QSF Assignment             ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[0]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[10]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[11]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[12]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[13]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[14]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[15]~reg0    ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[1]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[2]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[3]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[4]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[5]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[6]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[7]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[8]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Input Register                     ; Computer_System_SDRAM ;              ; za_data[9]~reg0     ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[0]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[10]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[11]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[12]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[13]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[14]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[15]          ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[1]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[2]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[3]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[4]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[5]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[6]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[7]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[8]           ; ON                                ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; Computer_System_SDRAM ;              ; m_data[9]           ; ON                                ; Compiler or HDL Assignment ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[0]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[10]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[11]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[12]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[13]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[14]   ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[1]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[2]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[3]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[4]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[5]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[6]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[7]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[8]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[9]    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_BA[0]      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_BA[1]      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_BA[2]      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_CAS_N      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_CKE        ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_CS_N       ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_ODT        ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_RAS_N      ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_RESET_N    ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Current Strength                        ; DE1_SoC_Computer      ;              ; HPS_DDR3_WE_N       ; MAXIMUM CURRENT                   ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[0]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[1]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[2]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[3]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[0]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[1]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[2]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[3]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[0]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[10]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[11]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[12]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[13]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[14]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[15]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[16]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[17]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[18]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[19]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[1]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[20]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[21]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[22]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[23]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[24]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[25]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[26]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[27]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[28]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[29]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[2]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[30]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[31]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[3]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[4]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[5]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[6]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[7]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[8]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Input Termination                       ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[9]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_CK_N       ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_CK_P       ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DM[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DM[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DM[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DM[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[0]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[1]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[2]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[3]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[0]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[1]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[2]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[3]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[10]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[11]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[12]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[13]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[14]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[15]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[16]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[17]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[18]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[19]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[20]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[21]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[22]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[23]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[24]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[25]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[26]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[27]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[28]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[29]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[30]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[31]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[4]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[5]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[6]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[7]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[8]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; Output Termination                      ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[9]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment             ;
; D5 Delay (output register to io buffer) ; DE1_SoC_Computer      ;              ; HPS_DDR3_CK_N       ; 2                                 ; QSF Assignment             ;
; D5 Delay (output register to io buffer) ; DE1_SoC_Computer      ;              ; HPS_DDR3_CK_P       ; 2                                 ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; ADC_CS_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; ADC_DIN             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; ADC_DOUT            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; ADC_SCLK            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; FAN_CTRL            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[0]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[10]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[11]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[12]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[13]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[14]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[15]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[16]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[17]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[18]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[19]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[1]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[20]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[21]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[22]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[23]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[24]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[25]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[26]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[27]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[28]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[29]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[2]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[30]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[31]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[32]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[33]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[34]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[35]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[3]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[4]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[5]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[6]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[7]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[8]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_0[9]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[0]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[10]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[11]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[12]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[13]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[14]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[15]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[16]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[17]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[18]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[19]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[1]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[20]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[21]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[22]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[23]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[24]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[25]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[26]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[27]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[28]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[29]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[2]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[30]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[31]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[32]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[33]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[34]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[35]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[3]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[4]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[5]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[6]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[7]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[8]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; GPIO_1[9]           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                   ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_GPIO[0]         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_GPIO[1]         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_KEY             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_LED             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_UART_RX         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_UART_TX         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; HPS_USB_STP         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; IRDA_RXD            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; IRDA_TXD            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_CLK27            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_DATA[0]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_DATA[1]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_DATA[2]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_DATA[3]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_DATA[4]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_DATA[5]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_DATA[6]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_DATA[7]          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_HS               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_RESET_N          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; TD_VS               ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_CLK          ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_DATA[0]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_DATA[1]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_DATA[2]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_DATA[3]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_DATA[4]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_DATA[5]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_DATA[6]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_B2_DATA[7]      ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_EMPTY           ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_FULL            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_OE_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_RD_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_RESET_N         ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_SCL             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_SDA             ; 3.3-V LVTTL                       ; QSF Assignment             ;
; I/O Standard                            ; DE1_SoC_Computer      ;              ; USB_WR_N            ; 3.3-V LVTTL                       ; QSF Assignment             ;
+-----------------------------------------+-----------------------+--------------+---------------------+-----------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 18729 ) ; 0.00 % ( 0 / 18729 )       ; 0.00 % ( 0 / 18729 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 18729 ) ; 0.00 % ( 0 / 18729 )       ; 0.00 % ( 0 / 18729 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 18252 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 175 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 264 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 38 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,384 / 32,070        ; 20 %  ;
; ALMs needed [=A-B+C]                                        ; 6,384                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,006 / 32,070        ; 22 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,642                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,658                 ;       ;
;         [c] ALMs used for registers                         ; 706                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 710 / 32,070          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 88 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 87                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 911 / 3,207           ; 28 %  ;
;     -- Logic LABs                                           ; 911                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 10,532                ;       ;
;     -- 7 input functions                                    ; 271                   ;       ;
;     -- 6 input functions                                    ; 1,855                 ;       ;
;     -- 5 input functions                                    ; 1,721                 ;       ;
;     -- 4 input functions                                    ; 2,205                 ;       ;
;     -- <=3 input functions                                  ; 4,480                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 468                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,394                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,695 / 64,140        ; 10 %  ;
;         -- Secondary logic registers                        ; 699 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,718                 ;       ;
;         -- Routing optimization registers                   ; 676                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 150 / 457             ; 33 %  ;
;     -- Clock pins                                           ; 7 / 8                 ; 88 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 101                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 296 / 397             ; 75 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,282,528 / 4,065,280 ; 56 %  ;
; Total block memory implementation bits                      ; 3,031,040 / 4,065,280 ; 75 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 8 / 87                ; 9 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 8.8% / 8.8% / 8.8%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 37.6% / 38.6% / 35.9% ;       ;
; Maximum fan-out                                             ; 7174                  ;       ;
; Highest non-global fan-out                                  ; 4364                  ;       ;
; Total fan-out                                               ; 77289                 ;       ;
; Average fan-out                                             ; 4.04                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6222 / 32070 ( 19 % ) ; 59 / 32070 ( < 1 % ) ; 103 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6222                  ; 59                   ; 103                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6822 / 32070 ( 21 % ) ; 71 / 32070 ( < 1 % ) ; 114 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2586                  ; 22                   ; 34                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3561                  ; 34                   ; 63                    ; 0                              ;
;         [c] ALMs used for registers                         ; 675                   ; 15                   ; 17                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 688 / 32070 ( 2 % )   ; 12 / 32070 ( < 1 % ) ; 11 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 88 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 87                    ; 0                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 886 / 3207 ( 28 % )   ; 12 / 3207 ( < 1 % )  ; 16 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 886                   ; 12                   ; 16                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 10266                 ; 103                  ; 163                   ; 0                              ;
;     -- 7 input functions                                    ; 265                   ; 3                    ; 3                     ; 0                              ;
;     -- 6 input functions                                    ; 1803                  ; 11                   ; 41                    ; 0                              ;
;     -- 5 input functions                                    ; 1667                  ; 27                   ; 27                    ; 0                              ;
;     -- 4 input functions                                    ; 2158                  ; 20                   ; 27                    ; 0                              ;
;     -- <=3 input functions                                  ; 4373                  ; 42                   ; 65                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 447                   ; 20                   ; 1                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                ;
;         -- Primary logic registers                          ; 6522 / 64140 ( 10 % ) ; 72 / 64140 ( < 1 % ) ; 101 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 691 / 64140 ( 1 % )   ; 3 / 64140 ( < 1 % )  ; 5 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                ;
;         -- Design implementation registers                  ; 6545                  ; 72                   ; 101                   ; 0                              ;
;         -- Routing optimization registers                   ; 668                   ; 3                    ; 5                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 144                   ; 0                    ; 0                     ; 6                              ;
; I/O registers                                               ; 101                   ; 0                    ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2282528               ; 0                    ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 3031040               ; 0                    ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 296 / 397 ( 74 % )    ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 8 / 87 ( 9 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 4 / 116 ( 3 % )                ;
; Double data rate I/O input circuitry                        ; 23 / 400 ( 5 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 62 / 400 ( 15 % )     ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 3 / 6 ( 50 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 4 / 54 ( 7 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 3 / 6 ( 50 % )                 ;
;                                                             ;                       ;                      ;                       ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                ;
;     -- Input Connections                                    ; 8163                  ; 98                   ; 175                   ; 1                              ;
;     -- Registered Input Connections                         ; 7407                  ; 30                   ; 116                   ; 0                              ;
;     -- Output Connections                                   ; 42                    ; 8                    ; 529                   ; 7858                           ;
;     -- Registered Output Connections                        ; 7                     ; 6                    ; 529                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Total Connections                                    ; 84008                 ; 592                  ; 1539                  ; 7983                           ;
;     -- Registered Connections                               ; 34504                 ; 348                  ; 1232                  ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Top                                                  ; 48                    ; 2                    ; 478                   ; 7677                           ;
;     -- pzdyqx:nabboc                                        ; 2                     ; 0                    ; 72                    ; 32                             ;
;     -- sld_hub:auto_hub                                     ; 478                   ; 72                   ; 4                     ; 150                            ;
;     -- hard_block:auto_generated_inst                       ; 7677                  ; 32                   ; 150                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                ;
;     -- Input Ports                                          ; 82                    ; 11                   ; 116                   ; 7                              ;
;     -- Output Ports                                         ; 117                   ; 4                    ; 133                   ; 16                             ;
;     -- Bidir Ports                                          ; 24                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 81                    ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 7                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 92                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 97                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 92                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT ; K7    ; 8A       ; 8            ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50  ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50  ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 2                  ; no     ; yes            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 2                  ; no     ; yes            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 2                  ; no     ; yes            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 2                  ; no     ; yes            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; F10   ; 8A       ; 6            ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B13   ; 8A       ; 40           ; 81           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; G13   ; 8A       ; 28           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; H13   ; 8A       ; 20           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; F14   ; 8A       ; 36           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; H14   ; 8A       ; 28           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; F15   ; 8A       ; 36           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; G15   ; 8A       ; 40           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; J14   ; 8A       ; 32           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK       ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; J9    ; 8A       ; 4            ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; J10   ; 8A       ; 4            ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; H12   ; 8A       ; 20           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; G10   ; 8A       ; 6            ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; G11   ; 8A       ; 10           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; G12   ; 8A       ; 10           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F11   ; 8A       ; 18           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; E11   ; 8A       ; 18           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; A13   ; 8A       ; 40           ; 81           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; C13   ; 8A       ; 38           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; E13   ; 8A       ; 26           ; 81           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; B12   ; 8A       ; 38           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; C12   ; 8A       ; 36           ; 81           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; D12   ; 8A       ; 22           ; 81           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; E12   ; 8A       ; 22           ; 81           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; F13   ; 8A       ; 26           ; 81           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                            ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 9                  ; no     ; yes            ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                              ;
; AUD_BCLK      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 3                  ; no     ; yes            ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                              ;
; AUD_DACLRCK   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 5                  ; no     ; yes            ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                              ;
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe                                                                                                                                      ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_10                                                                                                                        ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_11                                                                                                                        ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_12                                                                                                                        ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_13                                                                                                                        ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_14                                                                                                                        ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_15                                                                                                                        ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_1                                                                                                                         ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_2                                                                                                                         ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_3                                                                                                                         ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_4                                                                                                                         ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_5                                                                                                                         ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_6                                                                                                                         ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_7                                                                                                                         ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_8                                                                                                                         ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_9                                                                                                                         ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 (inverted)                                        ;
; PS2_CLK       ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION      ;
; PS2_CLK2      ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ;
; PS2_DAT       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|PS2_DAT~2 (inverted)                                      ;
; PS2_DAT2      ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|PS2_DAT~2 (inverted)                                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 14 / 32 ( 44 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 8 / 80 ( 10 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 14 / 16 ( 88 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 38 / 80 ( 48 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing slew rate                    ;
; VGA_B[1]      ; Missing slew rate                    ;
; VGA_B[2]      ; Missing slew rate                    ;
; VGA_B[3]      ; Missing slew rate                    ;
; VGA_B[4]      ; Missing slew rate                    ;
; VGA_B[5]      ; Missing slew rate                    ;
; VGA_B[6]      ; Missing slew rate                    ;
; VGA_B[7]      ; Missing slew rate                    ;
; VGA_BLANK_N   ; Missing slew rate                    ;
; VGA_CLK       ; Missing slew rate                    ;
; VGA_G[0]      ; Missing slew rate                    ;
; VGA_G[1]      ; Missing slew rate                    ;
; VGA_G[2]      ; Missing slew rate                    ;
; VGA_G[3]      ; Missing slew rate                    ;
; VGA_G[4]      ; Missing slew rate                    ;
; VGA_G[5]      ; Missing slew rate                    ;
; VGA_G[6]      ; Missing slew rate                    ;
; VGA_G[7]      ; Missing slew rate                    ;
; VGA_HS        ; Missing slew rate                    ;
; VGA_R[0]      ; Missing slew rate                    ;
; VGA_R[1]      ; Missing slew rate                    ;
; VGA_R[2]      ; Missing slew rate                    ;
; VGA_R[3]      ; Missing slew rate                    ;
; VGA_R[4]      ; Missing slew rate                    ;
; VGA_R[5]      ; Missing slew rate                    ;
; VGA_R[6]      ; Missing slew rate                    ;
; VGA_R[7]      ; Missing slew rate                    ;
; VGA_VS        ; Missing slew rate                    ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; VGA_SYNC_N    ; Missing slew rate                    ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; PS2_CLK       ; Missing drive strength and slew rate ;
; PS2_DAT       ; Missing drive strength and slew rate ;
; PS2_CLK2      ; Missing drive strength and slew rate ;
; PS2_DAT2      ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                 ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                                                ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                                     ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                     ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                           ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                          ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                           ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                           ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                                                   ; 20                         ;
;     -- N Counter                                                                                                                                                                                                                                                   ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                                          ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                     ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                                          ;                            ;
;         -- Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                                  ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                              ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                                           ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                                      ; 1                          ;
;         -- Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                                                                  ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y6_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                              ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                                         ; 252.000000 degrees         ;
;             -- C Counter                                                                                                                                                                                                                                           ; 5                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                               ; 4                          ;
;             -- C Counter PRST                                                                                                                                                                                                                                      ; 4                          ;
;                                                                                                                                                                                                                                                                    ;                            ;
; Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                                                ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                                     ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                     ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                           ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                          ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                           ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                           ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                                                   ; 12                         ;
;     -- N Counter                                                                                                                                                                                                                                                   ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                                          ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                  ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                     ; CLOCK2_50~input            ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                                          ;                            ;
;         -- Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER                                                                                 ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                                              ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                              ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                                           ; 12                         ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                                      ; 1                          ;
;                                                                                                                                                                                                                                                                    ;                            ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                                                ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                                     ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                     ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                                           ; 725.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                                          ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                                           ; 41.379311 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                                           ; 110.344827 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                                                   ; 29                         ;
;     -- N Counter                                                                                                                                                                                                                                                   ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                                          ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                                                  ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                                                                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                                     ; CLOCK3_50~input            ;
;             -- CLKIN(3) source                                                                                                                                                                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                                          ;                            ;
;         -- Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                                              ; 12.288135 MHz              ;
;             -- Output Clock Location                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X89_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                                              ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                                           ; 59                         ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                                      ; 1                          ;
;                                                                                                                                                                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                                                                                                  ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                                             ; Library Name    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
; |DE1_SoC_Computer                                                                                                                                                                                           ; 6383.5 (0.0)         ; 7005.0 (0.3)                     ; 709.5 (0.3)                                       ; 88.0 (0.0)                       ; 0.0 (0.0)            ; 10532 (1)           ; 7394 (0)                  ; 101 (101)     ; 2282528           ; 296   ; 8          ; 150  ; 0            ; |DE1_SoC_Computer                                                                                                                                                                                                                                                                                                                                                                                                                                        ; DE1_SoC_Computer                                                        ; work            ;
;    |Computer_System:The_System|                                                                                                                                                                             ; 6222.0 (0.0)         ; 6821.7 (0.0)                     ; 687.7 (0.0)                                       ; 88.0 (0.0)                       ; 0.0 (0.0)            ; 10265 (0)           ; 7213 (0)                  ; 0 (0)         ; 2282528           ; 296   ; 8          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System                                                         ; Computer_System ;
;       |Computer_System_AV_Config:av_config|                                                                                                                                                                 ; 127.0 (40.3)         ; 135.3 (46.6)                     ; 8.3 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 218 (67)            ; 178 (59)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System_AV_Config                                               ; Computer_System ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                                                                                                ; 12.4 (12.4)          ; 12.4 (12.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                                                                       ; altera_up_av_config_auto_init                                           ; Computer_System ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                                                                                                ; 11.7 (8.0)           ; 12.0 (8.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                                                                       ; altera_up_av_config_auto_init_ob_de1_soc                                ; Computer_System ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                                                                                                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                                                                          ; altera_up_av_config_auto_init_ob_adv7180                                ; Computer_System ;
;             |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|                                                                                                                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                                                                                                                                                                                                            ; altera_up_av_config_auto_init_ob_audio                                  ; Computer_System ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                                                                                                  ; 62.2 (53.9)          ; 64.4 (56.1)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (106)           ; 86 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                                                                         ; altera_up_av_config_serial_bus_controller                               ; Computer_System ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                                                                                                  ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                                                                            ; altera_up_slow_clock_generator                                          ; Computer_System ;
;       |Computer_System_Audio_Subsystem:audio_subsystem|                                                                                                                                                     ; 212.2 (0.0)          ; 216.0 (0.0)                      ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 383 (0)             ; 307 (0)                   ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem                                                                                                                                                                                                                                                                                                                                                             ; Computer_System_Audio_Subsystem                                         ; Computer_System ;
;          |Computer_System_Audio_Subsystem_Audio:audio|                                                                                                                                                      ; 211.5 (40.3)         ; 214.5 (40.3)                     ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 382 (47)            ; 304 (45)                  ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio                                                                                                                                                                                                                                                                                                                 ; Computer_System_Audio_Subsystem_Audio                                   ; Computer_System ;
;             |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                                                                                         ; 83.3 (27.4)          ; 85.6 (28.3)                      ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (55)            ; 137 (60)                  ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                           ; altera_up_audio_in_deserializer                                         ; Computer_System ;
;                |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                                                                                          ; 6.0 (6.0)            ; 6.8 (6.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                         ; altera_up_audio_bit_counter                                             ; Computer_System ;
;                |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                                                                                             ; 25.2 (0.0)           ; 25.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 37 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                            ; altera_up_sync_fifo                                                     ; Computer_System ;
;                   |scfifo:Sync_FIFO|                                                                                                                                                                        ; 25.2 (0.0)           ; 25.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 37 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                           ; scfifo                                                                  ; work            ;
;                      |scfifo_7ba1:auto_generated|                                                                                                                                                           ; 25.2 (0.0)           ; 25.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 37 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                ; scfifo_7ba1                                                             ; work            ;
;                         |a_dpfifo_q2a1:dpfifo|                                                                                                                                                              ; 25.2 (14.2)          ; 25.3 (14.2)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 37 (14)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                           ; a_dpfifo_q2a1                                                           ; work            ;
;                            |altsyncram_n3i1:FIFOram|                                                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                   ; altsyncram_n3i1                                                         ; work            ;
;                            |cntr_h2b:rd_ptr_msb|                                                                                                                                                            ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                       ; cntr_h2b                                                                ; work            ;
;                            |cntr_i2b:wr_ptr|                                                                                                                                                                ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                           ; cntr_i2b                                                                ; work            ;
;                            |cntr_u27:usedw_counter|                                                                                                                                                         ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                    ; cntr_u27                                                                ; work            ;
;                |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                                                                                            ; 24.7 (0.0)           ; 25.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                           ; altera_up_sync_fifo                                                     ; Computer_System ;
;                   |scfifo:Sync_FIFO|                                                                                                                                                                        ; 24.7 (0.0)           ; 25.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                          ; scfifo                                                                  ; work            ;
;                      |scfifo_7ba1:auto_generated|                                                                                                                                                           ; 24.7 (0.0)           ; 25.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                               ; scfifo_7ba1                                                             ; work            ;
;                         |a_dpfifo_q2a1:dpfifo|                                                                                                                                                              ; 24.7 (13.8)          ; 25.3 (14.3)                      ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 33 (13)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                          ; a_dpfifo_q2a1                                                           ; work            ;
;                            |altsyncram_n3i1:FIFOram|                                                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                  ; altsyncram_n3i1                                                         ; work            ;
;                            |cntr_h2b:rd_ptr_msb|                                                                                                                                                            ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                      ; cntr_h2b                                                                ; work            ;
;                            |cntr_i2b:wr_ptr|                                                                                                                                                                ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                          ; cntr_i2b                                                                ; work            ;
;                            |cntr_u27:usedw_counter|                                                                                                                                                         ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                   ; cntr_u27                                                                ; work            ;
;             |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                                                                                           ; 87.1 (45.4)          ; 87.3 (45.5)                      ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (90)            ; 118 (50)                  ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                             ; altera_up_audio_out_serializer                                          ; Computer_System ;
;                |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                                                                                            ; 20.3 (0.0)           ; 20.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                             ; altera_up_sync_fifo                                                     ; Computer_System ;
;                   |scfifo:Sync_FIFO|                                                                                                                                                                        ; 20.3 (0.0)           ; 20.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                            ; scfifo                                                                  ; work            ;
;                      |scfifo_7ba1:auto_generated|                                                                                                                                                           ; 20.3 (0.0)           ; 20.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                 ; scfifo_7ba1                                                             ; work            ;
;                         |a_dpfifo_q2a1:dpfifo|                                                                                                                                                              ; 20.3 (9.0)           ; 20.3 (9.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (18)             ; 35 (13)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                            ; a_dpfifo_q2a1                                                           ; work            ;
;                            |altsyncram_n3i1:FIFOram|                                                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                    ; altsyncram_n3i1                                                         ; work            ;
;                            |cntr_h2b:rd_ptr_msb|                                                                                                                                                            ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                        ; cntr_h2b                                                                ; work            ;
;                            |cntr_i2b:wr_ptr|                                                                                                                                                                ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                            ; cntr_i2b                                                                ; work            ;
;                            |cntr_u27:usedw_counter|                                                                                                                                                         ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                     ; cntr_u27                                                                ; work            ;
;                |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                                                                                           ; 21.0 (0.0)           ; 21.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                            ; altera_up_sync_fifo                                                     ; Computer_System ;
;                   |scfifo:Sync_FIFO|                                                                                                                                                                        ; 21.0 (0.0)           ; 21.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                           ; scfifo                                                                  ; work            ;
;                      |scfifo_7ba1:auto_generated|                                                                                                                                                           ; 21.0 (0.0)           ; 21.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 33 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                                                ; scfifo_7ba1                                                             ; work            ;
;                         |a_dpfifo_q2a1:dpfifo|                                                                                                                                                              ; 21.0 (9.7)           ; 21.5 (10.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (18)             ; 33 (13)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                                           ; a_dpfifo_q2a1                                                           ; work            ;
;                            |altsyncram_n3i1:FIFOram|                                                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                                   ; altsyncram_n3i1                                                         ; work            ;
;                            |cntr_h2b:rd_ptr_msb|                                                                                                                                                            ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                       ; cntr_h2b                                                                ; work            ;
;                            |cntr_i2b:wr_ptr|                                                                                                                                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                           ; cntr_i2b                                                                ; work            ;
;                            |cntr_u27:usedw_counter|                                                                                                                                                         ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                    ; cntr_u27                                                                ; work            ;
;             |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                                                                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                 ; altera_up_clock_edge                                                    ; Computer_System ;
;             |altera_up_clock_edge:Bit_Clock_Edges|                                                                                                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                            ; altera_up_clock_edge                                                    ; Computer_System ;
;             |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                                                                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                 ; altera_up_clock_edge                                                    ; Computer_System ;
;          |Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|                                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll                                                                                                                                                                                                                                                                                                         ; Computer_System_Audio_Subsystem_Audio_PLL                               ; Computer_System ;
;             |Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll                                                                                                                                                                                                                                           ; Computer_System_Audio_Subsystem_Audio_PLL_audio_pll                     ; Computer_System ;
;                |altera_pll:altera_pll_i|                                                                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                   ; altera_pll                                                              ; work            ;
;          |altera_reset_controller:rst_controller|                                                                                                                                                           ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                 ; Computer_System ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                    ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                               ; Computer_System ;
;       |Computer_System_HEX3_HEX0:hex3_hex0|                                                                                                                                                                 ; 16.3 (16.3)          ; 16.1 (16.1)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 36 (36)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_HEX3_HEX0:hex3_hex0                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System_HEX3_HEX0                                               ; Computer_System ;
;       |Computer_System_HEX5_HEX4:hex5_hex4|                                                                                                                                                                 ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System_HEX5_HEX4                                               ; Computer_System ;
;       |Computer_System_Interval_Timer:interval_timer|                                                                                                                                                       ; 82.2 (82.2)          ; 89.1 (89.1)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (140)           ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Interval_Timer:interval_timer                                                                                                                                                                                                                                                                                                                                                               ; Computer_System_Interval_Timer                                          ; Computer_System ;
;       |Computer_System_Interval_Timer:interval_timer_2|                                                                                                                                                     ; 82.3 (82.3)          ; 94.2 (94.2)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (140)           ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2                                                                                                                                                                                                                                                                                                                                                             ; Computer_System_Interval_Timer                                          ; Computer_System ;
;       |Computer_System_JTAG_UART:jtag_uart|                                                                                                                                                                 ; 68.2 (16.8)          ; 81.3 (18.7)                      ; 13.2 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (36)            ; 113 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System_JTAG_UART                                               ; Computer_System ;
;          |Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|                                                                                                                        ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r                                                                                                                                                                                                                                                                                               ; Computer_System_JTAG_UART_scfifo_r                                      ; Computer_System ;
;             |scfifo:rfifo|                                                                                                                                                                                  ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                  ; scfifo                                                                  ; work            ;
;                |scfifo_3291:auto_generated|                                                                                                                                                                 ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                       ; scfifo_3291                                                             ; work            ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                                                                                    ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_5771                                                           ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                              ; 6.2 (3.2)            ; 6.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                          ; a_fefifo_7cf                                                            ; work            ;
;                         |cntr_vg7:count_usedw|                                                                                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                     ; cntr_vg7                                                                ; work            ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                          ; altsyncram_7pu1                                                         ; work            ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                            ; cntr_jgb                                                                ; work            ;
;                      |cntr_jgb:wr_ptr|                                                                                                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                  ; cntr_jgb                                                                ; work            ;
;          |Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|                                                                                                                        ; 12.5 (0.0)           ; 13.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w                                                                                                                                                                                                                                                                                               ; Computer_System_JTAG_UART_scfifo_w                                      ; Computer_System ;
;             |scfifo:wfifo|                                                                                                                                                                                  ; 12.5 (0.0)           ; 13.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                  ; scfifo                                                                  ; work            ;
;                |scfifo_3291:auto_generated|                                                                                                                                                                 ; 12.5 (0.0)           ; 13.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                       ; scfifo_3291                                                             ; work            ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                                                                                    ; 12.5 (0.0)           ; 13.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_5771                                                           ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                              ; 6.5 (3.5)            ; 7.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                          ; a_fefifo_7cf                                                            ; work            ;
;                         |cntr_vg7:count_usedw|                                                                                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                     ; cntr_vg7                                                                ; work            ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                          ; altsyncram_7pu1                                                         ; work            ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                            ; cntr_jgb                                                                ; work            ;
;                      |cntr_jgb:wr_ptr|                                                                                                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                  ; cntr_jgb                                                                ; work            ;
;          |alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|                                                                                                                                    ; 26.7 (26.7)          ; 37.3 (37.3)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                                                       ; work            ;
;       |Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|                                                                                                                                             ; 459.1 (0.0)          ; 529.9 (0.0)                      ; 72.7 (0.0)                                        ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 715 (0)             ; 536 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge                                                                                                                                                                                                                                                                                                                                                     ; Computer_System_JTAG_to_FPGA_Bridge                                     ; Computer_System ;
;          |altera_avalon_packets_to_master:transacto|                                                                                                                                                        ; 199.9 (0.0)          ; 210.9 (0.0)                      ; 12.4 (0.0)                                        ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 303 (0)             ; 198 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                           ; altera_avalon_packets_to_master                                         ; Computer_System ;
;             |packets_to_master:p2m|                                                                                                                                                                         ; 199.9 (199.9)        ; 210.9 (210.9)                    ; 12.4 (12.4)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 303 (303)           ; 198 (198)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                     ; packets_to_master                                                       ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                                                                                       ; 13.7 (13.7)          ; 14.8 (14.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;             |altsyncram:mem_rtl_0|                                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                     ; altsyncram                                                              ; work            ;
;                |altsyncram_g0n1:auto_generated|                                                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_g0n1                                                         ; work            ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                                                                            ; 10.0 (10.0)          ; 10.5 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_bytes_to_packets                                       ; Computer_System ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                                                                                 ; 223.4 (0.0)          ; 278.7 (0.0)                      ; 55.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 347 (0)             ; 288 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                    ; altera_avalon_st_jtag_interface                                         ; Computer_System ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                                                                             ; 222.7 (0.0)          ; 277.8 (0.0)                      ; 55.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 345 (0)             ; 288 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                  ; altera_jtag_dc_streaming                                                ; Computer_System ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                                                                                ; 10.8 (2.6)           ; 24.0 (9.0)                       ; 13.3 (6.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 52 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                          ; Computer_System ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                                                                             ; 6.2 (6.2)            ; 10.0 (10.0)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                          ; altera_avalon_st_pipeline_base                                          ; Computer_System ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                                                    ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                 ; altera_std_synchronizer_nocut                                           ; Computer_System ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                                                    ; 1.1 (1.1)            ; 3.8 (3.8)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                 ; altera_std_synchronizer_nocut                                           ; Computer_System ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                                                                                     ; 3.4 (3.3)            ; 12.7 (8.2)                       ; 9.3 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                           ; altera_jtag_src_crosser                                                 ; Computer_System ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                                                                              ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                ; altera_jtag_control_signal_crosser                                      ; Computer_System ;
;                      |altera_std_synchronizer:synchronizer|                                                                                                                                                 ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                           ; altera_std_synchronizer                                                 ; work            ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                                                                                       ; 208.2 (200.8)        ; 239.7 (227.3)                    ; 32.0 (26.9)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 328 (318)           ; 206 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                             ; altera_jtag_streaming                                                   ; Computer_System ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                                                                            ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                ; altera_avalon_st_idle_inserter                                          ; Computer_System ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                                                                              ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                  ; altera_avalon_st_idle_remover                                           ; Computer_System ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                                                                                ; 0.5 (0.5)            ; 3.2 (3.2)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                    ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                                                                                       ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                           ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                                                                               ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                   ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                        ; altera_std_synchronizer                                                 ; work            ;
;                |altera_std_synchronizer:synchronizer|                                                                                                                                                       ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                             ; altera_std_synchronizer                                                 ; work            ;
;             |altera_jtag_sld_node:node|                                                                                                                                                                     ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                          ; altera_jtag_sld_node                                                    ; Computer_System ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                        ; sld_virtual_jtag_basic                                                  ; work            ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                                                                            ; 12.1 (12.1)          ; 13.5 (13.5)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_packets_to_bytes                                       ; Computer_System ;
;          |altera_reset_controller:rst_controller|                                                                                                                                                           ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                                 ; Computer_System ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                               ; Computer_System ;
;       |Computer_System_LEDs:leds|                                                                                                                                                                           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_LEDs:leds                                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System_LEDs                                                    ; Computer_System ;
;       |Computer_System_Nios2:nios2|                                                                                                                                                                         ; 1676.7 (1.3)         ; 1924.8 (1.3)                     ; 295.7 (0.0)                                       ; 47.6 (0.0)                       ; 0.0 (0.0)            ; 2449 (0)            ; 2407 (5)                  ; 0 (0)         ; 51200             ; 10    ; 4          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System_Nios2                                                   ; Computer_System ;
;          |Computer_System_Nios2_cpu:cpu|                                                                                                                                                                    ; 1675.4 (1221.3)      ; 1923.5 (1380.3)                  ; 295.7 (199.9)                                     ; 47.6 (40.9)                      ; 0.0 (0.0)            ; 2449 (1716)         ; 2402 (1713)               ; 0 (0)         ; 51200             ; 10    ; 4          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu                                                                                                                                                                                                                                                                                                                                                   ; Computer_System_Nios2_cpu                                               ; Computer_System ;
;             |Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht|                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht                                                                                                                                                                                                                                                                                ; Computer_System_Nios2_cpu_bht_module                                    ; Computer_System ;
;                |altsyncram:the_altsyncram|                                                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                      ; altsyncram                                                              ; work            ;
;                   |altsyncram_pdj1:auto_generated|                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                       ; altsyncram_pdj1                                                         ; work            ;
;             |Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data                                                                                                                                                                                                                                                                        ; Computer_System_Nios2_cpu_ic_data_module                                ; Computer_System ;
;                |altsyncram:the_altsyncram|                                                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                   |altsyncram_spj1:auto_generated|                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                               ; altsyncram_spj1                                                         ; work            ;
;             |Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag|                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag                                                                                                                                                                                                                                                                          ; Computer_System_Nios2_cpu_ic_tag_module                                 ; Computer_System ;
;                |altsyncram:the_altsyncram|                                                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ; altsyncram                                                              ; work            ;
;                   |altsyncram_rgj1:auto_generated|                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                                                 ; altsyncram_rgj1                                                         ; work            ;
;             |Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|                                                                                                                   ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell                                                                                                                                                                                                                                                                       ; Computer_System_Nios2_cpu_mult_cell                                     ; Computer_System ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                    ; altera_mult_add                                                         ; work            ;
;                   |altera_mult_add_20u2:auto_generated|                                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated                                                                                                                                                                                                ; altera_mult_add_20u2                                                    ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                       ; altera_mult_add_rtl                                                     ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                              ; ama_multiplier_function                                                 ; work            ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                                                                         ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                    ; altera_mult_add                                                         ; work            ;
;                   |altera_mult_add_iau2:auto_generated|                                                                                                                                                     ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated                                                                                                                                                                                                ; altera_mult_add_iau2                                                    ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                                             ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                       ; altera_mult_add_rtl                                                     ; work            ;
;                         |ama_data_split_reg_ext_function:datab_split|                                                                                                                                       ; 0.4 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                                           ; ama_data_split_reg_ext_function                                         ; work            ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                                                                                       ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block                                                  ; ama_dynamic_signed_function                                             ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                              ; ama_multiplier_function                                                 ; work            ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                                                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                    ; altera_mult_add                                                         ; work            ;
;                   |altera_mult_add_hau2:auto_generated|                                                                                                                                                     ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated                                                                                                                                                                                                ; altera_mult_add_hau2                                                    ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                                             ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                       ; altera_mult_add_rtl                                                     ; work            ;
;                         |ama_data_split_reg_ext_function:dataa_split|                                                                                                                                       ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                                           ; ama_data_split_reg_ext_function                                         ; work            ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block                                                  ; ama_dynamic_signed_function                                             ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                              ; ama_multiplier_function                                                 ; work            ;
;                |altera_mult_add:the_altmult_add_p4|                                                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                                                                    ; altera_mult_add                                                         ; work            ;
;                   |altera_mult_add_1lu2:auto_generated|                                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated                                                                                                                                                                                                ; altera_mult_add_1lu2                                                    ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                       ; altera_mult_add_rtl                                                     ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                              ; ama_multiplier_function                                                 ; work            ;
;             |Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|                                                                                                                   ; 453.4 (28.4)         ; 542.3 (29.4)                     ; 95.5 (1.4)                                        ; 6.6 (0.4)                        ; 0.0 (0.0)            ; 731 (27)            ; 689 (82)                  ; 0 (0)         ; 12800             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci                                                                                                                                                                                                                                                                       ; Computer_System_Nios2_cpu_nios2_oci                                     ; Computer_System ;
;                |Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|                                                                                            ; 67.3 (0.0)           ; 109.5 (0.0)                      ; 42.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper                                                                                                                                                                       ; Computer_System_Nios2_cpu_debug_slave_wrapper                           ; Computer_System ;
;                   |Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|                                                                                           ; 10.5 (10.0)          ; 25.7 (23.8)                      ; 15.2 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 50 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk                                                                         ; Computer_System_Nios2_cpu_debug_slave_sysclk                            ; Computer_System ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                    ; altera_std_synchronizer                                                 ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                                                 ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                    ; altera_std_synchronizer                                                 ; work            ;
;                   |Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|                                                                                                 ; 55.5 (54.4)          ; 82.0 (80.4)                      ; 26.5 (26.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck                                                                               ; Computer_System_Nios2_cpu_debug_slave_tck                               ; Computer_System ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                                 ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                          ; altera_std_synchronizer                                                 ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                                 ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                          ; altera_std_synchronizer                                                 ; work            ;
;                   |sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy|                                                                                                                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy                                                                                                      ; sld_virtual_jtag_basic                                                  ; work            ;
;                |Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|                                                                                                  ; 8.8 (8.8)            ; 8.9 (8.9)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (21)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg                                                                                                                                                                             ; Computer_System_Nios2_cpu_nios2_avalon_reg                              ; Computer_System ;
;                |Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|                                                                                                    ; 82.9 (82.9)          ; 111.5 (111.5)                    ; 30.9 (30.9)                                       ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 53 (53)             ; 265 (265)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break                                                                                                                                                                               ; Computer_System_Nios2_cpu_nios2_oci_break                               ; Computer_System ;
;                |Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk|                                                                                                      ; 87.8 (30.9)          ; 96.2 (43.5)                      ; 11.8 (14.3)                                       ; 3.4 (1.7)                        ; 0.0 (0.0)            ; 177 (71)            ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk                                                                                                                                                                                 ; Computer_System_Nios2_cpu_nios2_oci_dbrk                                ; Computer_System ;
;                   |Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired|                                                                             ; 37.6 (37.6)          ; 36.3 (36.3)                      ; 0.0 (0.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 75 (75)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired                                                                     ; Computer_System_Nios2_cpu_nios2_oci_match_paired                        ; Computer_System ;
;                   |Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single|                                                                             ; 9.6 (9.6)            ; 9.4 (9.4)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single                                                                     ; Computer_System_Nios2_cpu_nios2_oci_match_single                        ; Computer_System ;
;                   |Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit1_match_single|                                                                             ; 7.2 (7.2)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit1_match_single                                                                     ; Computer_System_Nios2_cpu_nios2_oci_match_single                        ; Computer_System ;
;                |Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug|                                                                                                    ; 4.3 (4.6)            ; 6.0 (5.3)                        ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug                                                                                                                                                                               ; Computer_System_Nios2_cpu_nios2_oci_debug                               ; Computer_System ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                                     ; -0.3 (-0.3)          ; 0.7 (0.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer                                                 ; work            ;
;                |Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|                                                                                                          ; 9.8 (9.8)            ; 10.1 (10.1)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 15 (15)                   ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im                                                                                                                                                                                     ; Computer_System_Nios2_cpu_nios2_oci_im                                  ; Computer_System ;
;                   |Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component                                                          ; Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module        ; Computer_System ;
;                      |altsyncram:the_altsyncram|                                                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram                                ; altsyncram                                                              ; work            ;
;                         |altsyncram_nsi1:auto_generated|                                                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_nsi1:auto_generated ; altsyncram_nsi1                                                         ; work            ;
;                |Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|                                                                                                  ; 102.8 (102.8)        ; 106.0 (106.0)                    ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (191)           ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace                                                                                                                                                                             ; Computer_System_Nios2_cpu_nios2_oci_itrace                              ; Computer_System ;
;                |Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk|                                                                                                      ; 16.0 (16.0)          ; 16.6 (16.6)                      ; 0.8 (0.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 43 (43)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk                                                                                                                                                                                 ; Computer_System_Nios2_cpu_nios2_oci_xbrk                                ; Computer_System ;
;                |Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|                                                                                                          ; 45.4 (45.4)          ; 48.1 (48.1)                      ; 2.8 (2.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 97 (97)             ; 59 (59)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem                                                                                                                                                                                     ; Computer_System_Nios2_cpu_nios2_ocimem                                  ; Computer_System ;
;                   |Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram                                                                                              ; Computer_System_Nios2_cpu_ociram_sp_ram_module                          ; Computer_System ;
;                      |altsyncram:the_altsyncram|                                                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                    ; altsyncram                                                              ; work            ;
;                         |altsyncram_qid1:auto_generated|                                                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                     ; altsyncram_qid1                                                         ; work            ;
;             |Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a                                                                                                                                                                                                                                                        ; Computer_System_Nios2_cpu_register_bank_a_module                        ; Computer_System ;
;                |altsyncram:the_altsyncram|                                                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                   |altsyncram_voi1:auto_generated|                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                               ; altsyncram_voi1                                                         ; work            ;
;             |Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b                                                                                                                                                                                                                                                        ; Computer_System_Nios2_cpu_register_bank_b_module                        ; Computer_System ;
;                |altsyncram:the_altsyncram|                                                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                   |altsyncram_voi1:auto_generated|                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                               ; altsyncram_voi1                                                         ; work            ;
;       |Computer_System_Nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect|                                                                                       ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                                                                               ; Computer_System_Nios2_custom_instruction_master_multi_xconnect          ; Computer_System ;
;       |Computer_System_Onchip_SRAM:onchip_sram|                                                                                                                                                             ; 144.3 (0.3)          ; 135.4 (0.3)                      ; 0.0 (0.0)                                         ; 8.9 (0.0)                        ; 0.0 (0.0)            ; 139 (1)             ; 9 (0)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                                                                                                                                                                                                                     ; Computer_System_Onchip_SRAM                                             ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                                                                                                                                        ; 144.0 (0.0)          ; 135.1 (0.0)                      ; 0.0 (0.0)                                         ; 8.9 (0.0)                        ; 0.0 (0.0)            ; 138 (0)             ; 9 (0)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                                              ; work            ;
;             |altsyncram_bsb2:auto_generated|                                                                                                                                                                ; 144.0 (1.7)          ; 135.1 (2.4)                      ; 0.0 (0.8)                                         ; 8.9 (0.0)                        ; 0.0 (0.0)            ; 138 (0)             ; 9 (9)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated                                                                                                                                                                                                                                                                                                            ; altsyncram_bsb2                                                         ; work            ;
;                |decode_dla:decode2|                                                                                                                                                                         ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2                                                                                                                                                                                                                                                                                         ; decode_dla                                                              ; work            ;
;                |mux_ahb:mux4|                                                                                                                                                                               ; 70.3 (70.3)          ; 63.7 (63.7)                      ; 0.0 (0.0)                                         ; 6.6 (6.6)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|mux_ahb:mux4                                                                                                                                                                                                                                                                                               ; mux_ahb                                                                 ; work            ;
;                |mux_ahb:mux5|                                                                                                                                                                               ; 66.3 (66.3)          ; 64.0 (64.0)                      ; 0.0 (0.0)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|mux_ahb:mux5                                                                                                                                                                                                                                                                                               ; mux_ahb                                                                 ; work            ;
;       |Computer_System_PS2_Port:ps2_port|                                                                                                                                                                   ; 158.2 (16.0)         ; 160.3 (16.8)                     ; 2.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 298 (31)            ; 213 (24)                  ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_PS2_Port                                                ; Computer_System ;
;          |altera_up_ps2:PS2_Serial_Port|                                                                                                                                                                    ; 111.7 (19.8)         ; 112.5 (20.1)                     ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 209 (37)            ; 147 (20)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port                                                                                                                                                                                                                                                                                                                                             ; altera_up_ps2                                                           ; Computer_System ;
;             |altera_up_ps2_command_out:PS2_Command_Out|                                                                                                                                                     ; 75.0 (75.0)          ; 75.7 (75.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (141)           ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out                                                                                                                                                                                                                                                                                                   ; altera_up_ps2_command_out                                               ; Computer_System ;
;             |altera_up_ps2_data_in:PS2_Data_In|                                                                                                                                                             ; 16.7 (16.7)          ; 16.7 (16.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In                                                                                                                                                                                                                                                                                                           ; altera_up_ps2_data_in                                                   ; Computer_System ;
;          |scfifo:Incoming_Data_FIFO|                                                                                                                                                                        ; 30.5 (0.0)           ; 31.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 42 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO                                                                                                                                                                                                                                                                                                                                                 ; scfifo                                                                  ; work            ;
;             |scfifo_v6a1:auto_generated|                                                                                                                                                                    ; 30.5 (0.0)           ; 31.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 42 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated                                                                                                                                                                                                                                                                                                                      ; scfifo_v6a1                                                             ; work            ;
;                |a_dpfifo_iu91:dpfifo|                                                                                                                                                                       ; 30.5 (18.3)          ; 31.0 (18.5)                      ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (33)             ; 42 (16)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo                                                                                                                                                                                                                                                                                                 ; a_dpfifo_iu91                                                           ; work            ;
;                   |altsyncram_nhn1:FIFOram|                                                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram                                                                                                                                                                                                                                                                         ; altsyncram_nhn1                                                         ; work            ;
;                   |cntr_i2b:rd_ptr_msb|                                                                                                                                                                     ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_i2b:rd_ptr_msb                                                                                                                                                                                                                                                                             ; cntr_i2b                                                                ; work            ;
;                   |cntr_j2b:wr_ptr|                                                                                                                                                                         ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_j2b:wr_ptr                                                                                                                                                                                                                                                                                 ; cntr_j2b                                                                ; work            ;
;                   |cntr_v27:usedw_counter|                                                                                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter                                                                                                                                                                                                                                                                          ; cntr_v27                                                                ; work            ;
;       |Computer_System_PS2_Port:ps2_port_dual|                                                                                                                                                              ; 157.5 (15.2)         ; 158.5 (15.2)                     ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 298 (31)            ; 203 (24)                  ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual                                                                                                                                                                                                                                                                                                                                                                      ; Computer_System_PS2_Port                                                ; Computer_System ;
;          |altera_up_ps2:PS2_Serial_Port|                                                                                                                                                                    ; 111.8 (19.7)         ; 113.5 (19.8)                     ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 209 (36)            ; 138 (19)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port                                                                                                                                                                                                                                                                                                                                        ; altera_up_ps2                                                           ; Computer_System ;
;             |altera_up_ps2_command_out:PS2_Command_Out|                                                                                                                                                     ; 75.2 (75.2)          ; 75.8 (75.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (141)           ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out                                                                                                                                                                                                                                                                                              ; altera_up_ps2_command_out                                               ; Computer_System ;
;             |altera_up_ps2_data_in:PS2_Data_In|                                                                                                                                                             ; 17.0 (17.0)          ; 17.8 (17.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In                                                                                                                                                                                                                                                                                                      ; altera_up_ps2_data_in                                                   ; Computer_System ;
;          |scfifo:Incoming_Data_FIFO|                                                                                                                                                                        ; 29.8 (0.0)           ; 29.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 41 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                  ; work            ;
;             |scfifo_v6a1:auto_generated|                                                                                                                                                                    ; 29.8 (0.0)           ; 29.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 41 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated                                                                                                                                                                                                                                                                                                                 ; scfifo_v6a1                                                             ; work            ;
;                |a_dpfifo_iu91:dpfifo|                                                                                                                                                                       ; 29.8 (17.5)          ; 29.8 (17.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (33)             ; 41 (17)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo                                                                                                                                                                                                                                                                                            ; a_dpfifo_iu91                                                           ; work            ;
;                   |altsyncram_nhn1:FIFOram|                                                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram                                                                                                                                                                                                                                                                    ; altsyncram_nhn1                                                         ; work            ;
;                   |cntr_i2b:rd_ptr_msb|                                                                                                                                                                     ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_i2b:rd_ptr_msb                                                                                                                                                                                                                                                                        ; cntr_i2b                                                                ; work            ;
;                   |cntr_j2b:wr_ptr|                                                                                                                                                                         ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_j2b:wr_ptr                                                                                                                                                                                                                                                                            ; cntr_j2b                                                                ; work            ;
;                   |cntr_v27:usedw_counter|                                                                                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_v27:usedw_counter                                                                                                                                                                                                                                                                     ; cntr_v27                                                                ; work            ;
;       |Computer_System_Pushbuttons:pushbuttons|                                                                                                                                                             ; 8.0 (8.0)            ; 9.0 (9.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons                                                                                                                                                                                                                                                                                                                                                                     ; Computer_System_Pushbuttons                                             ; Computer_System ;
;       |Computer_System_SDRAM:sdram|                                                                                                                                                                         ; 166.3 (120.4)        ; 170.6 (126.4)                    ; 6.5 (6.8)                                         ; 2.2 (0.8)                        ; 0.0 (0.0)            ; 272 (220)           ; 257 (164)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System_SDRAM                                                   ; Computer_System ;
;          |Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module|                                                                                                            ; 45.5 (45.5)          ; 44.2 (44.2)                      ; 0.0 (0.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 52 (52)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module                                                                                                                                                                                                                                                                                           ; Computer_System_SDRAM_input_efifo_module                                ; Computer_System ;
;       |Computer_System_Slider_Switches:slider_switches|                                                                                                                                                     ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Slider_Switches:slider_switches                                                                                                                                                                                                                                                                                                                                                             ; Computer_System_Slider_Switches                                         ; Computer_System ;
;       |Computer_System_System_PLL:system_pll|                                                                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                                                       ; Computer_System_System_PLL                                              ; Computer_System ;
;          |Computer_System_System_PLL_sys_pll:sys_pll|                                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                                                            ; Computer_System_System_PLL_sys_pll                                      ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                    ; altera_pll                                                              ; work            ;
;       |Computer_System_VGA_Subsystem:vga_subsystem|                                                                                                                                                         ; 664.8 (0.0)          ; 735.6 (0.0)                      ; 70.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1231 (0)            ; 995 (0)                   ; 0 (0)         ; 96128             ; 16    ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System_VGA_Subsystem                                           ; Computer_System ;
;          |Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|                                                                                                                              ; 252.5 (0.0)          ; 270.3 (0.0)                      ; 17.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 469 (0)             ; 330 (0)                   ; 0 (0)         ; 75776             ; 11    ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem                                                                                                                                                                                                                                                                                             ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem                        ; Computer_System ;
;             |Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|                                                                                                                ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image                                                                                                                                                                                                              ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image         ; Computer_System ;
;                |altera_up_video_ascii_rom_128:ASCII_Character_Rom|                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom                                                                                                                                                            ; altera_up_video_ascii_rom_128                                           ; Computer_System ;
;                   |altsyncram:rom_rtl_0|                                                                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0                                                                                                                                       ; altsyncram                                                              ; work            ;
;                      |altsyncram_usg1:auto_generated|                                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_usg1:auto_generated                                                                                                        ; altsyncram_usg1                                                         ; work            ;
;             |Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|                                                                                                                    ; 141.7 (21.5)         ; 146.4 (21.5)                     ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 262 (42)            ; 182 (19)                  ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma                                                                                                                                                                                                                  ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA           ; Computer_System ;
;                |altera_up_video_dma_control_slave:DMA_Control_Slave|                                                                                                                                        ; 78.8 (78.8)          ; 81.8 (81.8)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 142 (142)           ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave                                                                                                                                                              ; altera_up_video_dma_control_slave                                       ; Computer_System ;
;                |altera_up_video_dma_to_stream:From_Memory_to_Stream|                                                                                                                                        ; 41.3 (13.7)          ; 43.1 (15.1)                      ; 1.8 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (26)             ; 49 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream                                                                                                                                                              ; altera_up_video_dma_to_stream                                           ; Computer_System ;
;                   |scfifo:Image_Buffer|                                                                                                                                                                     ; 27.7 (0.0)           ; 28.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 36 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer                                                                                                                                          ; scfifo                                                                  ; work            ;
;                      |scfifo_1bg1:auto_generated|                                                                                                                                                           ; 27.7 (1.8)           ; 28.0 (1.8)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (4)              ; 36 (2)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated                                                                                                               ; scfifo_1bg1                                                             ; work            ;
;                         |a_dpfifo_m2a1:dpfifo|                                                                                                                                                              ; 25.8 (15.0)          ; 26.2 (15.2)                      ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 34 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo                                                                                          ; a_dpfifo_m2a1                                                           ; work            ;
;                            |altsyncram_f3i1:FIFOram|                                                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram                                                                  ; altsyncram_f3i1                                                         ; work            ;
;                            |cntr_h2b:rd_ptr_msb|                                                                                                                                                            ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                      ; cntr_h2b                                                                ; work            ;
;                            |cntr_i2b:wr_ptr|                                                                                                                                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr                                                                          ; cntr_i2b                                                                ; work            ;
;                            |cntr_u27:usedw_counter|                                                                                                                                                         ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_u27:usedw_counter                                                                   ; cntr_u27                                                                ; work            ;
;             |Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler|                                                                                                ; 3.2 (3.2)            ; 3.6 (3.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler                                                                                                                                                                                              ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler ; Computer_System ;
;             |Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|                                                                                                              ; 84.3 (0.0)           ; 87.1 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 154 (0)             ; 102 (0)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler                                                                                                                                                                                                            ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler        ; Computer_System ;
;                |altera_up_video_scaler_multiply_height:Multiply_Height|                                                                                                                                     ; 64.9 (39.2)          ; 66.7 (40.5)                      ; 1.8 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (68)            ; 68 (35)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                                                                     ; altera_up_video_scaler_multiply_height                                  ; Computer_System ;
;                   |scfifo:Multiply_Height_FIFO|                                                                                                                                                             ; 25.7 (0.0)           ; 26.2 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                                                                         ; scfifo                                                                  ; work            ;
;                      |scfifo_9n91:auto_generated|                                                                                                                                                           ; 25.7 (0.0)           ; 26.2 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated                                                                                              ; scfifo_9n91                                                             ; work            ;
;                         |a_dpfifo_se91:dpfifo|                                                                                                                                                              ; 25.7 (14.9)          ; 26.2 (15.2)                      ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (25)             ; 33 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo                                                                         ; a_dpfifo_se91                                                           ; work            ;
;                            |altsyncram_f3i1:FIFOram|                                                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|altsyncram_f3i1:FIFOram                                                 ; altsyncram_f3i1                                                         ; work            ;
;                            |cntr_h2b:rd_ptr_msb|                                                                                                                                                            ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|cntr_h2b:rd_ptr_msb                                                     ; cntr_h2b                                                                ; work            ;
;                            |cntr_i2b:wr_ptr|                                                                                                                                                                ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|cntr_i2b:wr_ptr                                                         ; cntr_i2b                                                                ; work            ;
;                            |cntr_u27:usedw_counter|                                                                                                                                                         ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|cntr_u27:usedw_counter                                                  ; cntr_u27                                                                ; work            ;
;                |altera_up_video_scaler_multiply_width:Multiply_Width|                                                                                                                                       ; 19.4 (19.4)          ; 20.4 (20.4)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                                                                       ; altera_up_video_scaler_multiply_width                                   ; Computer_System ;
;             |Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|                                                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram                                                                                                                                                                                                                    ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM            ; Computer_System ;
;                |altsyncram:the_altsyncram|                                                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram                                                                                                                                                                                          ; altsyncram                                                              ; work            ;
;                   |altsyncram_25f2:auto_generated|                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_25f2:auto_generated                                                                                                                                                           ; altsyncram_25f2                                                         ; work            ;
;             |Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent|                                                                                                  ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent                                                                                                                                                                                                ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent  ; Computer_System ;
;             |Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|                                                                                                          ; 13.5 (0.0)           ; 17.9 (0.0)                       ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0      ; Computer_System ;
;                |altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|                                                                                                                                        ; 5.5 (5.5)            ; 5.6 (5.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;                |altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent|                                                                                                                            ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent                                                                                                                                        ; altera_merlin_master_agent                                              ; Computer_System ;
;                |altera_merlin_slave_translator:onchip_sram_s2_translator|                                                                                                                                   ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                                                               ; altera_merlin_slave_translator                                          ; Computer_System ;
;                |altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|                                                                                                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter                                                                                                                                           ; altera_merlin_width_adapter                                             ; Computer_System ;
;                |altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|                                                                                                                               ; 5.2 (5.2)            ; 8.3 (8.3)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter                                                                                                                                           ; altera_merlin_width_adapter                                             ; Computer_System ;
;             |altera_reset_controller:rst_controller|                                                                                                                                                        ; 3.0 (2.5)            ; 8.5 (5.0)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                      ; altera_reset_controller                                                 ; Computer_System ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                             ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                       ; altera_reset_synchronizer                                               ; Computer_System ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ; altera_reset_synchronizer                                               ; Computer_System ;
;          |Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender|                                                                                                                                ; 9.3 (0.0)            ; 9.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender                                                                                                                                                                                                                                                                                               ; Computer_System_VGA_Subsystem_VGA_Alpha_Blender                         ; Computer_System ;
;             |altera_up_video_alpha_blender_simple:alpha_blender|                                                                                                                                            ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender|altera_up_video_alpha_blender_simple:alpha_blender                                                                                                                                                                                                                                            ; altera_up_video_alpha_blender_simple                                    ; Computer_System ;
;          |Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|                                                                                                                                      ; 40.1 (0.6)           ; 43.1 (1.4)                       ; 3.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (1)              ; 64 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller                                                                                                                                                                                                                                                                                                     ; Computer_System_VGA_Subsystem_VGA_Controller                            ; Computer_System ;
;             |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                                                                                  ; 39.5 (39.5)          ; 41.8 (41.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                                        ; altera_up_avalon_video_vga_timing                                       ; Computer_System ;
;          |Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|                                                                                                                            ; 37.7 (1.6)           ; 56.2 (1.6)                       ; 18.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (4)              ; 117 (0)                   ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo                                                                                                                                                                                                                                                                                           ; Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO                       ; Computer_System ;
;             |dcfifo:Data_FIFO|                                                                                                                                                                              ; 35.8 (0.0)           ; 54.7 (0.0)                       ; 18.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 117 (0)                   ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO                                                                                                                                                                                                                                                                          ; dcfifo                                                                  ; work            ;
;                |dcfifo_73q1:auto_generated|                                                                                                                                                                 ; 35.8 (7.5)           ; 54.7 (16.3)                      ; 18.8 (8.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (10)             ; 117 (36)                  ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated                                                                                                                                                                                                                                               ; dcfifo_73q1                                                             ; work            ;
;                   |a_gray2bin_f9b:wrptr_g_gray2bin|                                                                                                                                                         ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                                                                                                                                                               ; a_gray2bin_f9b                                                          ; work            ;
;                   |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                                                                                                                         ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                                                                                                                                                               ; a_gray2bin_f9b                                                          ; work            ;
;                   |a_graycounter_8ub:wrptr_g1p|                                                                                                                                                             ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_8ub:wrptr_g1p                                                                                                                                                                                                                   ; a_graycounter_8ub                                                       ; work            ;
;                   |a_graycounter_cg6:rdptr_g1p|                                                                                                                                                             ; 8.5 (8.5)            ; 9.1 (9.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                                                                                                   ; a_graycounter_cg6                                                       ; work            ;
;                   |alt_synch_pipe_g9l:rs_dgwp|                                                                                                                                                              ; 3.0 (0.0)            ; 3.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                    ; alt_synch_pipe_g9l                                                      ; work            ;
;                      |dffpipe_1v8:dffpipe12|                                                                                                                                                                ; 3.0 (3.0)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                                              ; dffpipe_1v8                                                             ; work            ;
;                   |alt_synch_pipe_h9l:ws_dgrp|                                                                                                                                                              ; 0.0 (0.0)            ; 6.8 (0.0)                        ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                    ; alt_synch_pipe_h9l                                                      ; work            ;
;                      |dffpipe_2v8:dffpipe16|                                                                                                                                                                ; 0.0 (0.0)            ; 6.8 (6.8)                        ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                                                                                              ; dffpipe_2v8                                                             ; work            ;
;                   |altsyncram_3b81:fifo_ram|                                                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram                                                                                                                                                                                                                      ; altsyncram_3b81                                                         ; work            ;
;                   |dffpipe_0v8:ws_brp|                                                                                                                                                                      ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                                            ; dffpipe_0v8                                                             ; work            ;
;                   |dffpipe_0v8:ws_bwp|                                                                                                                                                                      ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                                            ; dffpipe_0v8                                                             ; work            ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                 ; mux_5r7                                                                 ; work            ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                 ; mux_5r7                                                                 ; work            ;
;          |Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|                                                                                                                                        ; 166.0 (34.6)         ; 172.3 (34.6)                     ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 303 (67)            ; 189 (21)                  ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma                                                                                                                                                                                                                                                                                                       ; Computer_System_VGA_Subsystem_VGA_Pixel_DMA                             ; Computer_System ;
;             |altera_up_video_dma_control_slave:DMA_Control_Slave|                                                                                                                                           ; 80.8 (80.8)          ; 86.2 (86.2)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 149 (149)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave                                                                                                                                                                                                                                                   ; altera_up_video_dma_control_slave                                       ; Computer_System ;
;             |altera_up_video_dma_to_stream:From_Memory_to_Stream|                                                                                                                                           ; 49.8 (23.3)          ; 51.5 (24.0)                      ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (36)             ; 48 (11)                   ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream                                                                                                                                                                                                                                                   ; altera_up_video_dma_to_stream                                           ; Computer_System ;
;                |scfifo:Image_Buffer|                                                                                                                                                                        ; 26.5 (0.0)           ; 27.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (0)              ; 37 (0)                    ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer                                                                                                                                                                                                                               ; scfifo                                                                  ; work            ;
;                   |scfifo_9bg1:auto_generated|                                                                                                                                                              ; 26.5 (2.5)           ; 27.5 (2.5)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (5)              ; 37 (2)                    ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated                                                                                                                                                                                                    ; scfifo_9bg1                                                             ; work            ;
;                      |a_dpfifo_u2a1:dpfifo|                                                                                                                                                                 ; 23.0 (12.7)          ; 25.0 (14.0)                      ; 2.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (24)             ; 35 (14)                   ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo                                                                                                                                                                               ; a_dpfifo_u2a1                                                           ; work            ;
;                         |altsyncram_v3i1:FIFOram|                                                                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram                                                                                                                                                       ; altsyncram_v3i1                                                         ; work            ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                                                                                               ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                           ; cntr_h2b                                                                ; work            ;
;                         |cntr_i2b:wr_ptr|                                                                                                                                                                   ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                               ; cntr_i2b                                                                ; work            ;
;                         |cntr_u27:usedw_counter|                                                                                                                                                            ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                        ; cntr_u27                                                                ; work            ;
;          |Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|                                                                                                                                      ; 33.9 (0.8)           ; 52.9 (0.8)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (2)              ; 113 (0)                   ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo                                                                                                                                                                                                                                                                                                     ; Computer_System_VGA_Subsystem_VGA_Pixel_FIFO                            ; Computer_System ;
;             |dcfifo:Data_FIFO|                                                                                                                                                                              ; 32.9 (0.0)           ; 52.1 (0.0)                       ; 19.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 113 (0)                   ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO                                                                                                                                                                                                                                                                                    ; dcfifo                                                                  ; work            ;
;                |dcfifo_f3q1:auto_generated|                                                                                                                                                                 ; 32.9 (5.5)           ; 52.1 (16.1)                      ; 19.2 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (11)             ; 113 (35)                  ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated                                                                                                                                                                                                                                                         ; dcfifo_f3q1                                                             ; work            ;
;                   |a_gray2bin_f9b:wrptr_g_gray2bin|                                                                                                                                                         ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                                                                                                                                                                                                                         ; a_gray2bin_f9b                                                          ; work            ;
;                   |a_gray2bin_f9b:ws_dgrp_gray2bin|                                                                                                                                                         ; 2.0 (2.0)            ; 2.4 (2.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                                                                                                                                                                                                                         ; a_gray2bin_f9b                                                          ; work            ;
;                   |a_graycounter_8ub:wrptr_g1p|                                                                                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_8ub:wrptr_g1p                                                                                                                                                                                                                             ; a_graycounter_8ub                                                       ; work            ;
;                   |a_graycounter_cg6:rdptr_g1p|                                                                                                                                                             ; 6.9 (6.9)            ; 7.0 (7.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                                                                                                             ; a_graycounter_cg6                                                       ; work            ;
;                   |alt_synch_pipe_i9l:rs_dgwp|                                                                                                                                                              ; 2.3 (0.0)            ; 4.3 (0.0)                        ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_i9l:rs_dgwp                                                                                                                                                                                                                              ; alt_synch_pipe_i9l                                                      ; work            ;
;                      |dffpipe_3v8:dffpipe6|                                                                                                                                                                 ; 2.3 (2.3)            ; 4.3 (4.3)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6                                                                                                                                                                                                         ; dffpipe_3v8                                                             ; work            ;
;                   |alt_synch_pipe_j9l:ws_dgrp|                                                                                                                                                              ; 1.0 (0.0)            ; 5.8 (0.0)                        ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_j9l:ws_dgrp                                                                                                                                                                                                                              ; alt_synch_pipe_j9l                                                      ; work            ;
;                      |dffpipe_4v8:dffpipe9|                                                                                                                                                                 ; 1.0 (1.0)            ; 5.8 (5.8)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9                                                                                                                                                                                                         ; dffpipe_4v8                                                             ; work            ;
;                   |altsyncram_bb81:fifo_ram|                                                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_bb81:fifo_ram                                                                                                                                                                                                                                ; altsyncram_bb81                                                         ; work            ;
;                   |dffpipe_0v8:ws_brp|                                                                                                                                                                      ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                                                      ; dffpipe_0v8                                                             ; work            ;
;                   |dffpipe_0v8:ws_bwp|                                                                                                                                                                      ; 1.9 (1.9)            ; 2.5 (2.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                                                      ; dffpipe_0v8                                                             ; work            ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                                                                                           ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                           ; mux_5r7                                                                 ; work            ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                                                                                           ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                           ; mux_5r7                                                                 ; work            ;
;          |Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler|                                                                                                                    ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler                                                                                                                                                                                                                                                                                   ; Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler                   ; Computer_System ;
;          |Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|                                                                                                                                  ; 112.6 (0.0)          ; 117.7 (0.0)                      ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 219 (0)             ; 155 (0)                   ; 0 (0)         ; 12800             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler                                                                                                                                                                                                                                                                                                 ; Computer_System_VGA_Subsystem_VGA_Pixel_Scaler                          ; Computer_System ;
;             |altera_up_video_scaler_multiply_height:Multiply_Height|                                                                                                                                        ; 80.9 (51.5)          ; 84.5 (53.0)                      ; 3.6 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 161 (104)           ; 102 (59)                  ; 0 (0)         ; 12800             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                                                                                                                                                          ; altera_up_video_scaler_multiply_height                                  ; Computer_System ;
;                |scfifo:Multiply_Height_FIFO|                                                                                                                                                                ; 29.4 (0.0)           ; 31.5 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 43 (0)                    ; 0 (0)         ; 12800             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                                                                                                                                                              ; scfifo                                                                  ; work            ;
;                   |scfifo_so91:auto_generated|                                                                                                                                                              ; 29.4 (0.0)           ; 31.5 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 43 (0)                    ; 0 (0)         ; 12800             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated                                                                                                                                                                                   ; scfifo_so91                                                             ; work            ;
;                      |a_dpfifo_fg91:dpfifo|                                                                                                                                                                 ; 29.4 (15.6)          ; 31.5 (17.5)                      ; 2.1 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (28)             ; 43 (16)                   ; 0 (0)         ; 12800             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo                                                                                                                                                              ; a_dpfifo_fg91                                                           ; work            ;
;                         |altsyncram_l3i1:FIFOram|                                                                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12800             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram                                                                                                                                      ; altsyncram_l3i1                                                         ; work            ;
;                         |cntr_037:usedw_counter|                                                                                                                                                            ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_037:usedw_counter                                                                                                                                       ; cntr_037                                                                ; work            ;
;                         |cntr_j2b:rd_ptr_msb|                                                                                                                                                               ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_j2b:rd_ptr_msb                                                                                                                                          ; cntr_j2b                                                                ; work            ;
;                         |cntr_k2b:wr_ptr|                                                                                                                                                                   ; 4.8 (4.8)            ; 5.0 (5.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_k2b:wr_ptr                                                                                                                                              ; cntr_k2b                                                                ; work            ;
;             |altera_up_video_scaler_multiply_width:Multiply_Width|                                                                                                                                          ; 31.7 (31.7)          ; 33.2 (33.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                                                                                                                                                            ; altera_up_video_scaler_multiply_width                                   ; Computer_System ;
;          |altera_reset_controller:rst_controller|                                                                                                                                                           ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                                 ; Computer_System ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                    ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                               ; Computer_System ;
;          |altera_reset_controller:rst_controller_001|                                                                                                                                                       ; 0.3 (0.0)            ; 1.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                 ; Computer_System ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                    ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                               ; Computer_System ;
;       |Computer_System_Video_PLL:video_pll|                                                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_PLL:video_pll                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System_Video_PLL                                               ; Computer_System ;
;          |Computer_System_Video_PLL_video_pll:video_pll|                                                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll                                                                                                                                                                                                                                                                                                                           ; Computer_System_Video_PLL_video_pll                                     ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                   ; altera_pll                                                              ; work            ;
;       |Computer_System_mm_interconnect_0:mm_interconnect_0|                                                                                                                                                 ; 1148.9 (0.0)         ; 1228.6 (0.0)                     ; 96.5 (0.0)                                        ; 16.8 (0.0)                       ; 0.0 (0.0)            ; 2069 (0)            ; 841 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                         ; Computer_System_mm_interconnect_0                                       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                                                            ; 25.1 (25.1)          ; 31.1 (31.1)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                                                    ; 34.2 (34.2)          ; 34.9 (34.9)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_cmd_demux_001                         ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                                                                                    ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_cmd_demux_002                         ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                                                                                    ; 5.7 (5.7)            ; 5.8 (5.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_cmd_demux_003                         ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                                                                                ; 16.1 (13.7)          ; 19.8 (17.4)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (41)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                       ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                                                                            ; 8.2 (5.3)            ; 8.4 (5.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (10)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                                                                            ; 9.2 (6.8)            ; 9.2 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (14)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                                                                            ; 10.5 (8.2)           ; 10.5 (8.5)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (15)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                                                                            ; 10.7 (8.2)           ; 10.8 (8.2)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (15)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                                                                            ; 4.5 (2.8)            ; 5.8 (3.7)                        ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 1.7 (1.7)            ; 2.1 (2.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                                                                            ; 24.8 (23.1)          ; 25.3 (23.7)                      ; 0.5 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                                                                                            ; 6.8 (4.2)            ; 8.3 (5.3)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (9)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                                                                                            ; 17.5 (15.8)          ; 18.0 (16.5)                      ; 0.7 (0.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                                                                                            ; 5.7 (4.0)            ; 6.5 (4.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (8)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                                                                                            ; 4.0 (1.8)            ; 4.0 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (2)               ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                                                                                            ; 23.6 (22.3)          ; 26.9 (25.0)                      ; 3.3 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (55)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 1.3 (1.3)            ; 1.9 (1.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                                                                                            ; 10.3 (7.3)           ; 10.3 (7.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (19)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                                                                                            ; 17.7 (14.8)          ; 17.7 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (41)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                                                                                            ; 12.8 (9.8)           ; 12.8 (10.3)                      ; 0.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (25)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|                                                                                                                                            ; 7.8 (4.8)            ; 7.8 (5.4)                        ; 0.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (8)              ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|                                                                                                                                            ; 9.7 (7.0)            ; 10.2 (7.5)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (15)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|                                                                                                                                            ; 12.8 (10.0)          ; 14.7 (12.0)                      ; 1.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|                                                                                                                                            ; 13.8 (10.8)          ; 16.2 (13.0)                      ; 2.3 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|                                                                                                                                            ; 15.7 (13.2)          ; 15.7 (13.4)                      ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (25)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux                               ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux_011:cmd_mux_011|                                                                                                                                        ; 69.0 (59.5)          ; 73.1 (63.7)                      ; 4.3 (4.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 164 (151)           ; 11 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_011:cmd_mux_011                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux_011                           ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                                  ; 9.3 (6.8)            ; 9.3 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (9)              ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                                ; Computer_System ;
;                |altera_merlin_arb_adder:adder|                                                                                                                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                    ; altera_merlin_arb_adder                                                 ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router:router|                                                                                                                                                  ; 18.7 (18.7)          ; 20.4 (20.4)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                         ; Computer_System_mm_interconnect_0_router                                ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router_001:router_001|                                                                                                                                          ; 25.2 (25.2)          ; 28.6 (28.6)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                 ; Computer_System_mm_interconnect_0_router_001                            ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router_002:router_002|                                                                                                                                          ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                 ; Computer_System_mm_interconnect_0_router_002                            ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router_003:router_003|                                                                                                                                          ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                 ; Computer_System_mm_interconnect_0_router_003                            ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                                                                            ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                                                                                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                                                                                        ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                                                                                        ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_016|                                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_017|                                                                                                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_018|                                                                                                                                        ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_019|                                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_019                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_020|                                                                                                                                        ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_020                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux                             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux_011:rsp_demux_011|                                                                                                                                    ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_011:rsp_demux_011                                                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux_011                         ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                                                ; 155.9 (155.9)        ; 160.3 (160.3)                    ; 12.3 (12.3)                                       ; 7.9 (7.9)                        ; 0.0 (0.0)            ; 266 (266)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                       ; Computer_System_mm_interconnect_0_rsp_mux                               ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                                                        ; 132.9 (132.9)        ; 144.0 (144.0)                    ; 15.5 (15.5)                                       ; 4.4 (4.4)                        ; 0.0 (0.0)            ; 220 (220)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_mux_001                           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                                                                                        ; 28.9 (28.9)          ; 30.3 (30.3)                      ; 2.5 (2.5)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 50 (50)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_mux_002                           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                                                                                        ; 23.3 (23.3)          ; 23.0 (23.0)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_mux_003                           ; Computer_System ;
;          |altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo|                                                                                                                                 ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo|                                                                                                                            ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|                                                                                                                                                ; 3.8 (3.8)            ; 4.1 (4.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:hex5_hex4_s1_agent_rsp_fifo|                                                                                                                                                ; 3.7 (3.7)            ; 3.9 (3.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_hex4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:interval_timer_2_s1_agent_rsp_fifo|                                                                                                                                         ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|                                                                                                                                           ; 4.1 (4.1)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                                                                                 ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                                                                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                                                                                       ; 5.5 (5.5)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo|                                                                                                                                              ; 3.0 (3.0)            ; 3.6 (3.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|                                                                                                                                              ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:ps2_port_avalon_ps2_slave_agent_rsp_fifo|                                                                                                                                   ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_port_avalon_ps2_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_agent_rsp_fifo|                                                                                                                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|                                                                                                                                              ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                                                                                                  ; 7.4 (7.4)            ; 8.7 (8.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;             |altsyncram:mem_rtl_0|                                                                                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                                              ; work            ;
;                |altsyncram_40n1:auto_generated|                                                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_40n1                                                         ; work            ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                                                                                    ; 54.0 (54.0)          ; 58.5 (58.5)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|                                                                                                                                          ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                                                                                         ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|                                                                                                                     ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo|                                                                                                                             ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo|                                                                                                                       ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_avalon_sc_fifo:vga_subsystem_rgb_slave_agent_rsp_fifo|                                                                                                                                     ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_rgb_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                   ; Computer_System ;
;          |altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent|                                                                                                                                      ; 1.3 (1.3)            ; 2.8 (2.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                                              ; Computer_System ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                                                                                               ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                                              ; Computer_System ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                                                                                                                        ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                                              ; Computer_System ;
;          |altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent|                                                                                                                                  ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                              ; Computer_System ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                                                                                     ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                                         ; Computer_System ;
;          |altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent|                                                                                                                                 ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:hex3_hex0_s1_agent|                                                                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_hex0_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:hex5_hex4_s1_agent|                                                                                                                                                     ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_hex4_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:interval_timer_2_s1_agent|                                                                                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_2_s1_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:interval_timer_s1_agent|                                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interval_timer_s1_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                                                                                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:onchip_sram_s1_agent|                                                                                                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s1_agent                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:pushbuttons_s1_agent|                                                                                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                                                                                         ; 10.5 (7.2)           ; 11.0 (7.3)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (11)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                               ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                                 ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                                        ; Computer_System ;
;          |altera_merlin_slave_agent:slider_switches_s1_agent|                                                                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slider_switches_s1_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:vga_subsystem_char_buffer_control_slave_agent|                                                                                                                          ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_subsystem_char_buffer_control_slave_agent                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent|                                                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:vga_subsystem_pixel_dma_control_slave_agent|                                                                                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_subsystem_pixel_dma_control_slave_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_agent:vga_subsystem_rgb_slave_agent|                                                                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_subsystem_rgb_slave_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                               ; Computer_System ;
;          |altera_merlin_slave_translator:audio_subsystem_audio_slave_translator|                                                                                                                            ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator|                                                                                                                       ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:hex3_hex0_s1_translator|                                                                                                                                           ; 13.6 (13.6)          ; 14.6 (14.6)                      ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_hex0_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:hex5_hex4_s1_translator|                                                                                                                                           ; 8.1 (8.1)            ; 8.4 (8.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_hex4_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:interval_timer_2_s1_translator|                                                                                                                                    ; 9.2 (9.2)            ; 9.3 (9.3)                        ; 0.6 (0.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_2_s1_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:interval_timer_s1_translator|                                                                                                                                      ; 8.0 (8.0)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                                            ; 8.1 (8.1)            ; 8.9 (8.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                                                                                                ; 6.0 (6.0)            ; 7.5 (7.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                                                                                                  ; 10.7 (10.7)          ; 10.9 (10.9)                      ; 0.6 (0.6)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:onchip_sram_s1_translator|                                                                                                                                         ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s1_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:onchip_sram_s2_translator|                                                                                                                                         ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator|                                                                                                                              ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:ps2_port_dual_avalon_ps2_slave_translator|                                                                                                                         ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_port_dual_avalon_ps2_slave_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:pushbuttons_s1_translator|                                                                                                                                         ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:slider_switches_s1_translator|                                                                                                                                     ; 7.5 (7.5)            ; 7.8 (7.8)                        ; 0.7 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slider_switches_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                                                                                    ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator|                                                                                                                ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator|                                                                                                                        ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator|                                                                                                                  ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_slave_translator:vga_subsystem_rgb_slave_translator|                                                                                                                                ; 0.1 (0.1)            ; 0.4 (0.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_subsystem_rgb_slave_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                          ; Computer_System ;
;          |altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|                                                                                                                                 ; 17.3 (17.3)          ; 17.7 (17.7)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                           ; Computer_System ;
;          |altera_merlin_traffic_limiter:nios2_instruction_master_limiter|                                                                                                                                   ; 8.2 (8.2)            ; 8.8 (8.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                                           ; Computer_System ;
;          |altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|                                                                                                                             ; 10.1 (10.1)          ; 11.8 (11.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter                                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                                           ; Computer_System ;
;          |altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|                                                                                                             ; 18.0 (18.0)          ; 19.1 (19.1)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                             ; Computer_System ;
;          |altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter|                                                                                                                      ; 17.3 (17.3)          ; 19.2 (19.2)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                                             ; Computer_System ;
;          |altera_merlin_width_adapter:nios2_instruction_master_to_sdram_s1_cmd_width_adapter|                                                                                                               ; 7.9 (7.9)            ; 9.3 (9.3)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                                             ; Computer_System ;
;          |altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter|                                                                                                             ; 8.8 (8.8)            ; 9.0 (9.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                             ; Computer_System ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter|                                                                                                                      ; 7.5 (7.5)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                                             ; Computer_System ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2_instruction_master_rsp_width_adapter|                                                                                                               ; 6.9 (6.9)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_instruction_master_rsp_width_adapter                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                                             ; Computer_System ;
;       |Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|                                                                                                           ; 1024.3 (0.0)         ; 1105.7 (0.0)                     ; 91.9 (0.0)                                        ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 1682 (0)            ; 779 (0)                   ; 0 (0)         ; 15904             ; 4     ; 4          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                                                                                                                                                                                                                                   ; Computer_System_nios_custom_instr_floating_point_2_0                    ; Computer_System ;
;          |fpoint2_combi:fpci_combi|                                                                                                                                                                         ; 76.5 (1.1)           ; 78.7 (2.0)                       ; 2.9 (0.9)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 138 (4)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi                                                                                                                                                                                                                                                                                          ; fpoint2_combi                                                           ; computer_system ;
;             |FPCompareFused:\COMP_GEN:compare|                                                                                                                                                              ; 58.9 (58.9)          ; 60.2 (60.2)                      ; 2.0 (2.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 101 (101)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare                                                                                                                                                                                                                                                         ; FPCompareFused                                                          ; computer_system ;
;             |FPMinMaxFused:\COMP_GEN:FPMinMax|                                                                                                                                                              ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax                                                                                                                                                                                                                                                         ; FPMinMaxFused                                                           ; computer_system ;
;          |fpoint2_multi:fpci_multi|                                                                                                                                                                         ; 947.8 (5.7)          ; 1027.1 (5.7)                     ; 89.0 (0.0)                                        ; 9.7 (0.0)                        ; 0.0 (0.0)            ; 1544 (6)            ; 779 (6)                   ; 0 (0)         ; 15904             ; 4     ; 4          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                                                                                                                                                                                                                          ; fpoint2_multi                                                           ; computer_system ;
;             |fpoint2_multi_datapath:datapath|                                                                                                                                                               ; 942.0 (63.9)         ; 1021.4 (73.8)                    ; 89.1 (12.8)                                       ; 9.7 (2.9)                        ; 0.0 (0.0)            ; 1538 (97)           ; 773 (0)                   ; 0 (0)         ; 15904             ; 4     ; 4          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath                                                                                                                                                                                                                                                          ; fpoint2_multi_datapath                                                  ; computer_system ;
;                |FPAddSub:\ARITH_GEN:addsub|                                                                                                                                                                 ; 314.5 (252.6)        ; 331.7 (261.1)                    ; 17.2 (8.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 483 (481)           ; 329 (90)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub                                                                                                                                                                                                                               ; FPAddSub                                                                ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a                                                                                                           ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b| ; 3.7 (3.7)            ; 4.1 (4.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b                                       ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b| ; 4.7 (4.7)            ; 5.8 (5.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b                                       ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b| ; 4.8 (4.8)            ; 7.0 (7.0)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b                                       ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b                                        ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|  ; 1.0 (1.0)            ; 1.6 (1.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b                                        ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a|                                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a                                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|                                                                              ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b                                                                                                                    ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a                                                                                                                 ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b                                                                                                                  ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c                                                                                                                   ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b|                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b                                                                                                                  ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c|                                                                            ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c                                                                                                                  ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d|                                                                            ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d                                                                                                                  ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e|                                                                            ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e                                                                                                                  ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a|                                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a                                                                                                                     ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b|                                                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b                                                                                                                     ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b|                                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b                                                                                                    ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|                                                                      ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d                                                                                                            ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a|                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a                                                                                                            ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b|                                                                      ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b                                                                                                            ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a|                                                                                   ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a                                                                                                                         ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|             ; 6.9 (6.9)            ; 7.8 (7.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c                                                   ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|                                                                    ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d                                                                                                          ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|                                                                                   ; 6.3 (6.3)            ; 7.3 (7.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a                                                                                                                         ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c                                                             ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|                                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c                                                                                                            ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|                            ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a                                                                  ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b|      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b                                            ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b                                            ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c|                                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c                                                                                                                      ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a|                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a                                                                                                           ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c|                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c                                                                                                                    ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b|                                                                    ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b                                                                                                          ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e|                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e                                                                    ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|       ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b                                             ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|                        ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d                                                              ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                |FPDiv:\ARITH_GEN:div|                                                                                                                                                                       ; 244.2 (244.2)        ; 243.7 (243.7)                    ; 5.8 (5.8)                                         ; 6.3 (6.3)                        ; 0.0 (0.0)            ; 391 (391)           ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div                                                                                                                                                                                                                                     ; FPDiv                                                                   ; computer_system ;
;                |FPMult:\ARITH_GEN:multiply|                                                                                                                                                                 ; 73.2 (66.1)          ; 74.8 (66.1)                      ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 139 (139)           ; 65 (35)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply                                                                                                                                                                                                                               ; FPMult                                                                  ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c|                                                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c                                                                                                                                           ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a|                                                                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a                                                                                                                                     ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b|                                                                                               ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b                                                                                                                                     ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b|                                                                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b                                                                                                                                    ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a|                                                                                              ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a                                                                                                                                    ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c|                                                                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c                                                                                                                                     ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c|                                                                                              ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c                                                                                                                                    ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a|                                                                                                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a                                                                                                                                              ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|                                                                                                        ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b                                                                                                                                              ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a|                                                                                                  ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a                                                                                                                                        ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c|                                                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c                                                                                                                                            ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component                                                                                                                                                                         ; lpm_mult                                                                ; work            ;
;                      |mult_1eu:auto_generated|                                                                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated                                                                                                                                                 ; mult_1eu                                                                ; work            ;
;                |FPSqrt:\FPSQRT_GEN:sqrt|                                                                                                                                                                    ; 68.4 (54.0)          ; 104.7 (53.9)                     ; 36.8 (0.1)                                        ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 110 (108)           ; 130 (16)                  ; 0 (0)         ; 15904             ; 4     ; 2          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt                                                                                                                                                                                                                                  ; FPSqrt                                                                  ; computer_system ;
;                   |altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7424              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem                                                                                                                                                                         ; altsyncram                                                              ; work            ;
;                      |altsyncram_gg44:auto_generated|                                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7424              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated                                                                                                                                          ; altsyncram_gg44                                                         ; work            ;
;                   |altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5376              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem                                                                                                                                                                         ; altsyncram                                                              ; work            ;
;                      |altsyncram_pf44:auto_generated|                                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5376              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated                                                                                                                                          ; altsyncram_pf44                                                         ; work            ;
;                   |altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem                                                                                                                                                                         ; altsyncram                                                              ; work            ;
;                      |altsyncram_rf44:auto_generated|                                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated                                                                                                                                          ; altsyncram_rf44                                                         ; work            ;
;                   |altsyncram:redist6_mem_dmem|                                                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem                                                                                                                                                                                                      ; altsyncram                                                              ; work            ;
;                      |altsyncram_5pv3:auto_generated|                                                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32                ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated                                                                                                                                                                       ; altsyncram_5pv3                                                         ; work            ;
;                   |fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay|                                                                                                                                ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay                                                                                                                                                                         ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:redist0|                                                                                                                                                       ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0                                                                                                                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:redist1|                                                                                                                                                       ; 2.0 (2.0)            ; 4.8 (4.8)                        ; 2.9 (2.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1                                                                                                                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:redist2|                                                                                                                                                       ; 5.0 (5.0)            ; 14.4 (14.4)                      ; 9.4 (9.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2                                                                                                                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:redist3|                                                                                                                                                       ; 4.9 (4.9)            ; 14.3 (14.3)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3                                                                                                                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:redist4|                                                                                                                                                       ; 0.5 (0.5)            ; 7.7 (7.7)                        ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4                                                                                                                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:redist5|                                                                                                                                                       ; -0.2 (-0.2)          ; 7.5 (7.5)                        ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5                                                                                                                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                |FloatToInt:\CON_GEN:Float2Int|                                                                                                                                                              ; 65.5 (65.5)          ; 73.6 (73.6)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int                                                                                                                                                                                                                            ; FloatToInt                                                              ; computer_system ;
;                |IntToFloat:\CON_GEN:int2float|                                                                                                                                                              ; 112.4 (96.3)         ; 119.2 (101.2)                    ; 6.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 193 (193)           ; 102 (40)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float                                                                                                                                                                                                                            ; IntToFloat                                                              ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a|                                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a                                                                                                                               ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c|                                                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c                                                                                                                                        ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e|                                                             ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|                                                             ; 6.1 (6.1)            ; 7.2 (7.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b                                                                                                ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;                   |fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|                                                           ; 8.5 (8.5)            ; 8.6 (8.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c                                                                                              ; fpoint2_multi_dspba_delay                                               ; computer_system ;
;       |altera_reset_controller:rst_controller|                                                                                                                                                              ; 3.0 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                 ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                                   ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                               ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                       ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                               ; Computer_System ;
;       |altera_reset_controller:rst_controller_001|                                                                                                                                                          ; 0.4 (0.3)            ; 1.8 (0.3)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                                 ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                       ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                               ; Computer_System ;
;    |pzdyqx:nabboc|                                                                                                                                                                                          ; 59.0 (0.0)           ; 69.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (0)             ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx                                                                  ; work            ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                                                        ; 59.0 (5.8)           ; 69.5 (6.8)                       ; 10.5 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (11)            ; 75 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx_impl                                                             ; work            ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                                                                                    ; 27.5 (11.3)          ; 34.5 (15.5)                      ; 7.0 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                               ; GHVD5181                                                                ; work            ;
;             |LQYT7093:MBPH5020|                                                                                                                                                                             ; 16.2 (16.2)          ; 19.0 (19.0)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                             ; LQYT7093                                                                ; work            ;
;          |KIFI3548:TPOO7242|                                                                                                                                                                                ; 7.0 (7.0)            ; 7.7 (7.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                           ; KIFI3548                                                                ; work            ;
;          |LQYT7093:LRYQ7721|                                                                                                                                                                                ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                           ; LQYT7093                                                                ; work            ;
;          |PUDL0439:ESUL0435|                                                                                                                                                                                ; 7.5 (7.5)            ; 9.5 (9.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                           ; PUDL0439                                                                ; work            ;
;    |sld_hub:auto_hub|                                                                                                                                                                                       ; 102.5 (0.5)          ; 113.5 (0.5)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (1)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                                                 ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                                                     ; 102.0 (0.0)          ; 113.0 (0.0)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                                             ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                                               ; 102.0 (0.0)          ; 113.0 (0.0)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (0)             ; 106 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab                                                             ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                                           ; 102.0 (3.2)          ; 113.0 (3.5)                      ; 11.0 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (1)             ; 106 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                                                 ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                                                                                        ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab_ident                                           ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                                                ; 96.8 (0.0)           ; 107.7 (0.0)                      ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                                       ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                                            ; 96.8 (70.7)          ; 107.7 (77.0)                     ; 10.8 (6.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (112)           ; 98 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                       ; sld_jtag_hub                                                            ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                                              ; 15.8 (15.8)          ; 17.0 (17.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                               ; sld_rom_sr                                                              ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                                                            ; 10.3 (10.3)          ; 13.7 (13.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                             ; sld_shadow_jsm                                                          ; altera_sld      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+
; DRAM_CLK      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_B[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_B[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_BLANK_N   ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_CLK       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_G[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_G[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_HS        ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[6]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_R[7]      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK4_50     ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; (0)   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK       ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT       ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2      ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2      ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; (0)   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; (0)   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; --    ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50     ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50     ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; (0)   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; (0)   ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; (0)   ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; (0)   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK4_50                                                                                                                                                                                                ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                              ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; 0                 ; 0       ;
; PS2_CLK                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|ps2_clk_reg~1                                                                                          ; 0                 ; 0       ;
; PS2_DAT                                                                                                                                                                                                  ;                   ;         ;
;      - Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|ps2_data_reg~0                                                                                         ; 0                 ; 0       ;
; PS2_CLK2                                                                                                                                                                                                 ;                   ;         ;
;      - Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|ps2_clk_reg~1                                                                                     ; 0                 ; 0       ;
; PS2_DAT2                                                                                                                                                                                                 ;                   ;         ;
;      - Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|ps2_data_reg~0                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[0]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[0]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[1]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[2]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[3]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[4]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[5]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[6]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[7]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[8]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[9]                                                                                                                                 ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                                                                              ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[10]                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                                                                              ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[11]                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                                                                              ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[12]                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                                                                              ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[13]                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                                                                              ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[14]                                                                                                                                ; 0                 ; 7       ;
; DRAM_DQ[15]                                                                                                                                                                                              ;                   ;         ;
;      - Computer_System:The_System|Computer_System_SDRAM:sdram|za_data[15]                                                                                                                                ; 0                 ; 7       ;
; AUD_BCLK                                                                                                                                                                                                 ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                          ; 0                 ; 0       ;
; AUD_DACLRCK                                                                                                                                                                                              ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; 0                 ; 0       ;
; FPGA_I2C_SDAT                                                                                                                                                                                            ;                   ;         ;
;      - Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0                                                         ; 0                 ; 0       ;
; CLOCK_50                                                                                                                                                                                                 ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                ;                   ;         ;
; SW[4]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[4]                                                                                                        ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[3]                                                                                                        ; 0                 ; 0       ;
; KEY[3]                                                                                                                                                                                                   ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|read_mux_out[3]~0                                                                                                              ; 0                 ; 0       ;
;      - Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[3]                                                                                                                  ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[2]                                                                                                        ; 1                 ; 0       ;
; KEY[2]                                                                                                                                                                                                   ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|read_mux_out[2]~1                                                                                                              ; 1                 ; 0       ;
;      - Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[2]                                                                                                                  ; 0                 ; 0       ;
; SW[1]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[1]                                                                                                        ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                                                   ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|read_mux_out[1]~2                                                                                                              ; 1                 ; 0       ;
;      - Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[1]                                                                                                                  ; 0                 ; 0       ;
; SW[7]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[7]                                                                                                        ; 0                 ; 0       ;
; SW[6]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[6]                                                                                                        ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[5]                                                                                                        ; 1                 ; 0       ;
; KEY[0]                                                                                                                                                                                                   ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|read_mux_out[0]~3                                                                                                              ; 0                 ; 0       ;
;      - Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|d1_data_in[0]                                                                                                                  ; 0                 ; 0       ;
; SW[9]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[9]                                                                                                        ; 1                 ; 0       ;
; SW[8]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[8]                                                                                                        ; 1                 ; 0       ;
; SW[0]                                                                                                                                                                                                    ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Slider_Switches:slider_switches|read_mux_out[0]                                                                                                        ; 0                 ; 0       ;
; AUD_ADCDAT                                                                                                                                                                                               ;                   ;         ;
;      - Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg~17 ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                            ; Location                   ; Fan-Out ; Usage                                                            ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Computer_System:The_System|Computer_System_AV_Config:av_config|address_for_transfer~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y13_N39        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|address_reg~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y13_N0         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address~0                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y13_N33        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE                                                                                                                                                                                                                                             ; FF_X17_Y13_N53             ; 55      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y13_N39       ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete                                                                                                                                                                                                                                                                ; FF_X18_Y13_N53             ; 25      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|control_reg~2                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y13_N54        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|control_reg~3                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y13_N30        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|data_reg~7                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y13_N42        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|device_for_transfer~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y13_N57        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_AV_Config:av_config|internal_reset~1                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y13_N18        ; 168     ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                            ; LABCELL_X12_Y17_N54        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                ; LABCELL_X13_Y17_N48        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb~1                                                                                                       ; LABCELL_X12_Y17_N48        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_will_be_1~1                                                                                                  ; MLABCELL_X15_Y18_N0        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                           ; LABCELL_X16_Y16_N51        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                               ; LABCELL_X13_Y18_N54        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb~1                                                                                                      ; LABCELL_X16_Y16_N36        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_will_be_1~0                                                                                                 ; LABCELL_X13_Y20_N30        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0                                                                                                                                                                                                                             ; MLABCELL_X15_Y18_N24       ; 13      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3                                                                                                                                                                                                                             ; LABCELL_X13_Y20_N0         ; 13      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg~1                                                                                                                                                                                                                ; MLABCELL_X15_Y20_N0        ; 44      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                             ; LABCELL_X13_Y21_N57        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                 ; LABCELL_X16_Y21_N51        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                          ; LABCELL_X16_Y20_N45        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb~0                                                                                                        ; LABCELL_X12_Y21_N48        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                            ; LABCELL_X13_Y23_N0         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                ; LABCELL_X16_Y23_N27        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                         ; LABCELL_X18_Y20_N57        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb~0                                                                                                       ; LABCELL_X13_Y23_N57        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~0                                                                                                                                                                                                                               ; LABCELL_X17_Y16_N15        ; 14      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2                                                                                                                                                                                                                               ; LABCELL_X17_Y16_N12        ; 14      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~3                                                                                                                                                                                                                 ; MLABCELL_X15_Y23_N36       ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|comb~0                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y20_N30        ; 127     ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|comb~1                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y20_N45        ; 131     ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|read_interrupt_en~0                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y18_N36        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|readdata~1                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y18_N57        ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X13_Y20_N5              ; 46      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_HEX3_HEX0:hex3_hex0|always0~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X29_Y16_N9         ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_HEX5_HEX4:hex5_hex4|always0~1                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y18_N51       ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|always0~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y10_N48        ; 45      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|control_wr_strobe                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y10_N24        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y10_N42        ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y10_N45        ; 18      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer_2|snap_strobe~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y10_N3         ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y14_N54        ; 38      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y14_N33        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y14_N3        ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y14_N57        ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Interval_Timer:interval_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y14_N18        ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                               ; LABCELL_X18_Y15_N54        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                               ; LABCELL_X16_Y15_N3         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y5_N36         ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y6_N27         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y6_N18         ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[10]~2                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y6_N0          ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y6_N21         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y15_N30        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                          ; FF_X19_Y14_N17             ; 15      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y14_N48        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y6_N24         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                           ; FF_X19_Y15_N41             ; 17      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y14_N45        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y15_N54        ; 13      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~1                                                                                                                                                                                                                                                    ; LABCELL_X18_Y16_N0         ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y15_N0        ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~1                                                                                                                                                                                                                                       ; LABCELL_X17_Y17_N36        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                              ; MLABCELL_X21_Y19_N18       ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                              ; MLABCELL_X21_Y19_N36       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                              ; LABCELL_X19_Y18_N30        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                               ; MLABCELL_X21_Y19_N15       ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                ; LABCELL_X4_Y14_N36         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y14_N18         ; 10      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y15_N21       ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y15_N54       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                             ; FF_X2_Y6_N26               ; 19      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                           ; LABCELL_X1_Y7_N36          ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                ; MLABCELL_X3_Y7_N18         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                  ; LABCELL_X19_Y17_N6         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                   ; MLABCELL_X6_Y10_N9         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                            ; LABCELL_X4_Y4_N51          ; 73      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                 ; LABCELL_X2_Y6_N21          ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                     ; FF_X6_Y2_N37               ; 1       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~0                                                                                                                                              ; LABCELL_X9_Y4_N9           ; 8       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                              ; MLABCELL_X6_Y4_N51         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                  ; FF_X4_Y4_N38               ; 9       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]~1                                                                                                                                                      ; MLABCELL_X8_Y4_N3          ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                      ; LABCELL_X4_Y6_N36          ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                     ; LABCELL_X4_Y5_N33          ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~2                                                                                                                                                        ; MLABCELL_X3_Y4_N3          ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                         ; LABCELL_X4_Y5_N45          ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~1                                                                                                                                                       ; LABCELL_X7_Y6_N51          ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~2                                                                                                                                          ; LABCELL_X1_Y6_N33          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                          ; MLABCELL_X3_Y4_N24         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                              ; FF_X1_Y6_N41               ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                          ; MLABCELL_X8_Y4_N24         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~2                                                                                                                                                 ; LABCELL_X1_Y4_N42          ; 13      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                                     ; MLABCELL_X6_Y3_N57         ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                                        ; LABCELL_X1_Y4_N54          ; 31      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~2                                                                                                                                       ; LABCELL_X7_Y3_N36          ; 22      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                               ; MLABCELL_X6_Y3_N6          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                              ; FF_X1_Y5_N17               ; 45      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y17_N42        ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                           ; FF_X19_Y17_N38             ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y17_N27        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y17_N57        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                    ; FF_X31_Y24_N26             ; 286     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_LEDs:leds|always0~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y16_N51        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_src1[23]                                                                                                                                                                                                                                                                                                        ; FF_X52_Y22_N50             ; 50      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ci_multi_stall                                                                                                                                                                                                                                                                                                           ; FF_X51_Y11_N23             ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_ctrl_div                                                                                                                                                                                                                                                                                                                 ; FF_X52_Y13_N29             ; 28      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_exc_active_no_break_no_crst~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y11_N54       ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_pipe_flush                                                                                                                                                                                                                                                                                                               ; FF_X57_Y9_N14              ; 41      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_slow_inst_result_en                                                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y20_N51        ; 25      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y13_N27       ; 1244    ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X55_Y10_N12        ; 4       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|jxuir                                            ; FF_X22_Y5_N11              ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|take_action_break_a~0                            ; LABCELL_X22_Y5_N48         ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|take_action_ocimem_a                             ; LABCELL_X30_Y8_N48         ; 16      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|take_action_ocimem_a~0                           ; LABCELL_X23_Y5_N42         ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|take_action_ocimem_b                             ; LABCELL_X29_Y8_N15         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|take_action_tracectrl                            ; LABCELL_X23_Y5_N30         ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|take_action_tracemem_a                           ; LABCELL_X24_Y5_N36         ; 7       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|take_action_tracemem_a~0                         ; LABCELL_X23_Y5_N39         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk|update_jdo_strobe                                ; FF_X22_Y5_N41              ; 40      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr~10                                                  ; LABCELL_X19_Y5_N24         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                      ; LABCELL_X30_Y8_N27         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                 ; LABCELL_X30_Y8_N42         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|always5~0                                                                                                                                              ; LABCELL_X36_Y9_N57         ; 28      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|always6~0                                                                                                                                              ; LABCELL_X36_Y9_N3          ; 29      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[31]~2                                                                                                                                            ; LABCELL_X36_Y9_N54         ; 35      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[63]~1                                                                                                                                            ; LABCELL_X36_Y9_N18         ; 34      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk0[77]~0                                                                                                                                            ; LABCELL_X36_Y9_N48         ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk1[31]~1                                                                                                                                            ; LABCELL_X37_Y12_N45        ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk1[63]~0                                                                                                                                            ; LABCELL_X37_Y12_N48        ; 33      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|dbrk1[77]~2                                                                                                                                            ; LABCELL_X36_Y9_N0          ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|xbrk_ctrl0[0]~0                                                                                                                                        ; LABCELL_X36_Y9_N30         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|xbrk_ctrl1[0]~0                                                                                                                                        ; LABCELL_X36_Y9_N51         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|always1~0                                                                                                                                                    ; LABCELL_X42_Y8_N36         ; 9       ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|comb~0                                                                                                                                                       ; LABCELL_X42_Y8_N24         ; 3       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|trc_im_addr~0                                                                                                                                                ; LABCELL_X42_Y8_N51         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|dct_buffer~1                                                                                                                                         ; MLABCELL_X47_Y8_N36        ; 39      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|pending_exc_addr~1                                                                                                                                   ; LABCELL_X46_Y8_N39         ; 32      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|sync_timer~4                                                                                                                                         ; LABCELL_X46_Y8_N48         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|trc_clear                                                                                                                                            ; FF_X42_Y8_N41              ; 81      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[31]~3                                                                                                                                                ; LABCELL_X29_Y8_N24         ; 39      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                               ; LABCELL_X30_Y8_N45         ; 2       ; Read enable, Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                     ; FF_X35_Y11_N47             ; 36      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y8_N6          ; 30      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y8_N45        ; 40      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                    ; FF_X63_Y8_N23              ; 29      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                ; FF_X51_Y9_N17              ; 28      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y9_N33         ; 200     ; Clock enable, Read enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                     ; LABCELL_X57_Y9_N6          ; 1       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X57_Y9_N0          ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y10_N18        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_quotient_done                                                                                                                                                                                                                                                                                                          ; FF_X67_Y21_N29             ; 75      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|div_remainder~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y21_N39        ; 44      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y18_N39        ; 2540    ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                         ; FF_X45_Y17_N34             ; 8       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_ap_cnt_nxt[3]~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y20_N48        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_dp_offset_en                                                                                                                                                                                                                                                                                                       ; MLABCELL_X52_Y8_N6         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                      ; LABCELL_X57_Y6_N54         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y6_N12         ; 1       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2|w_anode4233w[3]                                                                                                                                                                                                                                                  ; LABCELL_X42_Y24_N15        ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2|w_anode4250w[3]                                                                                                                                                                                                                                                  ; LABCELL_X42_Y24_N9         ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2|w_anode4260w[3]                                                                                                                                                                                                                                                  ; LABCELL_X42_Y24_N24        ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2|w_anode4270w[3]                                                                                                                                                                                                                                                  ; LABCELL_X42_Y24_N57        ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2|w_anode4280w[3]                                                                                                                                                                                                                                                  ; LABCELL_X42_Y24_N27        ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2|w_anode4290w[3]                                                                                                                                                                                                                                                  ; LABCELL_X42_Y24_N0         ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2|w_anode4300w[3]                                                                                                                                                                                                                                                  ; LABCELL_X42_Y24_N12        ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|decode_dla:decode2|w_anode4310w[3]                                                                                                                                                                                                                                                  ; LABCELL_X42_Y24_N6         ; 32      ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|PS2_DAT~2                                                                                                                                                                                                                                                             ; LABCELL_X19_Y11_N51        ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|always5~0                                                                                                                                                                                                                                                             ; LABCELL_X19_Y11_N36        ; 19      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter~1                                                                                                                                                                                                                                            ; LABCELL_X18_Y9_N0          ; 15      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit~1                                                                                                                                                                                                                                                             ; LABCELL_X19_Y11_N15        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter~1                                                                                                                                                                                                                                                     ; LABCELL_X17_Y7_N30         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count~1                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y7_N45         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg~1                                                                                                                                                                                                                                                              ; LABCELL_X16_Y7_N57         ; 13      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|idle_counter~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y7_N54         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|comb~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y12_N27        ; 15      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_i2b:rd_ptr_msb|_~0                                                                                                                                                                                                                                             ; LABCELL_X13_Y10_N54        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_j2b:wr_ptr|_~0                                                                                                                                                                                                                                                 ; MLABCELL_X15_Y10_N54       ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                  ; LABCELL_X27_Y11_N6         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y10_N45       ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|usedw_will_be_2~3                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y18_N21       ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|PS2_DAT~2                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y10_N48        ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|always5~0                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y10_N0         ; 20      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_initiate_counter~1                                                                                                                                                                                                                                                 ; LABCELL_X16_Y10_N21        ; 22      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit~1                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y11_N45        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|waiting_counter~1                                                                                                                                                                                                                                                          ; LABCELL_X12_Y11_N27        ; 24      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count~1                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y11_N3         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_shift_reg~1                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y11_N45        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|idle_counter~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y11_N18        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|comb~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y12_N0         ; 16      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_i2b:rd_ptr_msb|_~0                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y12_N45       ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|cntr_j2b:wr_ptr|_~0                                                                                                                                                                                                                                                      ; LABCELL_X13_Y12_N57        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                       ; LABCELL_X24_Y12_N0         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y12_N48       ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|usedw_will_be_2~3                                                                                                                                                                                                                                                        ; LABCELL_X19_Y16_N57        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Pushbuttons:pushbuttons|always1~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y11_N21        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y14_N6        ; 44      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                                       ; MLABCELL_X34_Y14_N0        ; 44      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|comb~3                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y14_N24        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                              ; FF_X29_Y6_N8               ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                        ; FF_X31_Y4_N25              ; 10      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                                                              ; FF_X31_Y4_N26              ; 27      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                                    ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                              ; FRACTIONALPLL_X0_Y1_N0     ; 16      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 7154    ; Clock                                                            ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|image_out_valid~0                                                                                                                                                                     ; MLABCELL_X15_Y30_N9        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address~18                                                                                                             ; LABCELL_X24_Y23_N33        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address~2                                                                                                              ; LABCELL_X24_Y23_N0         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address~22                                                                                                             ; LABCELL_X24_Y23_N45        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address~26                                                                                                             ; LABCELL_X24_Y23_N6         ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address~1                                                                                                                ; LABCELL_X24_Y23_N39        ; 40      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata~2                                                                                                                            ; LABCELL_X24_Y21_N51        ; 22      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|fifo_write                                                                                                                            ; MLABCELL_X15_Y25_N57       ; 15      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                           ; MLABCELL_X15_Y25_N36       ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                               ; LABCELL_X13_Y26_N54        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|usedw_will_be_1~0                                                 ; LABCELL_X16_Y25_N33        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|usedw_will_be_1~2                                                 ; MLABCELL_X15_Y25_N12       ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|comb~4                                                                                                                                                                                    ; LABCELL_X23_Y24_N33        ; 46      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|fifo_write~1                                                                                                                 ; LABCELL_X13_Y28_N30        ; 10      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|cntr_h2b:rd_ptr_msb|_~0                          ; LABCELL_X16_Y29_N33        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|cntr_i2b:wr_ptr|_~0                              ; LABCELL_X13_Y29_N45        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|rd_ptr_lsb~1                                     ; LABCELL_X16_Y29_N57        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|usedw_will_be_1~0                                ; LABCELL_X13_Y28_N36        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_channel[0]~0                                                                                                      ; LABCELL_X12_Y28_N27        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_in_ready~3                                                                                                              ; LABCELL_X16_Y30_N51        ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|wren~1                                                                                                                                                                                      ; LABCELL_X27_Y18_N0         ; 8       ; Write enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]~2                                                                                                               ; MLABCELL_X21_Y23_N3        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                   ; FF_X19_Y21_N37             ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                    ; FF_X19_Y21_N23             ; 240     ; Async. clear, Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter~1                                                                                                                                                                                                                  ; LABCELL_X13_Y37_N27        ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|comb~1                                                                                                                                                                                                                                                             ; LABCELL_X16_Y30_N33        ; 21      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|comb~2                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y35_N57       ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address~20                                                                                                                                                                                                  ; LABCELL_X35_Y22_N42        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address~31                                                                                                                                                                                                  ; LABCELL_X35_Y22_N57        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address~47                                                                                                                                                                                                  ; LABCELL_X35_Y22_N54        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address~5                                                                                                                                                                                                   ; LABCELL_X35_Y22_N45        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address~2                                                                                                                                                                                                     ; LABCELL_X36_Y22_N33        ; 40      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata~2                                                                                                                                                                                                                 ; LABCELL_X36_Y21_N57        ; 25      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|fifo_write                                                                                                                                                                                                                 ; LABCELL_X31_Y26_N39        ; 15      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|inc_address~0                                                                                                                                                                                                              ; LABCELL_X33_Y22_N18        ; 17      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                ; MLABCELL_X39_Y26_N57       ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                    ; LABCELL_X40_Y26_N21        ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|rd_ptr_lsb~1                                                                                                                                           ; LABCELL_X40_Y26_N0         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|usedw_will_be_1~0                                                                                                                                      ; LABCELL_X31_Y26_N36        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|comb~2                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y21_N33        ; 49      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|h_address~1                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y22_N6         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|comb~0                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y26_N51        ; 34      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|comb~1                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y28_N18        ; 21      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|fifo_write~1                                                                                                                                                                                                      ; LABCELL_X18_Y28_N57        ; 17      ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                                                                                               ; FF_X22_Y28_N41             ; 42      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_037:usedw_counter|_~0                                                                                                            ; LABCELL_X17_Y28_N51        ; 10      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_j2b:rd_ptr_msb|_~0                                                                                                               ; LABCELL_X18_Y28_N18        ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|cntr_k2b:wr_ptr|_~0                                                                                                                   ; LABCELL_X13_Y31_N0         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|rd_ptr_lsb~1                                                                                                                          ; MLABCELL_X25_Y28_N57       ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid~0                                                                                                                                                                                                ; LABCELL_X22_Y28_N3         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in~1                                                                                                                                                                                                        ; LABCELL_X22_Y28_N45        ; 1       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid~0                                                                                                                                                                                                  ; LABCELL_X17_Y30_N3         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid~0                                                                                                                                                                                                             ; LABCELL_X17_Y30_N0         ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X12_Y37_N50             ; 61      ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                ; FF_X36_Y21_N26             ; 286     ; Sync. clear, Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y15_N0    ; 3       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 138     ; Clock                                                            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; LABCELL_X24_Y13_N42        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                             ; LABCELL_X24_Y13_N6         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; LABCELL_X19_Y15_N54        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                             ; LABCELL_X19_Y15_N45        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; LABCELL_X23_Y12_N30        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                             ; LABCELL_X23_Y12_N36        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; LABCELL_X27_Y11_N21        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y11_N57       ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N9         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                             ; LABCELL_X30_Y16_N54        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; LABCELL_X27_Y18_N27        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                             ; LABCELL_X27_Y18_N12        ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; LABCELL_X29_Y18_N54        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~2                                                                                                                                                                                                                                                             ; LABCELL_X29_Y18_N24        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y16_N6        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y16_N18       ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; LABCELL_X35_Y18_N51        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_009|update_grant~1                                                                                                                                                                                                                                                             ; LABCELL_X35_Y18_N3         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; LABCELL_X29_Y22_N6         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                                             ; LABCELL_X29_Y22_N21        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                         ; LABCELL_X37_Y13_N0         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_012|update_grant~0                                                                                                                                                                                                                                                             ; LABCELL_X35_Y13_N12        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; LABCELL_X31_Y14_N54        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_013|update_grant~2                                                                                                                                                                                                                                                             ; LABCELL_X31_Y14_N24        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; LABCELL_X29_Y16_N42        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_014|update_grant~2                                                                                                                                                                                                                                                             ; LABCELL_X29_Y16_N27        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; LABCELL_X31_Y15_N36        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_015|update_grant~2                                                                                                                                                                                                                                                             ; LABCELL_X31_Y15_N45        ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; MLABCELL_X28_Y12_N30       ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_016|update_grant~2                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y12_N24       ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; LABCELL_X29_Y11_N36        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_017|update_grant~2                                                                                                                                                                                                                                                             ; LABCELL_X29_Y11_N30        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; LABCELL_X30_Y14_N54        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_018|update_grant~2                                                                                                                                                                                                                                                             ; LABCELL_X30_Y14_N36        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; LABCELL_X27_Y12_N30        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_019|update_grant~2                                                                                                                                                                                                                                                             ; LABCELL_X27_Y12_N48        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                         ; LABCELL_X42_Y22_N36        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_020|update_grant~1                                                                                                                                                                                                                                                             ; LABCELL_X42_Y22_N30        ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                             ; LABCELL_X24_Y16_N54        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y16_N6         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_011:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[3]~1                                                                                                                                                                                                                     ; MLABCELL_X34_Y14_N42       ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_011:cmd_mux_011|update_grant~1                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y14_N24       ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_011:rsp_demux_011|src0_valid~0                                                                                                                                                                                                                                                       ; LABCELL_X40_Y18_N36        ; 24      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_011:rsp_demux_011|src1_valid                                                                                                                                                                                                                                                         ; LABCELL_X40_Y18_N12        ; 16      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_011:rsp_demux_011|src2_valid                                                                                                                                                                                                                                                         ; LABCELL_X40_Y18_N15        ; 18      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                   ; LABCELL_X23_Y17_N21        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                              ; LABCELL_X23_Y17_N12        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_hex0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y18_N3         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_hex4_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y17_N21        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_2_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y17_N27       ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                             ; LABCELL_X30_Y14_N33        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X23_Y18_N39        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y18_N54        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X24_Y18_N27        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                ; LABCELL_X31_Y16_N45        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y22_N0        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_port_avalon_ps2_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y16_N3        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X23_Y16_N15        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                ; LABCELL_X29_Y17_N51        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                             ; LABCELL_X40_Y18_N51        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y16_N24        ; 6       ; Clock enable, Write enable                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y17_N45       ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y17_N51       ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y14_N12       ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y14_N21       ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y14_N9        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y14_N15       ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y14_N6        ; 11      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]~4                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y14_N57       ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switches_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                            ; LABCELL_X29_Y15_N39        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                           ; LABCELL_X29_Y18_N0         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X27_Y21_N45        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                               ; MLABCELL_X28_Y19_N39       ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_pixel_dma_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X31_Y18_N57        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_rgb_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                       ; LABCELL_X29_Y22_N48        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y18_N21        ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                     ; MLABCELL_X28_Y13_N54       ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y14_N54       ; 26      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                       ; LABCELL_X42_Y14_N51        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                    ; LABCELL_X42_Y14_N33        ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter|pending_response_count[3]~4                                                                                                                                                                                                                                 ; LABCELL_X30_Y22_N36        ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                               ; MLABCELL_X34_Y13_N3        ; 42      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                     ; FF_X34_Y13_N23             ; 68      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                        ; MLABCELL_X34_Y15_N48       ; 42      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                              ; FF_X31_Y13_N50             ; 68      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                 ; LABCELL_X35_Y14_N21        ; 24      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_instruction_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                       ; FF_X35_Y14_N14             ; 35      ; Clock enable, Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b|delay_signals[0][1] ; FF_X60_Y20_N41             ; 25      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[23]~0                                                                                                                                                                                              ; LABCELL_X60_Y19_N48        ; 59      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_step_en                                                                                                                                                                                                  ; FF_X60_Y18_N38             ; 15      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[25]~0                                                                                                                                                                                                     ; LABCELL_X57_Y18_N54        ; 69      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[7]~6                                                                                                                                                                                                ; LABCELL_X57_Y18_N0         ; 8       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[0]~1                                                                                                                                                                                       ; LABCELL_X51_Y18_N6         ; 9       ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[0]~2                                                                                                                                                                                       ; LABCELL_X51_Y18_N12        ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|redist6_sticky_ena_q[0]                                                                                                                                                                                   ; FF_X74_Y21_N25             ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|div_start                                                                                                                                                                                                                         ; MLABCELL_X52_Y19_N21       ; 11      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                        ; FF_X25_Y18_N38             ; 146     ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y10_N15       ; 3       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                   ; FF_X33_Y25_N38             ; 265     ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                    ; FF_X25_Y24_N26             ; 1789    ; Async. clear, Async. load, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3              ; 464     ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3              ; 32      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y7_N3          ; 18      ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                             ; FF_X9_Y8_N23               ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                             ; FF_X9_Y8_N50               ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                             ; FF_X8_Y8_N8                ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                             ; FF_X8_Y8_N26               ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                             ; FF_X7_Y8_N56               ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                             ; FF_X7_Y8_N50               ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                             ; FF_X7_Y7_N29               ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                             ; FF_X8_Y7_N20               ; 21      ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                          ; FF_X9_Y7_N26               ; 19      ; Sync. clear                                                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y8_N21          ; 2       ; Clock                                                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y1_N45         ; 10      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X6_Y1_N0          ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                           ; FF_X9_Y3_N55               ; 2       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                          ; FF_X9_Y3_N11               ; 14      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y1_N3          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y3_N21         ; 1       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y3_N54          ; 5       ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y3_N45          ; 5       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                        ; FF_X8_Y2_N41               ; 77      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                             ; LABCELL_X1_Y3_N12          ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                ; MLABCELL_X8_Y1_N18         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~8                                                                                ; LABCELL_X11_Y2_N48         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~13                                                                               ; LABCELL_X11_Y2_N51         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~17                                                                               ; LABCELL_X11_Y2_N12         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~3                                                                                  ; LABCELL_X10_Y2_N3          ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~6                                                                                  ; MLABCELL_X8_Y2_N54         ; 7       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                     ; LABCELL_X2_Y3_N3           ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                           ; MLABCELL_X8_Y2_N42         ; 6       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~6                                                                         ; LABCELL_X11_Y2_N30         ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~10                                                                        ; LABCELL_X11_Y2_N45         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~13                                                                        ; LABCELL_X11_Y2_N33         ; 2       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                                                              ; MLABCELL_X3_Y1_N42         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1                                                         ; MLABCELL_X3_Y1_N12         ; 9       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                             ; FF_X2_Y4_N26               ; 15      ; Async. clear                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                            ; FF_X2_Y3_N23               ; 12      ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; FF_X10_Y2_N23              ; 67      ; Sync. load                                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; FF_X3_Y1_N17               ; 133     ; Clock enable, Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                      ; LABCELL_X2_Y3_N33          ; 3       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; FF_X2_Y3_N8                ; 124     ; Async. clear, Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                          ; MLABCELL_X8_Y1_N42         ; 4       ; Clock enable                                                     ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X89_Y0_N1 ; 1       ; Global Clock         ; GCLK10           ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                  ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 7154    ; Global Clock         ; GCLK4            ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                  ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 1       ; Global Clock         ; GCLK5            ; --                        ;
; Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                 ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 138     ; Global Clock         ; GCLK1            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                                   ; 4364    ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ; 2546    ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst                                           ; 1789    ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|A_stall                           ; 1244    ;
+------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                                     ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                    ; M10K_X14_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                    ; M10K_X14_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                                    ; M10K_X5_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                                                                    ; M10K_X58_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                                                                    ; M10K_X58_Y10_N0, M10K_X58_Y8_N0, M10K_X69_Y10_N0, M10K_X69_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072    ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0     ; None                                                                    ; M10K_X58_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_nsi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1           ; 0     ; None                                                                    ; M10K_X26_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                                                                    ; M10K_X26_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                                    ; M10K_X58_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                                    ; M10K_X58_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_bsb2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                            ; AUTO ; True Dual Port   ; Single Clock ; 65536        ; 32           ; 65536        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2097152 ; 65536                       ; 32                          ; 65536                       ; 32                          ; 2097152             ; 256         ; 0     ; Computer_System_Onchip_SRAM.hex                                         ; M10K_X58_Y21_N0, M10K_X76_Y21_N0, M10K_X58_Y23_N0, M10K_X41_Y23_N0, M10K_X76_Y25_N0, M10K_X49_Y23_N0, M10K_X69_Y25_N0, M10K_X76_Y24_N0, M10K_X14_Y25_N0, M10K_X14_Y28_N0, M10K_X26_Y32_N0, M10K_X26_Y31_N0, M10K_X14_Y11_N0, M10K_X49_Y1_N0, M10K_X41_Y1_N0, M10K_X26_Y7_N0, M10K_X76_Y28_N0, M10K_X76_Y27_N0, M10K_X41_Y29_N0, M10K_X76_Y26_N0, M10K_X38_Y9_N0, M10K_X38_Y1_N0, M10K_X38_Y2_N0, M10K_X41_Y2_N0, M10K_X14_Y15_N0, M10K_X14_Y13_N0, M10K_X26_Y16_N0, M10K_X26_Y15_N0, M10K_X49_Y19_N0, M10K_X49_Y22_N0, M10K_X49_Y21_N0, M10K_X41_Y21_N0, M10K_X41_Y8_N0, M10K_X49_Y8_N0, M10K_X49_Y9_N0, M10K_X41_Y10_N0, M10K_X58_Y19_N0, M10K_X76_Y19_N0, M10K_X76_Y17_N0, M10K_X76_Y18_N0, M10K_X76_Y13_N0, M10K_X76_Y12_N0, M10K_X76_Y11_N0, M10K_X41_Y4_N0, M10K_X58_Y24_N0, M10K_X49_Y25_N0, M10K_X58_Y25_N0, M10K_X49_Y24_N0, M10K_X26_Y41_N0, M10K_X38_Y44_N0, M10K_X49_Y42_N0, M10K_X49_Y46_N0, M10K_X49_Y33_N0, M10K_X76_Y23_N0, M10K_X69_Y23_N0, M10K_X58_Y35_N0, M10K_X26_Y17_N0, M10K_X41_Y3_N0, M10K_X49_Y3_N0, M10K_X26_Y3_N0, M10K_X26_Y30_N0, M10K_X26_Y34_N0, M10K_X14_Y27_N0, M10K_X26_Y33_N0, M10K_X49_Y29_N0, M10K_X58_Y29_N0, M10K_X38_Y28_N0, M10K_X49_Y28_N0, M10K_X26_Y38_N0, M10K_X38_Y42_N0, M10K_X38_Y38_N0, M10K_X38_Y43_N0, M10K_X76_Y30_N0, M10K_X76_Y29_N0, M10K_X69_Y33_N0, M10K_X69_Y30_N0, M10K_X41_Y11_N0, M10K_X26_Y9_N0, M10K_X26_Y10_N0, M10K_X26_Y11_N0, M10K_X26_Y37_N0, M10K_X38_Y45_N0, M10K_X41_Y44_N0, M10K_X38_Y46_N0, M10K_X41_Y9_N0, M10K_X69_Y9_N0, M10K_X69_Y7_N0, M10K_X41_Y7_N0, M10K_X69_Y22_N0, M10K_X76_Y22_N0, M10K_X38_Y23_N0, M10K_X26_Y23_N0, M10K_X58_Y27_N0, M10K_X49_Y27_N0, M10K_X41_Y28_N0, M10K_X41_Y27_N0, M10K_X38_Y15_N0, M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X41_Y15_N0, M10K_X14_Y14_N0, M10K_X58_Y16_N0, M10K_X58_Y4_N0, M10K_X26_Y4_N0, M10K_X41_Y38_N0, M10K_X49_Y39_N0, M10K_X38_Y39_N0, M10K_X49_Y38_N0, M10K_X41_Y13_N0, M10K_X38_Y11_N0, M10K_X38_Y3_N0, M10K_X38_Y5_N0, M10K_X69_Y15_N0, M10K_X58_Y13_N0, M10K_X58_Y17_N0, M10K_X69_Y14_N0, M10K_X49_Y14_N0, M10K_X69_Y12_N0, M10K_X69_Y6_N0, M10K_X58_Y2_N0, M10K_X41_Y33_N0, M10K_X38_Y30_N0, M10K_X38_Y29_N0, M10K_X41_Y30_N0, M10K_X26_Y13_N0, M10K_X38_Y12_N0, M10K_X38_Y13_N0, M10K_X38_Y14_N0, M10K_X26_Y39_N0, M10K_X49_Y44_N0, M10K_X26_Y43_N0, M10K_X26_Y40_N0, M10K_X69_Y16_N0, M10K_X76_Y16_N0, M10K_X76_Y14_N0, M10K_X76_Y15_N0, M10K_X14_Y33_N0, M10K_X14_Y36_N0, M10K_X49_Y36_N0, M10K_X69_Y36_N0, M10K_X38_Y8_N0, M10K_X38_Y7_N0, M10K_X26_Y6_N0, M10K_X26_Y14_N0, M10K_X26_Y26_N0, M10K_X38_Y25_N0, M10K_X26_Y24_N0, M10K_X26_Y25_N0, M10K_X14_Y24_N0, M10K_X58_Y26_N0, M10K_X69_Y28_N0, M10K_X69_Y26_N0, M10K_X49_Y41_N0, M10K_X49_Y43_N0, M10K_X41_Y43_N0, M10K_X41_Y45_N0, M10K_X49_Y20_N0, M10K_X41_Y20_N0, M10K_X38_Y20_N0, M10K_X41_Y18_N0, M10K_X76_Y20_N0, M10K_X58_Y22_N0, M10K_X69_Y19_N0, M10K_X69_Y18_N0, M10K_X49_Y10_N0, M10K_X49_Y6_N0, M10K_X49_Y4_N0, M10K_X41_Y5_N0, M10K_X26_Y42_N0, M10K_X49_Y40_N0, M10K_X26_Y44_N0, M10K_X41_Y31_N0, M10K_X69_Y21_N0, M10K_X58_Y33_N0, M10K_X69_Y35_N0, M10K_X69_Y29_N0, M10K_X49_Y18_N0, M10K_X49_Y7_N0, M10K_X49_Y5_N0, M10K_X49_Y11_N0, M10K_X58_Y31_N0, M10K_X49_Y31_N0, M10K_X49_Y30_N0, M10K_X58_Y30_N0, M10K_X38_Y36_N0, M10K_X38_Y40_N0, M10K_X38_Y41_N0, M10K_X38_Y37_N0, M10K_X76_Y32_N0, M10K_X58_Y32_N0, M10K_X69_Y31_N0, M10K_X69_Y32_N0, M10K_X41_Y37_N0, M10K_X41_Y35_N0, M10K_X41_Y46_N0, M10K_X26_Y35_N0, M10K_X49_Y13_N0, M10K_X58_Y7_N0, M10K_X58_Y5_N0, M10K_X69_Y13_N0, M10K_X58_Y34_N0, M10K_X41_Y25_N0, M10K_X41_Y22_N0, M10K_X38_Y22_N0, M10K_X38_Y19_N0, M10K_X38_Y17_N0, M10K_X38_Y21_N0, M10K_X41_Y19_N0, M10K_X41_Y12_N0, M10K_X41_Y6_N0, M10K_X38_Y4_N0, M10K_X14_Y16_N0, M10K_X49_Y35_N0, M10K_X41_Y34_N0, M10K_X41_Y36_N0, M10K_X41_Y39_N0, M10K_X49_Y17_N0, M10K_X58_Y15_N0, M10K_X69_Y17_N0, M10K_X49_Y15_N0, M10K_X69_Y11_N0, M10K_X49_Y12_N0, M10K_X49_Y2_N0, M10K_X58_Y3_N0, M10K_X38_Y33_N0, M10K_X38_Y35_N0, M10K_X38_Y31_N0, M10K_X38_Y34_N0, M10K_X38_Y32_N0, M10K_X41_Y32_N0, M10K_X49_Y32_N0, M10K_X26_Y36_N0, M10K_X58_Y14_N0, M10K_X41_Y16_N0, M10K_X58_Y18_N0, M10K_X49_Y16_N0, M10K_X49_Y34_N0, M10K_X58_Y36_N0, M10K_X69_Y34_N0, M10K_X14_Y34_N0, M10K_X38_Y10_N0, M10K_X26_Y12_N0, M10K_X38_Y6_N0, M10K_X41_Y14_N0, M10K_X38_Y27_N0, M10K_X38_Y24_N0, M10K_X26_Y27_N0, M10K_X38_Y26_N0, M10K_X69_Y24_N0, M10K_X26_Y29_N0, M10K_X49_Y26_N0, M10K_X41_Y24_N0, M10K_X41_Y42_N0, M10K_X41_Y40_N0, M10K_X49_Y45_N0, M10K_X41_Y41_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; Computer_System:The_System|Computer_System_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_v6a1:auto_generated|a_dpfifo_iu91:dpfifo|altsyncram_nhn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_usg1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; ROM              ; Single Clock ; 8192         ; 1            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 8192                        ; 1                           ; --                          ; --                          ; 8192                ; 1           ; 0     ; db/DE1_SoC_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif ; M10K_X14_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|altsyncram_f3i1:FIFOram|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_25f2:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8           ; 0     ; Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex        ; M10K_X26_Y21_N0, M10K_X26_Y19_N0, M10K_X26_Y20_N0, M10K_X26_Y22_N0, M10K_X14_Y22_N0, M10K_X14_Y19_N0, M10K_X26_Y18_N0, M10K_X14_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 25                          ; 128                         ; 25                          ; 3200                ; 1           ; 0     ; None                                                                    ; M10K_X14_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 18           ; 128          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 2304    ; 128                         ; 17                          ; 128                         ; 17                          ; 2176                ; 1           ; 0     ; None                                                                    ; M10K_X41_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_bb81:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 18           ; 128          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 2304    ; 128                         ; 17                          ; 128                         ; 17                          ; 2176                ; 1           ; 0     ; None                                                                    ; M10K_X26_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ALTSYNCRAM                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 25                          ; 512                         ; 25                          ; 12800               ; 2           ; 0     ; None                                                                    ; M10K_X14_Y30_N0, M10K_X14_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                                                                    ; M10K_X38_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 29           ; 256          ; 29           ; yes                    ; no                      ; yes                    ; yes                     ; 7424    ; 256                         ; 29                          ; 256                         ; 29                          ; 7424                ; 1           ; 0     ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex                   ; M10K_X58_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 21           ; 256          ; 21           ; yes                    ; no                      ; yes                    ; yes                     ; 5376    ; 256                         ; 21                          ; 256                         ; 21                          ; 5376                ; 1           ; 0     ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex                   ; M10K_X69_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 12           ; 256          ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 3072    ; 256                         ; 12                          ; 256                         ; 12                          ; 3072                ; 1           ; 0     ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex                   ; M10K_X58_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 32      ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 1           ; 0     ; None                                                                    ; M10K_X69_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 6           ;
; Sum of two 18x18                  ; 1           ;
; Independent 27x27                 ; 1           ;
; Total number of DSP blocks        ; 8           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 4           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y14_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult1~8                                                                                                                       ; Independent 27x27     ; DSP_X54_Y26_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y16_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_iau2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y12_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_1eu:auto_generated|Mult0~8                                      ; Two Independent 18x18 ; DSP_X54_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|Add0~8                                                                                                                     ; Sum of two 18x18      ; DSP_X54_Y22_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; yes                    ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|Mult0~8                                                                                                                       ; Two Independent 18x18 ; DSP_X54_Y28_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 30,277 / 289,320 ( 10 % ) ;
; C12 interconnects                           ; 941 / 13,420 ( 7 % )      ;
; C2 interconnects                            ; 9,384 / 119,108 ( 8 % )   ;
; C4 interconnects                            ; 5,414 / 56,300 ( 10 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 2,511 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,903 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,519 / 12,676 ( 12 % )   ;
; R14/C12 interconnect drivers                ; 1,922 / 20,720 ( 9 % )    ;
; R3 interconnects                            ; 12,050 / 130,992 ( 9 % )  ;
; R6 interconnects                            ; 18,240 / 266,960 ( 7 % )  ;
; Spine clocks                                ; 16 / 360 ( 4 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 150          ; 69           ; 150          ; 0            ; 0            ; 154       ; 150          ; 0            ; 154       ; 154       ; 29           ; 0            ; 0            ; 0            ; 0            ; 29           ; 0            ; 0            ; 0            ; 0            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 85           ; 4            ; 154          ; 154          ; 0         ; 4            ; 154          ; 0         ; 0         ; 125          ; 154          ; 154          ; 154          ; 154          ; 125          ; 154          ; 154          ; 154          ; 154          ; 149          ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ; 154          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK4_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK3_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                      ; Destination Clock(s)                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1050.4            ;
; altera_reserved_tck                                                                  ; altera_reserved_tck                                                                  ; 444.6             ;
; altera_reserved_tck,I/O                                                              ; altera_reserved_tck                                                                  ; 32.4              ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Register                                                                                                                                                                                                                                                                                                                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                     ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                    ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 1.235             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                        ; 1.228             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.161             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.157             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.155             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                             ; 1.086             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; 1.083             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.081             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                                                                                                 ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                          ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                  ; 1.069             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                          ; 1.063             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                          ; 1.063             ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.060             ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.059             ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                          ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.059             ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                                      ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.059             ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.059             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.059             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.059             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                             ; 1.058             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                        ; 1.055             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                        ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                                                                                                        ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                                                                                                         ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                                                                                                      ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                           ; 1.055             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                          ; 1.047             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                          ; 1.047             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                          ; 1.047             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                        ; 1.038             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; 1.037             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                          ; 1.036             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                          ; 1.036             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                          ; 1.036             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                          ; 1.036             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                                                                                                            ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                          ; 1.034             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                  ; 1.033             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                           ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                           ; 1.022             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                          ; 1.020             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                          ; 1.020             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                          ; 1.020             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                                                                                                                  ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                          ; 1.020             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; 1.018             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                           ; 1.017             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                           ; 1.011             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                        ; 1.008             ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                        ; 1.007             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                           ; 1.006             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                                  ; 1.004             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; 1.004             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ; 1.004             ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; 0.990             ;
; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System|Computer_System_JTAG_UART:jtag_uart|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; 0.988             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                           ; 0.988             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                        ; 0.978             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                                                                                                    ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                          ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]             ; 0.974             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                                                                              ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[11] ; 0.969             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                                                              ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 0.969             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                                                          ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 0.969             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_nsi1:auto_generated|ram_block1a12~portb_address_reg0 ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 0.969             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12]                                                                                                         ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 0.969             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[13]                                                                                                         ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 0.969             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                                          ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[11] ; 0.969             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_nsi1:auto_generated|ram_block1a11~portb_address_reg0 ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[11] ; 0.969             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[11]                                                                                                         ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[11] ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                                     ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                     ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[12] ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ; 0.966             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                        ; 0.963             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                                                                                     ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                       ; 0.960             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                                                                              ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[14] ; 0.956             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                                                          ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[14] ; 0.956             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_nsi1:auto_generated|ram_block1a14~portb_address_reg0 ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[14] ; 0.956             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[14]                                                                                                         ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[14] ; 0.956             ;
; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[15]                                                                                                         ; Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck|sr[14] ; 0.956             ;
; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                                                                                                               ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                       ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                                     ; Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                       ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; 0.950             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]             ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                           ; 0.943             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "DE1_SoC_Computer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "Computer_System:The_System|Computer_System_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 7566 fanout uses global clock CLKCTRL_G4
    Info (11162): Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5
    Info (11162): Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G1
    Info (11162): Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_73q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_f3q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc'
Warning (332174): Ignored filter at Computer_System_Nios2_cpu.sdc(65): *Computer_System_Nios2_cpu:*|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 65
Warning (332049): Ignored set_false_path at Computer_System_Nios2_cpu.sdc(65): Argument <from> is an empty collection File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 65
    Info (332050): set_false_path -from [get_keepers *$Computer_System_Nios2_cpu_traceram_path*address*] -to [get_keepers *$Computer_System_Nios2_cpu_jtag_sr*] File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 65
Warning (332174): Ignored filter at Computer_System_Nios2_cpu.sdc(66): *Computer_System_Nios2_cpu:*|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 66
Warning (332049): Ignored set_false_path at Computer_System_Nios2_cpu.sdc(66): Argument <from> is an empty collection File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 66
    Info (332050): set_false_path -from [get_keepers *$Computer_System_Nios2_cpu_traceram_path*we_reg*] -to [get_keepers *$Computer_System_Nios2_cpu_jtag_sr*] File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 66
Warning (332174): Ignored filter at Computer_System_Nios2_cpu.sdc(70): *Computer_System_Nios2_cpu:*|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace|debugack could not be matched with a keeper File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 70
Warning (332049): Ignored set_false_path at Computer_System_Nios2_cpu.sdc(70): Argument <from> is an empty collection File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 70
    Info (332050): set_false_path -from [get_keepers *$Computer_System_Nios2_cpu_oci_itrace_path|debugack] -to [get_keepers *$Computer_System_Nios2_cpu_jtag_sr*] File: D:/Downloads/UniversityProgramPS4f/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc Line: 70
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'DE1_SoC_Computer.sdc'
Warning (332174): Ignored filter at DE1_SoC_Computer.sdc(14): TD_CLK27 could not be matched with a port File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 14
Warning (332049): Ignored create_clock at DE1_SoC_Computer.sdc(14): Argument <targets> is an empty collection File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 14
    Info (332050): create_clock -period "27 MHz"  -name tv_27m [get_ports TD_CLK27] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 14
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 10 -duty_cycle 50.00 -name {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name {The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {The_System|video_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {The_System|video_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {The_System|video_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {The_System|video_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -duty_cycle 50.00 -name {The_System|video_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {The_System|video_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name {The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 59 -duty_cycle 50.00 -name {The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE1_SoC_Computer.sdc(56): TD_DATA* could not be matched with a port File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 56
Warning (332174): Ignored filter at DE1_SoC_Computer.sdc(56): tv_27m could not be matched with a clock File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 56
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(56): Argument <targets> is an empty collection File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 56
    Info (332050): set_input_delay -max -clock tv_27m 3.692 [get_ports TD_DATA*] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 56
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(56): Argument -clock is not an object ID File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 56
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(57): Argument <targets> is an empty collection File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 57
    Info (332050): set_input_delay -min -clock tv_27m 2.492 [get_ports TD_DATA*] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 57
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(57): Argument -clock is not an object ID File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 57
Warning (332174): Ignored filter at DE1_SoC_Computer.sdc(58): TD_HS could not be matched with a port File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 58
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(58): Argument <targets> is an empty collection File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 58
    Info (332050): set_input_delay -max -clock tv_27m 3.654 [get_ports TD_HS] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 58
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(58): Argument -clock is not an object ID File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 58
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(59): Argument <targets> is an empty collection File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 59
    Info (332050): set_input_delay -min -clock tv_27m 2.454 [get_ports TD_HS] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 59
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(59): Argument -clock is not an object ID File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 59
Warning (332174): Ignored filter at DE1_SoC_Computer.sdc(60): TD_VS could not be matched with a port File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 60
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(60): Argument <targets> is an empty collection File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 60
    Info (332050): set_input_delay -max -clock tv_27m 3.656 [get_ports TD_VS] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 60
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(60): Argument -clock is not an object ID File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 60
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(61): Argument <targets> is an empty collection File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 61
    Info (332050): set_input_delay -min -clock tv_27m 2.456 [get_ports TD_VS] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 61
Warning (332049): Ignored set_input_delay at DE1_SoC_Computer.sdc(61): Argument -clock is not an object ID File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 61
Warning (332054): Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_N". Please use -add_delay option if you meant to add additional constraints. File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 93
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK_N] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port "VGA_BLANK_N". Please use -add_delay option if you meant to add additional constraints. File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 94
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK_N] File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.sdc Line: 94
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: The_System|video_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: The_System|video_pll|video_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: The_System|video_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 14 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   10.000     clk_dram
    Info (332111):   39.714      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    1.379 The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   81.379 The_System|audio_subsystem|audio_pll|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.000 The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 The_System|system_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.333 The_System|video_pll|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.000 The_System|video_pll|video_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_bank[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 34 registers into blocks of type Block RAM
    Extra Info (176218): Packed 303 registers into blocks of type DSP block
    Extra Info (176218): Packed 23 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 78 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 79 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1962 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:31
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type DSP block
    Extra Info (176220): Created 48 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:32
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:35
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:03:49
Info (11888): Total time spent on timing analysis during the Fitter is 85.68 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:25
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.v Line: 96
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.v Line: 97
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.v Line: 99
Info (144001): Generated suppressed messages file D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 6817 megabytes
    Info: Processing ended: Tue Mar 26 09:55:54 2024
    Info: Elapsed time: 00:12:41
    Info: Total CPU time (on all processors): 00:12:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Downloads/UniversityProgramPS4f/DE1_SoC_Computer.fit.smsg.


