var pairs =
{
"timing":{"simulation":1,"verification":1,"analysis":1}
,"diamond":{"software":1,"allows":1}
,"software":{"supports":1}
,"supports":{"two":1}
,"two":{"types":1}
,"types":{"timing":1}
,"verification":{"dynamic":1,"using":1}
,"dynamic":{"timing":1}
,"simulation":{"static":1,"diamond":1,"files":1,"process":1,"file":1,"project":1,"fpga":1}
,"static":{"timing":1}
,"analysis":{"static":1,"topic":1}
,"topic":{"related":1}
,"related":{"information":1}
,"information":{"information":1,"type":1}
,"type":{"design":1}
,"design":{"verification":1,"language":1}
,"facilitate":{"timing":1}
,"allows":{"export":1}
,"export":{"simulation":1,"files":1}
,"files":{"import":1,"verilog":1}
,"import":{"simulator":1}
,"simulator":{"design":1,"simulators":1}
,"using":{"dynamic":1}
,"process":{"view":1,"flow":1}
,"view":{"export":1}
,"verilog":{"simulation":1}
,"file":{"vhdl":1,"export":1,"standalone":1}
,"vhdl":{"simulation":1}
,"project":{"file":1}
,"standalone":{"aldec":1}
,"aldec":{"active-hdl":1}
,"active-hdl":{"mentor":1}
,"mentor":{"graphics":1}
,"graphics":{"modelsim":1}
,"modelsim":{"hardware":1}
,"hardware":{"design":1}
,"language":{"hdl":1}
,"hdl":{"simulator":1}
,"simulators":{"allow":1}
,"allow":{"combination":1}
,"combination":{"languages":1}
,"languages":{"simulated":1}
,"simulated":{"concurrently":1}
,"concurrently":{"scenario":1}
,"scenario":{"common":1}
,"common":{"mixing":1}
,"mixing":{"cores":1}
,"verifying":{"designs":1}
,"designs":{"timing":1}
,"fpga":{"process":1}
}
;Search.control.loadWordPairs(pairs);
