Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 22:08:34 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_route_power.rpt
| Design           : bgm
| Device           : xc7z020clg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 385.240      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 278.439      |
| Device Static (mW)       | 106.801      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 95.6         |
| Junction Temperature (C) | 29.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    30.254  |        3 |       --- |             --- |
| Slice Logic             |   118.429  |    19576 |       --- |             --- |
|   LUT as Logic          |   115.696  |    10495 |     53200 |           19.73 |
|   Register              |     1.542  |     5995 |    106400 |            5.63 |
|   CARRY4                |     1.031  |      384 |     13300 |            2.89 |
|   LUT as Shift Register |     0.160  |       67 |     17400 |            0.39 |
|   Others                |     0.000  |      302 |       --- |             --- |
| Signals                 |   117.228  |    18118 |       --- |             --- |
| DSPs                    |    12.528  |       22 |       220 |           10.00 |
| Static Power            |   106.801  |          |           |                 |
| Total                   |   385.241  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.287 |       0.278 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clock  |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+------------+
| Name              | Power (mW) |
+-------------------+------------+
| bgm               |   278.439  |
|   a0_add          |    10.438  |
|     u0            |     0.152  |
|     u1            |     2.880  |
|       u7          |     1.343  |
|     u3            |     0.150  |
|     u4            |     4.849  |
|       u7          |     3.245  |
|   a1_add          |    10.036  |
|     u0            |     0.147  |
|     u1            |     2.812  |
|       u7          |     1.372  |
|     u3            |     0.113  |
|     u4            |     4.820  |
|       u7          |     3.149  |
|   a2_add          |    10.669  |
|     u0            |     0.148  |
|     u1            |     2.964  |
|       u7          |     1.424  |
|     u3            |     0.128  |
|     u4            |     5.113  |
|       u7          |     3.395  |
|   a3_add          |    10.143  |
|     u0            |     0.147  |
|     u1            |     3.101  |
|       u7          |     1.603  |
|     u3            |     0.114  |
|     u4            |     4.728  |
|       u7          |     3.229  |
|   a4_add          |     9.922  |
|     u0            |     0.145  |
|     u1            |     2.920  |
|       u7          |     1.452  |
|     u3            |     0.117  |
|     u4            |     4.824  |
|       u7          |     3.196  |
|   a5_add          |    10.464  |
|     u0            |     0.139  |
|     u1            |     3.111  |
|       u7          |     1.698  |
|     u3            |     0.134  |
|     u4            |     4.942  |
|       u7          |     3.367  |
|   a6_add          |    10.469  |
|     u0            |     0.129  |
|     u1            |     3.212  |
|       u7          |     1.720  |
|     u3            |     0.148  |
|     u4            |     4.829  |
|       u7          |     3.214  |
|   a7_add          |    10.539  |
|     u0            |     0.138  |
|     u1            |     3.007  |
|       u7          |     1.462  |
|     u3            |     0.138  |
|     u4            |     5.023  |
|       u7          |     3.340  |
|   a8_add          |    10.412  |
|     u0            |     0.154  |
|     u1            |     3.239  |
|       u7          |     1.493  |
|     u3            |     0.191  |
|     u4            |     4.593  |
|       u7          |     2.974  |
|   delay_Fn        |     0.537  |
|   delay_Fn_delay5 |     0.749  |
|   delay_a5        |     0.277  |
|   delay_u1        |     0.268  |
|   delay_u2        |     0.267  |
|   delay_u3        |     0.274  |
|   delay_u4        |     0.629  |
|   delay_u5        |     0.743  |
|   delay_u6        |     0.649  |
|   x0_mul          |    19.439  |
|     u0            |     0.115  |
|     u2            |     0.263  |
|     u4            |     6.298  |
|       u1          |     1.819  |
|       u7          |     1.764  |
|     u5            |    11.838  |
|   x10_mul         |    11.891  |
|     u0            |     0.236  |
|     u2            |     0.378  |
|     u4            |     4.410  |
|       u1          |     1.827  |
|       u7          |     1.249  |
|     u5            |     5.564  |
|   x1_mul          |    19.228  |
|     u0            |     0.144  |
|     u2            |     0.278  |
|     u4            |     4.815  |
|       u1          |     1.802  |
|       u7          |     1.587  |
|     u5            |    13.011  |
|   x2_mul          |    19.135  |
|     u0            |     0.159  |
|     u2            |     0.272  |
|     u4            |     5.925  |
|       u1          |     1.658  |
|       u7          |     1.706  |
|     u5            |    11.868  |
|   x3_mul          |    20.846  |
|     u0            |     0.226  |
|     u2            |     0.573  |
|     u4            |     6.255  |
|       u1          |     1.879  |
|       u7          |     1.666  |
|     u5            |    11.900  |
|   x4_mul          |    12.422  |
|     u0            |     0.179  |
|     u2            |     0.406  |
|     u4            |     4.549  |
|       u1          |     1.799  |
|       u7          |     1.314  |
|     u5            |     5.886  |
|   x5_mul          |    20.496  |
|     u0            |     0.229  |
|     u2            |     0.579  |
|     u4            |     6.021  |
|       u1          |     1.681  |
|       u7          |     1.706  |
|     u5            |    11.773  |
|   x6_mul          |    12.931  |
|     u0            |     0.170  |
|     u2            |     0.398  |
|     u4            |     4.751  |
|       u1          |     2.136  |
|       u7          |     1.310  |
|     u5            |     6.224  |
|   x7_mul          |    20.244  |
|     u0            |     0.222  |
|     u2            |     0.583  |
|     u4            |     5.925  |
|       u1          |     1.672  |
|       u7          |     1.691  |
|     u5            |    11.597  |
|   x8_mul          |    13.163  |
|     u0            |     0.203  |
|     u2            |     0.420  |
|     u4            |     4.847  |
|       u1          |     2.105  |
|       u7          |     1.291  |
|     u5            |     6.285  |
|   x9_mul          |    11.158  |
|     u0            |     0.239  |
|     u2            |     0.531  |
|     u4            |     4.768  |
|       u1          |     1.674  |
|       u7          |     1.630  |
|     u5            |     3.932  |
+-------------------+------------+


