<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="114" />
   <export preferredWidth="189" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="360" />
   <clocksource preferredWidth="360" />
   <frequency preferredWidth="340" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Interface Protocols,Project,Library/Interface Protocols/Serial,Library" />
 <window width="1386" height="764" x="-10" y="14" />
 <hdlexample language="VERILOG" />
</preferences>
