Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 22:31:10 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 main/checked/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/curval_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 2.405ns (31.483%)  route 5.234ns (68.517%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1885, routed)        1.567     5.075    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  main/checked/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.419     5.494 r  main/checked/i_reg[1]/Q
                         net (fo=39, routed)          1.253     6.747    main/checked/i[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.299     7.046 f  main/checked/maxval[6]_i_2/O
                         net (fo=1, routed)           0.452     7.498    main/checked/maxval[6]_i_2_n_0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.150     7.648 f  main/checked/maxval[6]_i_1/O
                         net (fo=6, routed)           0.782     8.430    main/checked/maxval[6]_i_1_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.328     8.758 r  main/checked/read_ptr_min[2]_i_30/O
                         net (fo=1, routed)           0.486     9.244    main/checked/read_ptr_min[2]_i_30_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.629 r  main/checked/read_ptr_min_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.629    main/checked/read_ptr_min_reg[2]_i_21_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  main/checked/read_ptr_min_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.743    main/checked/read_ptr_min_reg[2]_i_12_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  main/checked/read_ptr_min_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.857    main/checked/read_ptr_min_reg[2]_i_3_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  main/checked/read_ptr_min_reg[2]_i_2/CO[3]
                         net (fo=4, routed)           1.110    11.081    main/checked/curval1
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.150    11.231 r  main/checked/curval[31]_i_3/O
                         net (fo=1, routed)           0.321    11.552    main/checked/curval[31]_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.332    11.884 r  main/checked/curval[31]_i_2/O
                         net (fo=32, routed)          0.830    12.714    main/checked/curval[31]_i_2_n_0
    SLICE_X6Y40          FDSE                                         r  main/checked/curval_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1885, routed)        1.515    14.845    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X6Y40          FDSE                                         r  main/checked/curval_reg[17]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y40          FDSE (Setup_fdse_C_CE)      -0.169    14.899    main/checked/curval_reg[17]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  2.185    




