#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Aug 15 23:14:49 2014
# Process ID: 91360
# Log file: D:/minibench/scgra-v1/cgra2x2-verify/planAhead.log
# Journal file: D:/minibench/scgra-v1/cgra2x2-verify\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
open_project {D:\minibench\scgra-v1\cgra2x2-verify\cgra2x2-verify.ppr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/EDA/14.7/ISE_DS/ISE/'
open_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 505.512 ; gain = 92.285
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra-v1\cgra2x2-verify\cgra2x2-verify.srcs\sources_1\ip\cg_nt_
   index_map.xml'.
INFO:coreutil:879 - Reloading repositories because of a changed repository
   configuration.
INFO:coreutil:877 - Reloaded all repositories after a full directory search.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Addr_Buffer0' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'Addr_Buffer0'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/Addr_Buffer0.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer0.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer0.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer0_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/tmp/_xmsgs/xst.xmsgs - No element found
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra-v1\cgra2x2-verify\cgra2x2-verify.srcs\sources_1\ip\cg_nt_
   index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Addr_Buffer1' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'Addr_Buffer1'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/Addr_Buffer1.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer1.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer1.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer1_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/tmp/_xmsgs/xst.xmsgs - No element found
generate_target  synthesis  [get_files  {D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/Addr_Buffer0.xci D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/Addr_Buffer1.xci}]
Generating IP 'Addr_Buffer0'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra-v1\cgra2x2-verify\cgra2x2-verify.srcs\sources_1\ip\cg_nt_
   index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'Addr_Buffer0'...
WARNING:sim - A core named 'Addr_Buffer0' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Addr_Buffer0'...
Delivering associated files for 'Addr_Buffer0'...
Delivering EJava files for 'Addr_Buffer0'...
Generating implementation netlist for 'Addr_Buffer0'...
INFO:sim - Pre-processing HDL files for 'Addr_Buffer0'...
Running synthesis for 'Addr_Buffer0'
Running ngcbuild...
Writing VEO instantiation template for 'Addr_Buffer0'...
Writing Verilog behavioral simulation model for 'Addr_Buffer0'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem
   _gen_v7_3_6/tmp/_cg/Addr_Buffer0/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_6/tmp/_cg/Addr_Buffer0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'Addr_Buffer0'...
Generating ISE project...
XCO file found: Addr_Buffer0.xco
XMDF file found: Addr_Buffer0_xmdf.tcl
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_6/tmp/_cg/Addr_Buffer0.asy -view all -origin_type imported
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_6/tmp/_cg/Addr_Buffer0.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_g
en_v7_3_6/tmp/_cg/Addr_Buffer0.ngc" for project device match ...
File
"D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_g
en_v7_3_6/tmp/_cg/Addr_Buffer0.ngc" device information matches project device.
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_6/tmp/_cg/Addr_Buffer0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_me
   m_gen_v7_3_6/tmp/_cg/Addr_Buffer0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_6/tmp/_cg/Addr_Buffer0.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Addr_Buffer0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer0.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer0.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'Addr_Buffer1'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra-v1\cgra2x2-verify\cgra2x2-verify.srcs\sources_1\ip\cg_nt_
   index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'Addr_Buffer1'...
WARNING:sim - A core named 'Addr_Buffer1' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Addr_Buffer1'...
Delivering associated files for 'Addr_Buffer1'...
Delivering EJava files for 'Addr_Buffer1'...
Generating implementation netlist for 'Addr_Buffer1'...
INFO:sim - Pre-processing HDL files for 'Addr_Buffer1'...
Running synthesis for 'Addr_Buffer1'
Running ngcbuild...
Writing VEO instantiation template for 'Addr_Buffer1'...
Writing Verilog behavioral simulation model for 'Addr_Buffer1'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem
   _gen_v7_3_7/tmp/_cg/Addr_Buffer1/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_7/tmp/_cg/Addr_Buffer1
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'Addr_Buffer1'...
Generating ISE project...
XCO file found: Addr_Buffer1.xco
XMDF file found: Addr_Buffer1_xmdf.tcl
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_7/tmp/_cg/Addr_Buffer1.asy -view all -origin_type imported
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_7/tmp/_cg/Addr_Buffer1.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_g
en_v7_3_7/tmp/_cg/Addr_Buffer1.ngc" for project device match ...
File
"D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_g
en_v7_3_7/tmp/_cg/Addr_Buffer1.ngc" device information matches project device.
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_7/tmp/_cg/Addr_Buffer1.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_me
   m_gen_v7_3_7/tmp/_cg/Addr_Buffer1.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_ge
n_v7_3_7/tmp/_cg/Addr_Buffer1.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Addr_Buffer1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer1.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "Addr_Buffer1.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
generate_target: Time (s): elapsed = 00:02:46 . Memory (MB): peak = 546.074 ; gain = 0.000
generate_target  simulation  [get_files  {D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/Addr_Buffer0.xci D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/Addr_Buffer1.xci}]
Generating IP 'Addr_Buffer0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'Addr_Buffer0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'Addr_Buffer0'
Generating IP 'Addr_Buffer1'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'Addr_Buffer1'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'Addr_Buffer1'
launch_isim -simset sim_1 -mode behavioral
Exported 'D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/data_buffer1.mif'
Exported 'D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/data_buffer0.mif'
Exported 'D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/Addr_Buffer0.mif'
Exported 'D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/Addr_Buffer1.mif'
Exported 'D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/rom00.mif'
Exported 'D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/rom01.mif'
Exported 'D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/rom11.mif'
Exported 'D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/rom10.mif'
Running: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip -o top_testbench.exe --prj D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/top_testbench.prj -top work.top_testbench -top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/MulAdd.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/rom10.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/rom01.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_13/TrueDualPortBram256.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/Inst_Mem11.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/Inst_Mem10.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/Inst_Mem01.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/inst_mem00.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/data_mem.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/ALU.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/PE11.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/PE10.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/PE01.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/PE00.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/Addr_Buffer1.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/Addr_Buffer0.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/torus2x2.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/BramIF.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/cgra2x2.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/data_buffer1.v" into library work
Analyzing Verilog file "d:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/data_buffer0.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sim_1/new/acc_ctrl.v" into library work
Analyzing Verilog file "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sim_1/imports/src/top_testbench.v" into library work
Analyzing Verilog file "C:/EDA/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/torus2x2.v" Line 68: Port PE_Debug is not connected to this instance
WARNING:HDLCompiler:189 - "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/ALU.v" Line 125: Size mismatch in connection of port <a>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sources_1/new/ALU.v" Line 126: Size mismatch in connection of port <b>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sim_1/imports/src/top_testbench.v" Line 124: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sim_1/imports/src/top_testbench.v" Line 125: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sim_1/imports/src/top_testbench.v" Line 133: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.srcs/sim_1/imports/src/top_testbench.v" Line 134: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module acc_ctrl
Compiling module MulAdd
Compiling module ALU(DWIDTH=32)
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module TrueDualPortBram256
Compiling module data_mem
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module rom00
Compiling module Inst_Mem00
Compiling module PE00
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module rom01
Compiling module Inst_Mem01
Compiling module PE01
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module rom10
Compiling module Inst_Mem10
Compiling module PE10
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module rom11
Compiling module Inst_Mem11
Compiling module PE11
Compiling module torus2x2(DWIDTH=32,SYS_DWIDTH=32...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module Addr_Buffer0
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module Addr_Buffer1
Compiling module BramIF(SYS_DWIDTH=32,BYTE_LEN=4)
Compiling module cgra2x2
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module data_buffer0
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module data_buffer1
Compiling module top_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 48 sub-compilation(s) to finish...
Compiled 55 Verilog Units
Built simulation executable top_testbench.exe
Fuse Memory Usage: 38296 KB
Fuse CPU Usage: 1184 ms
INFO: [Runs 36-26] Fuse completed.
INFO: [Runs 36-27] Launching ISim...
INFO: [Runs 36-11] Running '"D:/minibench/scgra-v1/cgra2x2-verify/cgra2x2-verify.sim/sim_1/behav/top_testbench.exe" -intstyle pa -gui -tclbatch isim.cmd -wdb "top_testbench.wdb" '
launch_isim: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 583.711 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting PlanAhead at Sat Aug 16 16:58:53 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
