{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734648364223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734648364223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 03:46:04 2024 " "Processing started: Fri Dec 20 03:46:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734648364223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648364223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off execute -c execute " "Command: quartus_map --read_settings_files=on --write_settings_files=off execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648364224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734648364426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734648364426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-Behavioral " "Found design unit 1: execute-Behavioral" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371607 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371609 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecode-Behavioral " "Found design unit 1: InstructionDecode-Behavioral" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371611 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecode " "Found entity 1: InstructionDecode" {  } { { "InstructionDecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionDecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionFetch-bhv " "Found design unit 1: InstructionFetch-bhv" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionFetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371612 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/InstructionFetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydecode-bhv " "Found design unit 1: mydecode-bhv" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/mydecode.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371614 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydecode " "Found entity 1: mydecode" {  } { { "mydecode.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/mydecode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "MyPackage.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/MyPackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegement-Behavioural " "Found design unit 1: sevenSegement-Behavioural" {  } { { "sevenSegement.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/sevenSegement.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371616 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegement " "Found entity 1: sevenSegement" {  } { { "sevenSegement.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/sevenSegement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executemodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file executemodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 executeModule-Behavioral " "Found design unit 1: executeModule-Behavioral" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371617 ""} { "Info" "ISGN_ENTITY_NAME" "1 executeModule " "Found entity 1: executeModule" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-bhv " "Found design unit 1: CU-bhv" {  } { { "CU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/CU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371618 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/CU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371619 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-bhv " "Found design unit 1: controlUnit-bhv" {  } { { "controlUnit.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/controlUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371621 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734648371621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "execute " "Elaborating entity \"execute\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734648371655 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flagWire execute.vhd(21) " "Verilog HDL or VHDL warning at execute.vhd(21): object \"zero_flagWire\" assigned a value but never read" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734648371663 "|execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_unit " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_unit\"" {  } { { "execute.vhd" "fetch_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734648371714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecode InstructionDecode:decode_unit " "Elaborating entity \"InstructionDecode\" for hierarchy \"InstructionDecode:decode_unit\"" {  } { { "execute.vhd" "decode_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734648371734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit\"" {  } { { "execute.vhd" "control_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734648371781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executeModule executeModule:execute_unit " "Elaborating entity \"executeModule\" for hierarchy \"executeModule:execute_unit\"" {  } { { "execute.vhd" "execute_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734648371782 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(29) " "VHDL Process Statement warning at executeModule.vhd(29): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(29) " "VHDL Process Statement warning at executeModule.vhd(29): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(31) " "VHDL Process Statement warning at executeModule.vhd(31): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate executeModule.vhd(31) " "VHDL Process Statement warning at executeModule.vhd(31): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(34) " "VHDL Process Statement warning at executeModule.vhd(34): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(34) " "VHDL Process Statement warning at executeModule.vhd(34): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rs executeModule.vhd(40) " "VHDL Process Statement warning at executeModule.vhd(40): signal \"register_rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_rt executeModule.vhd(40) " "VHDL Process Statement warning at executeModule.vhd(40): signal \"register_rt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate executeModule.vhd(45) " "VHDL Process Statement warning at executeModule.vhd(45): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC4 executeModule.vhd(46) " "VHDL Process Statement warning at executeModule.vhd(46): signal \"PC4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero executeModule.vhd(21) " "VHDL Process Statement warning at executeModule.vhd(21): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "executeModule.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/executeModule.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734648371784 "|execute|executeModule:execute_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_unit " "Elaborating entity \"memory\" for hierarchy \"memory:memory_unit\"" {  } { { "execute.vhd" "memory_unit" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734648371785 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemWrite memory.vhd(25) " "VHDL Process Statement warning at memory.vhd(25): signal \"MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371786 "|execute|memory:memory_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemRead memory.vhd(28) " "VHDL Process Statement warning at memory.vhd(28): signal \"MemRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempout memory.vhd(18) " "VHDL Process Statement warning at memory.vhd(18): inferring latch(es) for signal or variable \"tempout\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data memory.vhd(18) " "VHDL Process Statement warning at memory.vhd(18): inferring latch(es) for signal or variable \"read_data\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] memory.vhd(18) " "Inferred latch for \"read_data\[0\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] memory.vhd(18) " "Inferred latch for \"read_data\[1\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] memory.vhd(18) " "Inferred latch for \"read_data\[2\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] memory.vhd(18) " "Inferred latch for \"read_data\[3\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] memory.vhd(18) " "Inferred latch for \"read_data\[4\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] memory.vhd(18) " "Inferred latch for \"read_data\[5\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] memory.vhd(18) " "Inferred latch for \"read_data\[6\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] memory.vhd(18) " "Inferred latch for \"read_data\[7\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] memory.vhd(18) " "Inferred latch for \"read_data\[8\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] memory.vhd(18) " "Inferred latch for \"read_data\[9\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] memory.vhd(18) " "Inferred latch for \"read_data\[10\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] memory.vhd(18) " "Inferred latch for \"read_data\[11\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] memory.vhd(18) " "Inferred latch for \"read_data\[12\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] memory.vhd(18) " "Inferred latch for \"read_data\[13\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] memory.vhd(18) " "Inferred latch for \"read_data\[14\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] memory.vhd(18) " "Inferred latch for \"read_data\[15\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] memory.vhd(18) " "Inferred latch for \"read_data\[16\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] memory.vhd(18) " "Inferred latch for \"read_data\[17\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] memory.vhd(18) " "Inferred latch for \"read_data\[18\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] memory.vhd(18) " "Inferred latch for \"read_data\[19\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] memory.vhd(18) " "Inferred latch for \"read_data\[20\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] memory.vhd(18) " "Inferred latch for \"read_data\[21\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] memory.vhd(18) " "Inferred latch for \"read_data\[22\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] memory.vhd(18) " "Inferred latch for \"read_data\[23\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] memory.vhd(18) " "Inferred latch for \"read_data\[24\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] memory.vhd(18) " "Inferred latch for \"read_data\[25\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] memory.vhd(18) " "Inferred latch for \"read_data\[26\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] memory.vhd(18) " "Inferred latch for \"read_data\[27\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] memory.vhd(18) " "Inferred latch for \"read_data\[28\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] memory.vhd(18) " "Inferred latch for \"read_data\[29\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] memory.vhd(18) " "Inferred latch for \"read_data\[30\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] memory.vhd(18) " "Inferred latch for \"read_data\[31\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[0\] memory.vhd(18) " "Inferred latch for \"tempout\[0\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[1\] memory.vhd(18) " "Inferred latch for \"tempout\[1\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[2\] memory.vhd(18) " "Inferred latch for \"tempout\[2\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[3\] memory.vhd(18) " "Inferred latch for \"tempout\[3\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[4\] memory.vhd(18) " "Inferred latch for \"tempout\[4\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[5\] memory.vhd(18) " "Inferred latch for \"tempout\[5\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[6\] memory.vhd(18) " "Inferred latch for \"tempout\[6\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[7\] memory.vhd(18) " "Inferred latch for \"tempout\[7\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[8\] memory.vhd(18) " "Inferred latch for \"tempout\[8\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[9\] memory.vhd(18) " "Inferred latch for \"tempout\[9\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[10\] memory.vhd(18) " "Inferred latch for \"tempout\[10\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[11\] memory.vhd(18) " "Inferred latch for \"tempout\[11\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[12\] memory.vhd(18) " "Inferred latch for \"tempout\[12\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[13\] memory.vhd(18) " "Inferred latch for \"tempout\[13\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371787 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[14\] memory.vhd(18) " "Inferred latch for \"tempout\[14\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[15\] memory.vhd(18) " "Inferred latch for \"tempout\[15\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[16\] memory.vhd(18) " "Inferred latch for \"tempout\[16\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[17\] memory.vhd(18) " "Inferred latch for \"tempout\[17\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[18\] memory.vhd(18) " "Inferred latch for \"tempout\[18\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[19\] memory.vhd(18) " "Inferred latch for \"tempout\[19\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[20\] memory.vhd(18) " "Inferred latch for \"tempout\[20\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[21\] memory.vhd(18) " "Inferred latch for \"tempout\[21\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[22\] memory.vhd(18) " "Inferred latch for \"tempout\[22\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[23\] memory.vhd(18) " "Inferred latch for \"tempout\[23\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[24\] memory.vhd(18) " "Inferred latch for \"tempout\[24\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[25\] memory.vhd(18) " "Inferred latch for \"tempout\[25\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[26\] memory.vhd(18) " "Inferred latch for \"tempout\[26\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[27\] memory.vhd(18) " "Inferred latch for \"tempout\[27\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[28\] memory.vhd(18) " "Inferred latch for \"tempout\[28\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[29\] memory.vhd(18) " "Inferred latch for \"tempout\[29\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[30\] memory.vhd(18) " "Inferred latch for \"tempout\[30\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempout\[31\] memory.vhd(18) " "Inferred latch for \"tempout\[31\]\" at memory.vhd(18)" {  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 "|execute|memory:memory_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegement sevenSegement:u7 " "Elaborating entity \"sevenSegement\" for hierarchy \"sevenSegement:u7\"" {  } { { "execute.vhd" "u7" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734648371788 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:fetch_unit\|mem " "RAM logic \"fetch:fetch_unit\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fetch.vhd" "mem" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734648372284 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1734648372284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[0\] " "Latch memory:memory_unit\|tempout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372996 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[1\] " "Latch memory:memory_unit\|tempout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372996 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[2\] " "Latch memory:memory_unit\|tempout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372996 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[3\] " "Latch memory:memory_unit\|tempout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372996 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[4\] " "Latch memory:memory_unit\|tempout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372996 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[5\] " "Latch memory:memory_unit\|tempout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[6\] " "Latch memory:memory_unit\|tempout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[7\] " "Latch memory:memory_unit\|tempout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[8\] " "Latch memory:memory_unit\|tempout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[9\] " "Latch memory:memory_unit\|tempout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[10\] " "Latch memory:memory_unit\|tempout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[11\] " "Latch memory:memory_unit\|tempout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[12\] " "Latch memory:memory_unit\|tempout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[13\] " "Latch memory:memory_unit\|tempout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[14\] " "Latch memory:memory_unit\|tempout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[15\] " "Latch memory:memory_unit\|tempout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[16\] " "Latch memory:memory_unit\|tempout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[17\] " "Latch memory:memory_unit\|tempout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[18\] " "Latch memory:memory_unit\|tempout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[19\] " "Latch memory:memory_unit\|tempout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[20\] " "Latch memory:memory_unit\|tempout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[21\] " "Latch memory:memory_unit\|tempout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[22\] " "Latch memory:memory_unit\|tempout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372997 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[23\] " "Latch memory:memory_unit\|tempout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[24\] " "Latch memory:memory_unit\|tempout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[25\] " "Latch memory:memory_unit\|tempout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[26\] " "Latch memory:memory_unit\|tempout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[27\] " "Latch memory:memory_unit\|tempout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[28\] " "Latch memory:memory_unit\|tempout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[29\] " "Latch memory:memory_unit\|tempout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[30\] " "Latch memory:memory_unit\|tempout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|tempout\[31\] " "Latch memory:memory_unit\|tempout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[0\] " "Latch memory:memory_unit\|read_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~64 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~32 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~0 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~96 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~192 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~160 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372998 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~128 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~224 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[1\] " "Latch memory:memory_unit\|read_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~33 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~65 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~1 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~97 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~193 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~161 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~129 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~225 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[2\] " "Latch memory:memory_unit\|read_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~34 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~66 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~2 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~98 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~194 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~162 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~130 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~226 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648372999 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648372999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[3\] " "Latch memory:memory_unit\|read_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~35 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~67 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~3 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~99 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~195 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~163 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~131 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~227 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[4\] " "Latch memory:memory_unit\|read_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~36 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~68 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~4 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~100 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~196 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~164 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~132 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373000 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~228 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[5\] " "Latch memory:memory_unit\|read_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~37 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~69 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~5 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~101 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~197 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~165 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~133 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~229 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[6\] " "Latch memory:memory_unit\|read_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~38 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~70 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~6 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~102 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~198 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~166 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~134 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~230 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[7\] " "Latch memory:memory_unit\|read_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~39 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~71 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~7 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373001 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~103 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~199 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~167 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~135 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~231 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[8\] " "Latch memory:memory_unit\|read_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~40 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~72 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~8 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~104 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~200 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~168 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~136 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~232 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[9\] " "Latch memory:memory_unit\|read_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~41 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~73 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~9 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~105 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~201 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~169 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~137 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373002 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~233 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[10\] " "Latch memory:memory_unit\|read_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~42 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~74 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~10 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~106 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~202 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~170 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~138 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~234 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[11\] " "Latch memory:memory_unit\|read_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~43 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~75 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~11 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~107 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~203 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~171 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~139 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~235 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[12\] " "Latch memory:memory_unit\|read_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373003 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~44 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~76 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~12 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~108 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~204 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~172 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~140 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~236 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[13\] " "Latch memory:memory_unit\|read_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~45 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~77 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~13 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~109 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~205 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~173 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~141 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~237 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[14\] " "Latch memory:memory_unit\|read_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~46 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~78 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373004 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~14 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~110 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~206 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~174 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~142 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~238 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[15\] " "Latch memory:memory_unit\|read_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~47 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~79 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~15 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~111 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~207 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~175 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~143 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~239 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[16\] " "Latch memory:memory_unit\|read_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~48 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~80 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~16 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~112 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~208 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~176 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~144 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~240 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373005 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[17\] " "Latch memory:memory_unit\|read_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~49 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~81 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~17 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~113 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~209 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~177 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~145 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~241 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[18\] " "Latch memory:memory_unit\|read_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~50 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~82 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~18 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~114 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~210 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~178 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~146 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~242 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[19\] " "Latch memory:memory_unit\|read_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~51 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~83 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~19 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~115 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373006 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~211 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~179 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~147 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~243 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[20\] " "Latch memory:memory_unit\|read_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~52 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~84 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~20 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~116 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~212 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~180 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~148 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~244 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[21\] " "Latch memory:memory_unit\|read_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~53 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~85 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~21 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~117 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~213 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~181 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373007 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~149 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~245 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[22\] " "Latch memory:memory_unit\|read_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~54 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~86 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~22 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~118 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~214 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~182 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~150 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~246 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[23\] " "Latch memory:memory_unit\|read_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~55 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~87 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373008 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~23 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~119 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~215 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~183 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~151 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~247 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[24\] " "Latch memory:memory_unit\|read_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~56 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~88 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~24 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~120 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~216 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~184 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~152 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~248 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[25\] " "Latch memory:memory_unit\|read_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~57 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~89 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~25 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~121 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~217 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~185 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~153 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~249 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373009 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[26\] " "Latch memory:memory_unit\|read_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~58 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~90 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~26 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~122 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~218 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~186 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~154 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~250 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[27\] " "Latch memory:memory_unit\|read_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~59 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~91 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~27 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~123 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~219 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~187 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~155 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~251 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[28\] " "Latch memory:memory_unit\|read_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~60 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~92 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~28 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~124 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373010 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~220 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~188 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~156 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~252 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[29\] " "Latch memory:memory_unit\|read_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~61 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~93 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~29 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~125 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~221 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~189 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~157 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~253 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[30\] " "Latch memory:memory_unit\|read_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~62 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~94 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~30 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~126 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~222 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~190 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~158 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~254 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|read_data\[31\] " "Latch memory:memory_unit\|read_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "execute.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/execute.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } { { "memory.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/memory.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~63 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373011 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~95 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373012 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~31 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373012 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~127 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373012 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~223 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373012 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~191 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373012 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~159 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373012 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory_unit\|\\ReadWrite1:data_mem~255 " "Latch memory:memory_unit\|\\ReadWrite1:data_mem~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch:fetch_unit\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal fetch:fetch_unit\|instruction\[13\]" {  } { { "fetch.vhd" "" { Text "D:/5th-Semester/COA LAB/LABS/LAB11/fetch.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1734648373012 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1734648373012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734648374283 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734648375669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734648376118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734648376118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1454 " "Implemented 1454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734648376275 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734648376275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1360 " "Implemented 1360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734648376275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734648376275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 657 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 657 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734648376324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 03:46:16 2024 " "Processing ended: Fri Dec 20 03:46:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734648376324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734648376324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734648376324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734648376324 ""}
