
Test-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007410  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080074d0  080074d0  000174d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075ac  080075ac  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  080075ac  080075ac  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  080075ac  080075ac  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075ac  080075ac  000175ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075b0  080075b0  000175b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  080075b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000034  080075e8  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  080075e8  00020398  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001646a  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c54  00000000  00000000  000364c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f0  00000000  00000000  00039120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c8  00000000  00000000  0003a510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000135c4  00000000  00000000  0003b7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018610  00000000  00000000  0004ed9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074eed  00000000  00000000  000673ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dc299  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004890  00000000  00000000  000dc2ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000034 	.word	0x20000034
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080074b8 	.word	0x080074b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000038 	.word	0x20000038
 8000104:	080074b8 	.word	0x080074b8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000224:	f3bf 8f4f 	dsb	sy
}
 8000228:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800022a:	4b04      	ldr	r3, [pc, #16]	; (800023c <__NVIC_SystemReset+0x1c>)
 800022c:	4a04      	ldr	r2, [pc, #16]	; (8000240 <__NVIC_SystemReset+0x20>)
 800022e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000230:	f3bf 8f4f 	dsb	sy
}
 8000234:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000236:	46c0      	nop			; (mov r8, r8)
 8000238:	e7fd      	b.n	8000236 <__NVIC_SystemReset+0x16>
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	e000ed00 	.word	0xe000ed00
 8000240:	05fa0004 	.word	0x05fa0004

08000244 <HAL_TIM_OC_DelayElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000246:	b093      	sub	sp, #76	; 0x4c
 8000248:	af02      	add	r7, sp, #8
 800024a:	6078      	str	r0, [r7, #4]
  if (htim == &htim2)
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	4bd0      	ldr	r3, [pc, #832]	; (8000590 <HAL_TIM_OC_DelayElapsedCallback+0x34c>)
 8000250:	429a      	cmp	r2, r3
 8000252:	d001      	beq.n	8000258 <HAL_TIM_OC_DelayElapsedCallback+0x14>
 8000254:	f000 fb9a 	bl	800098c <HAL_TIM_OC_DelayElapsedCallback+0x748>
  {
    if (1)
    { // check pin state
      if (ERPA_ON)
 8000258:	4bce      	ldr	r3, [pc, #824]	; (8000594 <HAL_TIM_OC_DelayElapsedCallback+0x350>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d100      	bne.n	8000262 <HAL_TIM_OC_DelayElapsedCallback+0x1e>
 8000260:	e0b7      	b.n	80003d2 <HAL_TIM_OC_DelayElapsedCallback+0x18e>
      {
    	int cadence = ERPA_CADENCE;
 8000262:	4bcd      	ldr	r3, [pc, #820]	; (8000598 <HAL_TIM_OC_DelayElapsedCallback+0x354>)
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	633b      	str	r3, [r7, #48]	; 0x30
    	if (ERPA_COUNTER == ERPA_CADENCE) {
 8000268:	4bcb      	ldr	r3, [pc, #812]	; (8000598 <HAL_TIM_OC_DelayElapsedCallback+0x354>)
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	001a      	movs	r2, r3
 800026e:	4bcb      	ldr	r3, [pc, #812]	; (800059c <HAL_TIM_OC_DelayElapsedCallback+0x358>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	429a      	cmp	r2, r3
 8000274:	d000      	beq.n	8000278 <HAL_TIM_OC_DelayElapsedCallback+0x34>
 8000276:	e0a7      	b.n	80003c8 <HAL_TIM_OC_DelayElapsedCallback+0x184>
			 * +/- 0.5v Every 100ms
			 */

			/* Write to SPI (begin transfer?) */

			while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11));
 8000278:	46c0      	nop			; (mov r8, r8)
 800027a:	2380      	movs	r3, #128	; 0x80
 800027c:	011b      	lsls	r3, r3, #4
 800027e:	4ac8      	ldr	r2, [pc, #800]	; (80005a0 <HAL_TIM_OC_DelayElapsedCallback+0x35c>)
 8000280:	0019      	movs	r1, r3
 8000282:	0010      	movs	r0, r2
 8000284:	f002 ff3c 	bl	8003100 <HAL_GPIO_ReadPin>
 8000288:	1e03      	subs	r3, r0, #0
 800028a:	d1f6      	bne.n	800027a <HAL_TIM_OC_DelayElapsedCallback+0x36>
			 * Steps DAC
			 * +/- 0.5v Every 100ms
			*/

			  /* Write to SPI (begin transfer?) */
			HAL_SPI_Transmit(&hspi2, (uint8_t * ) &WRITE, 1, 1);
 800028c:	49c5      	ldr	r1, [pc, #788]	; (80005a4 <HAL_TIM_OC_DelayElapsedCallback+0x360>)
 800028e:	48c6      	ldr	r0, [pc, #792]	; (80005a8 <HAL_TIM_OC_DelayElapsedCallback+0x364>)
 8000290:	2301      	movs	r3, #1
 8000292:	2201      	movs	r2, #1
 8000294:	f004 fada 	bl	800484c <HAL_SPI_Transmit>
			SPI2->CR1 &= ~(1<<10); // THIS IS NEEDED TO STOP SPI1_SCK FROM GENERATING CLOCK PULSES
 8000298:	4bc4      	ldr	r3, [pc, #784]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x368>)
 800029a:	681a      	ldr	r2, [r3, #0]
 800029c:	4bc3      	ldr	r3, [pc, #780]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x368>)
 800029e:	49c4      	ldr	r1, [pc, #784]	; (80005b0 <HAL_TIM_OC_DelayElapsedCallback+0x36c>)
 80002a0:	400a      	ands	r2, r1
 80002a2:	601a      	str	r2, [r3, #0]
			while (!(SPI2->SR));
 80002a4:	46c0      	nop			; (mov r8, r8)
 80002a6:	4bc1      	ldr	r3, [pc, #772]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x368>)
 80002a8:	689b      	ldr	r3, [r3, #8]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d0fb      	beq.n	80002a6 <HAL_TIM_OC_DelayElapsedCallback+0x62>
			erpa_raw = SPI2->DR;
 80002ae:	4bbf      	ldr	r3, [pc, #764]	; (80005ac <HAL_TIM_OC_DelayElapsedCallback+0x368>)
 80002b0:	68db      	ldr	r3, [r3, #12]
 80002b2:	001a      	movs	r2, r3
 80002b4:	4bbf      	ldr	r3, [pc, #764]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 80002b6:	601a      	str	r2, [r3, #0]


			DAC->DHR12R1 = DAC_OUT[step];
 80002b8:	4bbf      	ldr	r3, [pc, #764]	; (80005b8 <HAL_TIM_OC_DelayElapsedCallback+0x374>)
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	0019      	movs	r1, r3
 80002be:	4bbf      	ldr	r3, [pc, #764]	; (80005bc <HAL_TIM_OC_DelayElapsedCallback+0x378>)
 80002c0:	4abf      	ldr	r2, [pc, #764]	; (80005c0 <HAL_TIM_OC_DelayElapsedCallback+0x37c>)
 80002c2:	0089      	lsls	r1, r1, #2
 80002c4:	588a      	ldr	r2, [r1, r2]
 80002c6:	609a      	str	r2, [r3, #8]

			HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcResultsDMA,
 80002c8:	2311      	movs	r3, #17
 80002ca:	001a      	movs	r2, r3
 80002cc:	49bd      	ldr	r1, [pc, #756]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 80002ce:	4bbe      	ldr	r3, [pc, #760]	; (80005c8 <HAL_TIM_OC_DelayElapsedCallback+0x384>)
 80002d0:	0018      	movs	r0, r3
 80002d2:	f001 ff67 	bl	80021a4 <HAL_ADC_Start_DMA>
							  adcChannelCount);
			uint16_t PA0 = adcResultsDMA[0]; 				// ADC_IN0, END_mon: entrance/collimator monitor
 80002d6:	212e      	movs	r1, #46	; 0x2e
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	4aba      	ldr	r2, [pc, #744]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 80002dc:	8812      	ldrh	r2, [r2, #0]
 80002de:	801a      	strh	r2, [r3, #0]
			uint16_t PA7 = adcResultsDMA[6]; 				// ADC_IN7, SWP_mon: Sweep voltage monitor
 80002e0:	202c      	movs	r0, #44	; 0x2c
 80002e2:	183b      	adds	r3, r7, r0
 80002e4:	4ab7      	ldr	r2, [pc, #732]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 80002e6:	8992      	ldrh	r2, [r2, #12]
 80002e8:	801a      	strh	r2, [r3, #0]
			uint16_t PB0 = adcResultsDMA[7]; 				// ADC_IN8, TMP 1: Sweep temperature
 80002ea:	242a      	movs	r4, #42	; 0x2a
 80002ec:	193b      	adds	r3, r7, r4
 80002ee:	4ab5      	ldr	r2, [pc, #724]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 80002f0:	89d2      	ldrh	r2, [r2, #14]
 80002f2:	801a      	strh	r2, [r3, #0]
			uint16_t PB1 = adcResultsDMA[8]; 				// ADC_IN9, TMP 2: feedbacks
 80002f4:	2528      	movs	r5, #40	; 0x28
 80002f6:	197b      	adds	r3, r7, r5
 80002f8:	4ab2      	ldr	r2, [pc, #712]	; (80005c4 <HAL_TIM_OC_DelayElapsedCallback+0x380>)
 80002fa:	8a12      	ldrh	r2, [r2, #16]
 80002fc:	801a      	strh	r2, [r3, #0]

			erpa_buf[0] = erpa_sync;                  		// ERPA SYNC 0xAA MSB
 80002fe:	22aa      	movs	r2, #170	; 0xaa
 8000300:	4bb2      	ldr	r3, [pc, #712]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000302:	701a      	strb	r2, [r3, #0]
			erpa_buf[1] = erpa_sync;                  		// ERPA SYNC 0xAA LSB
 8000304:	22aa      	movs	r2, #170	; 0xaa
 8000306:	4bb1      	ldr	r3, [pc, #708]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000308:	705a      	strb	r2, [r3, #1]
			erpa_buf[2] = ((erpa_seq & 0xFF00) >> 8); 		// ERPA SEQ # MSB
 800030a:	4bb1      	ldr	r3, [pc, #708]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 800030c:	881b      	ldrh	r3, [r3, #0]
 800030e:	0a1b      	lsrs	r3, r3, #8
 8000310:	b29b      	uxth	r3, r3
 8000312:	b2da      	uxtb	r2, r3
 8000314:	4bad      	ldr	r3, [pc, #692]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000316:	709a      	strb	r2, [r3, #2]
			erpa_buf[3] = (erpa_seq & 0xFF);          		// ERPA SEQ # MSB
 8000318:	4bad      	ldr	r3, [pc, #692]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 800031a:	881b      	ldrh	r3, [r3, #0]
 800031c:	b2da      	uxtb	r2, r3
 800031e:	4bab      	ldr	r3, [pc, #684]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000320:	70da      	strb	r2, [r3, #3]
			erpa_buf[4] = ((PA0 & 0xFF00) >> 8); 	  		// ENDmon MSB
 8000322:	187b      	adds	r3, r7, r1
 8000324:	881b      	ldrh	r3, [r3, #0]
 8000326:	0a1b      	lsrs	r3, r3, #8
 8000328:	b29b      	uxth	r3, r3
 800032a:	b2da      	uxtb	r2, r3
 800032c:	4ba7      	ldr	r3, [pc, #668]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 800032e:	711a      	strb	r2, [r3, #4]
			erpa_buf[5] = (PA0 & 0xFF);               		// ENDmon LSB
 8000330:	187b      	adds	r3, r7, r1
 8000332:	881b      	ldrh	r3, [r3, #0]
 8000334:	b2da      	uxtb	r2, r3
 8000336:	4ba5      	ldr	r3, [pc, #660]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000338:	715a      	strb	r2, [r3, #5]
			erpa_buf[6] = ((PA7 & 0xFF00) >> 8);      		// SWP Monitored MSB
 800033a:	183b      	adds	r3, r7, r0
 800033c:	881b      	ldrh	r3, [r3, #0]
 800033e:	0a1b      	lsrs	r3, r3, #8
 8000340:	b29b      	uxth	r3, r3
 8000342:	b2da      	uxtb	r2, r3
 8000344:	4ba1      	ldr	r3, [pc, #644]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000346:	719a      	strb	r2, [r3, #6]
			erpa_buf[7] = (PA7 & 0xFF);               		// SWP Monitored LSB
 8000348:	183b      	adds	r3, r7, r0
 800034a:	881b      	ldrh	r3, [r3, #0]
 800034c:	b2da      	uxtb	r2, r3
 800034e:	4b9f      	ldr	r3, [pc, #636]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000350:	71da      	strb	r2, [r3, #7]
			erpa_buf[8] = ((PB0 & 0xFF00) >> 8);      		// TEMPURATURE 1 MSB
 8000352:	193b      	adds	r3, r7, r4
 8000354:	881b      	ldrh	r3, [r3, #0]
 8000356:	0a1b      	lsrs	r3, r3, #8
 8000358:	b29b      	uxth	r3, r3
 800035a:	b2da      	uxtb	r2, r3
 800035c:	4b9b      	ldr	r3, [pc, #620]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 800035e:	721a      	strb	r2, [r3, #8]
			erpa_buf[9] = (PB0 & 0xFF);               		// TEMPURATURE 1 LSB
 8000360:	193b      	adds	r3, r7, r4
 8000362:	881b      	ldrh	r3, [r3, #0]
 8000364:	b2da      	uxtb	r2, r3
 8000366:	4b99      	ldr	r3, [pc, #612]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000368:	725a      	strb	r2, [r3, #9]
			erpa_buf[10] = ((PB1 & 0xFF00) >> 8);     		// TEMPURATURE 2 MSB
 800036a:	197b      	adds	r3, r7, r5
 800036c:	881b      	ldrh	r3, [r3, #0]
 800036e:	0a1b      	lsrs	r3, r3, #8
 8000370:	b29b      	uxth	r3, r3
 8000372:	b2da      	uxtb	r2, r3
 8000374:	4b95      	ldr	r3, [pc, #596]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000376:	729a      	strb	r2, [r3, #10]
			erpa_buf[11] = (PB1 & 0xFF);                    // TEMPURATURE 2 LSB
 8000378:	197b      	adds	r3, r7, r5
 800037a:	881b      	ldrh	r3, [r3, #0]
 800037c:	b2da      	uxtb	r2, r3
 800037e:	4b93      	ldr	r3, [pc, #588]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000380:	72da      	strb	r2, [r3, #11]
			erpa_buf[12] = ((erpa_raw & 0xFF00) >> 8);      // ERPA eADC MSB
 8000382:	4b8c      	ldr	r3, [pc, #560]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	121b      	asrs	r3, r3, #8
 8000388:	b2da      	uxtb	r2, r3
 800038a:	4b90      	ldr	r3, [pc, #576]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 800038c:	731a      	strb	r2, [r3, #12]
			erpa_buf[13] = (erpa_raw & 0xFF);               // ERPA eADC LSB
 800038e:	4b89      	ldr	r3, [pc, #548]	; (80005b4 <HAL_TIM_OC_DelayElapsedCallback+0x370>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	b2da      	uxtb	r2, r3
 8000394:	4b8d      	ldr	r3, [pc, #564]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 8000396:	735a      	strb	r2, [r3, #13]

		    HAL_UART_Transmit(&huart1, erpa_buf, sizeof(erpa_buf), 100);
 8000398:	498c      	ldr	r1, [pc, #560]	; (80005cc <HAL_TIM_OC_DelayElapsedCallback+0x388>)
 800039a:	488e      	ldr	r0, [pc, #568]	; (80005d4 <HAL_TIM_OC_DelayElapsedCallback+0x390>)
 800039c:	2364      	movs	r3, #100	; 0x64
 800039e:	220e      	movs	r2, #14
 80003a0:	f005 fdf4 	bl	8005f8c <HAL_UART_Transmit>

			erpa_seq++;
 80003a4:	4b8a      	ldr	r3, [pc, #552]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 80003a6:	881b      	ldrh	r3, [r3, #0]
 80003a8:	3301      	adds	r3, #1
 80003aa:	b29a      	uxth	r2, r3
 80003ac:	4b88      	ldr	r3, [pc, #544]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 80003ae:	801a      	strh	r2, [r3, #0]
			ERPA_COUNTER = 0;
 80003b0:	4b7a      	ldr	r3, [pc, #488]	; (800059c <HAL_TIM_OC_DelayElapsedCallback+0x358>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
			if (erpa_seq == 65535) {
 80003b6:	4b86      	ldr	r3, [pc, #536]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 80003b8:	881b      	ldrh	r3, [r3, #0]
 80003ba:	4a87      	ldr	r2, [pc, #540]	; (80005d8 <HAL_TIM_OC_DelayElapsedCallback+0x394>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d108      	bne.n	80003d2 <HAL_TIM_OC_DelayElapsedCallback+0x18e>
				erpa_seq = 0;
 80003c0:	4b83      	ldr	r3, [pc, #524]	; (80005d0 <HAL_TIM_OC_DelayElapsedCallback+0x38c>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	801a      	strh	r2, [r3, #0]
 80003c6:	e004      	b.n	80003d2 <HAL_TIM_OC_DelayElapsedCallback+0x18e>
			}

    	} else {
    		ERPA_COUNTER++;
 80003c8:	4b74      	ldr	r3, [pc, #464]	; (800059c <HAL_TIM_OC_DelayElapsedCallback+0x358>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	1c5a      	adds	r2, r3, #1
 80003ce:	4b73      	ldr	r3, [pc, #460]	; (800059c <HAL_TIM_OC_DelayElapsedCallback+0x358>)
 80003d0:	601a      	str	r2, [r3, #0]
    	}
      }
      if (HK_ON)
 80003d2:	4b82      	ldr	r3, [pc, #520]	; (80005dc <HAL_TIM_OC_DelayElapsedCallback+0x398>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d100      	bne.n	80003dc <HAL_TIM_OC_DelayElapsedCallback+0x198>
 80003da:	e33c      	b.n	8000a56 <HAL_TIM_OC_DelayElapsedCallback+0x812>
      {
        if (HK_COUNTER == HK_CADENCE)
 80003dc:	4b80      	ldr	r3, [pc, #512]	; (80005e0 <HAL_TIM_OC_DelayElapsedCallback+0x39c>)
 80003de:	781b      	ldrb	r3, [r3, #0]
 80003e0:	001a      	movs	r2, r3
 80003e2:	4b80      	ldr	r3, [pc, #512]	; (80005e4 <HAL_TIM_OC_DelayElapsedCallback+0x3a0>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	429a      	cmp	r2, r3
 80003e8:	d000      	beq.n	80003ec <HAL_TIM_OC_DelayElapsedCallback+0x1a8>
 80003ea:	e2b5      	b.n	8000958 <HAL_TIM_OC_DelayElapsedCallback+0x714>
          int16_t output1;
          int16_t output2;
          int16_t output3;
          int16_t output4;

          buf[0] = REG_TEMP;
 80003ec:	2200      	movs	r2, #0
 80003ee:	2508      	movs	r5, #8
 80003f0:	197b      	adds	r3, r7, r5
 80003f2:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_1, buf, 1,
 80003f4:	2390      	movs	r3, #144	; 0x90
 80003f6:	b299      	uxth	r1, r3
 80003f8:	2627      	movs	r6, #39	; 0x27
 80003fa:	19bc      	adds	r4, r7, r6
 80003fc:	197a      	adds	r2, r7, r5
 80003fe:	487a      	ldr	r0, [pc, #488]	; (80005e8 <HAL_TIM_OC_DelayElapsedCallback+0x3a4>)
 8000400:	23fa      	movs	r3, #250	; 0xfa
 8000402:	009b      	lsls	r3, r3, #2
 8000404:	9300      	str	r3, [sp, #0]
 8000406:	2301      	movs	r3, #1
 8000408:	f002 ff4a 	bl	80032a0 <HAL_I2C_Master_Transmit>
 800040c:	0003      	movs	r3, r0
 800040e:	7023      	strb	r3, [r4, #0]
                                        1000);
          if (ret != HAL_OK)
 8000410:	19bb      	adds	r3, r7, r6
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d008      	beq.n	800042a <HAL_TIM_OC_DelayElapsedCallback+0x1e6>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 8000418:	197b      	adds	r3, r7, r5
 800041a:	4a74      	ldr	r2, [pc, #464]	; (80005ec <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 800041c:	ca03      	ldmia	r2!, {r0, r1}
 800041e:	c303      	stmia	r3!, {r0, r1}
 8000420:	8811      	ldrh	r1, [r2, #0]
 8000422:	8019      	strh	r1, [r3, #0]
 8000424:	7892      	ldrb	r2, [r2, #2]
 8000426:	709a      	strb	r2, [r3, #2]
 8000428:	e02b      	b.n	8000482 <HAL_TIM_OC_DelayElapsedCallback+0x23e>
          }
          else
          {

            /* Read 2 bytes from the temperature register */
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_1, buf, 2,
 800042a:	2390      	movs	r3, #144	; 0x90
 800042c:	b299      	uxth	r1, r3
 800042e:	2527      	movs	r5, #39	; 0x27
 8000430:	197c      	adds	r4, r7, r5
 8000432:	2608      	movs	r6, #8
 8000434:	19ba      	adds	r2, r7, r6
 8000436:	486c      	ldr	r0, [pc, #432]	; (80005e8 <HAL_TIM_OC_DelayElapsedCallback+0x3a4>)
 8000438:	23fa      	movs	r3, #250	; 0xfa
 800043a:	009b      	lsls	r3, r3, #2
 800043c:	9300      	str	r3, [sp, #0]
 800043e:	2302      	movs	r3, #2
 8000440:	f003 f836 	bl	80034b0 <HAL_I2C_Master_Receive>
 8000444:	0003      	movs	r3, r0
 8000446:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 8000448:	197b      	adds	r3, r7, r5
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	2b00      	cmp	r3, #0
 800044e:	d008      	beq.n	8000462 <HAL_TIM_OC_DelayElapsedCallback+0x21e>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 8000450:	19bb      	adds	r3, r7, r6
 8000452:	4a67      	ldr	r2, [pc, #412]	; (80005f0 <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 8000454:	ca03      	ldmia	r2!, {r0, r1}
 8000456:	c303      	stmia	r3!, {r0, r1}
 8000458:	8811      	ldrh	r1, [r2, #0]
 800045a:	8019      	strh	r1, [r3, #0]
 800045c:	7892      	ldrb	r2, [r2, #2]
 800045e:	709a      	strb	r2, [r3, #2]
 8000460:	e00f      	b.n	8000482 <HAL_TIM_OC_DelayElapsedCallback+0x23e>
            }
            else
            {
              output1 = (int16_t)(buf[0] << 8);
 8000462:	2008      	movs	r0, #8
 8000464:	183b      	adds	r3, r7, r0
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	021a      	lsls	r2, r3, #8
 800046a:	213e      	movs	r1, #62	; 0x3e
 800046c:	187b      	adds	r3, r7, r1
 800046e:	801a      	strh	r2, [r3, #0]
              output1 = (output1 | buf[1]) >> 3;
 8000470:	187b      	adds	r3, r7, r1
 8000472:	2200      	movs	r2, #0
 8000474:	5e9b      	ldrsh	r3, [r3, r2]
 8000476:	183a      	adds	r2, r7, r0
 8000478:	7852      	ldrb	r2, [r2, #1]
 800047a:	4313      	orrs	r3, r2
 800047c:	10da      	asrs	r2, r3, #3
 800047e:	187b      	adds	r3, r7, r1
 8000480:	801a      	strh	r2, [r3, #0]
            }
          }

          /* Tell ADT7410_2 that we want to read from the temperature register */
          buf[0] = REG_TEMP;
 8000482:	2200      	movs	r2, #0
 8000484:	2508      	movs	r5, #8
 8000486:	197b      	adds	r3, r7, r5
 8000488:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_2, buf, 1,
 800048a:	2394      	movs	r3, #148	; 0x94
 800048c:	b299      	uxth	r1, r3
 800048e:	2627      	movs	r6, #39	; 0x27
 8000490:	19bc      	adds	r4, r7, r6
 8000492:	197a      	adds	r2, r7, r5
 8000494:	4854      	ldr	r0, [pc, #336]	; (80005e8 <HAL_TIM_OC_DelayElapsedCallback+0x3a4>)
 8000496:	23fa      	movs	r3, #250	; 0xfa
 8000498:	009b      	lsls	r3, r3, #2
 800049a:	9300      	str	r3, [sp, #0]
 800049c:	2301      	movs	r3, #1
 800049e:	f002 feff 	bl	80032a0 <HAL_I2C_Master_Transmit>
 80004a2:	0003      	movs	r3, r0
 80004a4:	7023      	strb	r3, [r4, #0]
                                        1000);
          /* I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) */
          if (ret != HAL_OK)
 80004a6:	19bb      	adds	r3, r7, r6
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d008      	beq.n	80004c0 <HAL_TIM_OC_DelayElapsedCallback+0x27c>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 80004ae:	197b      	adds	r3, r7, r5
 80004b0:	4a4e      	ldr	r2, [pc, #312]	; (80005ec <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 80004b2:	ca03      	ldmia	r2!, {r0, r1}
 80004b4:	c303      	stmia	r3!, {r0, r1}
 80004b6:	8811      	ldrh	r1, [r2, #0]
 80004b8:	8019      	strh	r1, [r3, #0]
 80004ba:	7892      	ldrb	r2, [r2, #2]
 80004bc:	709a      	strb	r2, [r3, #2]
 80004be:	e02b      	b.n	8000518 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
          }
          else
          {

            /* Read 2 bytes from the temperature register */
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_2, buf, 2,
 80004c0:	2394      	movs	r3, #148	; 0x94
 80004c2:	b299      	uxth	r1, r3
 80004c4:	2527      	movs	r5, #39	; 0x27
 80004c6:	197c      	adds	r4, r7, r5
 80004c8:	2608      	movs	r6, #8
 80004ca:	19ba      	adds	r2, r7, r6
 80004cc:	4846      	ldr	r0, [pc, #280]	; (80005e8 <HAL_TIM_OC_DelayElapsedCallback+0x3a4>)
 80004ce:	23fa      	movs	r3, #250	; 0xfa
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	9300      	str	r3, [sp, #0]
 80004d4:	2302      	movs	r3, #2
 80004d6:	f002 ffeb 	bl	80034b0 <HAL_I2C_Master_Receive>
 80004da:	0003      	movs	r3, r0
 80004dc:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 80004de:	197b      	adds	r3, r7, r5
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d008      	beq.n	80004f8 <HAL_TIM_OC_DelayElapsedCallback+0x2b4>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 80004e6:	19bb      	adds	r3, r7, r6
 80004e8:	4a41      	ldr	r2, [pc, #260]	; (80005f0 <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 80004ea:	ca03      	ldmia	r2!, {r0, r1}
 80004ec:	c303      	stmia	r3!, {r0, r1}
 80004ee:	8811      	ldrh	r1, [r2, #0]
 80004f0:	8019      	strh	r1, [r3, #0]
 80004f2:	7892      	ldrb	r2, [r2, #2]
 80004f4:	709a      	strb	r2, [r3, #2]
 80004f6:	e00f      	b.n	8000518 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
            }
            else
            {

              output2 = (int16_t)(buf[0] << 8);
 80004f8:	2008      	movs	r0, #8
 80004fa:	183b      	adds	r3, r7, r0
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	021a      	lsls	r2, r3, #8
 8000500:	213c      	movs	r1, #60	; 0x3c
 8000502:	187b      	adds	r3, r7, r1
 8000504:	801a      	strh	r2, [r3, #0]
              output2 = (output2 | buf[1]) >> 3;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2200      	movs	r2, #0
 800050a:	5e9b      	ldrsh	r3, [r3, r2]
 800050c:	183a      	adds	r2, r7, r0
 800050e:	7852      	ldrb	r2, [r2, #1]
 8000510:	4313      	orrs	r3, r2
 8000512:	10da      	asrs	r2, r3, #3
 8000514:	187b      	adds	r3, r7, r1
 8000516:	801a      	strh	r2, [r3, #0]
            }
          }
          // TEMP SENSOR 3
          buf[0] = REG_TEMP;
 8000518:	2200      	movs	r2, #0
 800051a:	2508      	movs	r5, #8
 800051c:	197b      	adds	r3, r7, r5
 800051e:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_3, buf, 1,
 8000520:	2392      	movs	r3, #146	; 0x92
 8000522:	b299      	uxth	r1, r3
 8000524:	2627      	movs	r6, #39	; 0x27
 8000526:	19bc      	adds	r4, r7, r6
 8000528:	197a      	adds	r2, r7, r5
 800052a:	482f      	ldr	r0, [pc, #188]	; (80005e8 <HAL_TIM_OC_DelayElapsedCallback+0x3a4>)
 800052c:	23fa      	movs	r3, #250	; 0xfa
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	9300      	str	r3, [sp, #0]
 8000532:	2301      	movs	r3, #1
 8000534:	f002 feb4 	bl	80032a0 <HAL_I2C_Master_Transmit>
 8000538:	0003      	movs	r3, r0
 800053a:	7023      	strb	r3, [r4, #0]
                                        1000);
          /* I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) */
          if (ret != HAL_OK)
 800053c:	19bb      	adds	r3, r7, r6
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d008      	beq.n	8000556 <HAL_TIM_OC_DelayElapsedCallback+0x312>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 8000544:	197b      	adds	r3, r7, r5
 8000546:	4a29      	ldr	r2, [pc, #164]	; (80005ec <HAL_TIM_OC_DelayElapsedCallback+0x3a8>)
 8000548:	ca03      	ldmia	r2!, {r0, r1}
 800054a:	c303      	stmia	r3!, {r0, r1}
 800054c:	8811      	ldrh	r1, [r2, #0]
 800054e:	8019      	strh	r1, [r3, #0]
 8000550:	7892      	ldrb	r2, [r2, #2]
 8000552:	709a      	strb	r2, [r3, #2]
 8000554:	e05e      	b.n	8000614 <HAL_TIM_OC_DelayElapsedCallback+0x3d0>
          }
          else
          {

            /* Read 2 bytes from the temperature register */
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_3, buf, 2,
 8000556:	2392      	movs	r3, #146	; 0x92
 8000558:	b299      	uxth	r1, r3
 800055a:	2527      	movs	r5, #39	; 0x27
 800055c:	197c      	adds	r4, r7, r5
 800055e:	2608      	movs	r6, #8
 8000560:	19ba      	adds	r2, r7, r6
 8000562:	4821      	ldr	r0, [pc, #132]	; (80005e8 <HAL_TIM_OC_DelayElapsedCallback+0x3a4>)
 8000564:	23fa      	movs	r3, #250	; 0xfa
 8000566:	009b      	lsls	r3, r3, #2
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	2302      	movs	r3, #2
 800056c:	f002 ffa0 	bl	80034b0 <HAL_I2C_Master_Receive>
 8000570:	0003      	movs	r3, r0
 8000572:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 8000574:	197b      	adds	r3, r7, r5
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d03b      	beq.n	80005f4 <HAL_TIM_OC_DelayElapsedCallback+0x3b0>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 800057c:	19bb      	adds	r3, r7, r6
 800057e:	4a1c      	ldr	r2, [pc, #112]	; (80005f0 <HAL_TIM_OC_DelayElapsedCallback+0x3ac>)
 8000580:	ca03      	ldmia	r2!, {r0, r1}
 8000582:	c303      	stmia	r3!, {r0, r1}
 8000584:	8811      	ldrh	r1, [r2, #0]
 8000586:	8019      	strh	r1, [r3, #0]
 8000588:	7892      	ldrb	r2, [r2, #2]
 800058a:	709a      	strb	r2, [r3, #2]
 800058c:	e042      	b.n	8000614 <HAL_TIM_OC_DelayElapsedCallback+0x3d0>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	20000244 	.word	0x20000244
 8000594:	20000021 	.word	0x20000021
 8000598:	20000023 	.word	0x20000023
 800059c:	20000388 	.word	0x20000388
 80005a0:	48000400 	.word	0x48000400
 80005a4:	08007508 	.word	0x08007508
 80005a8:	20000198 	.word	0x20000198
 80005ac:	40003800 	.word	0x40003800
 80005b0:	fffffbff 	.word	0xfffffbff
 80005b4:	20000344 	.word	0x20000344
 80005b8:	2000033e 	.word	0x2000033e
 80005bc:	40007400 	.word	0x40007400
 80005c0:	20000000 	.word	0x20000000
 80005c4:	2000031c 	.word	0x2000031c
 80005c8:	20000050 	.word	0x20000050
 80005cc:	20000348 	.word	0x20000348
 80005d0:	20000356 	.word	0x20000356
 80005d4:	2000028c 	.word	0x2000028c
 80005d8:	0000ffff 	.word	0x0000ffff
 80005dc:	20000022 	.word	0x20000022
 80005e0:	20000025 	.word	0x20000025
 80005e4:	20000390 	.word	0x20000390
 80005e8:	200000e8 	.word	0x200000e8
 80005ec:	080074d0 	.word	0x080074d0
 80005f0:	080074dc 	.word	0x080074dc
            }
            else
            {

              output3 = (int16_t)(buf[0] << 8);
 80005f4:	2008      	movs	r0, #8
 80005f6:	183b      	adds	r3, r7, r0
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	021a      	lsls	r2, r3, #8
 80005fc:	213a      	movs	r1, #58	; 0x3a
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	801a      	strh	r2, [r3, #0]
              output3 = (output3 | buf[1]) >> 3;
 8000602:	187b      	adds	r3, r7, r1
 8000604:	2200      	movs	r2, #0
 8000606:	5e9b      	ldrsh	r3, [r3, r2]
 8000608:	183a      	adds	r2, r7, r0
 800060a:	7852      	ldrb	r2, [r2, #1]
 800060c:	4313      	orrs	r3, r2
 800060e:	10da      	asrs	r2, r3, #3
 8000610:	187b      	adds	r3, r7, r1
 8000612:	801a      	strh	r2, [r3, #0]
            }
          }
          /* TEMP SENSOR 4 */
          buf[0] = REG_TEMP;
 8000614:	2200      	movs	r2, #0
 8000616:	2508      	movs	r5, #8
 8000618:	197b      	adds	r3, r7, r5
 800061a:	701a      	strb	r2, [r3, #0]
          ret = HAL_I2C_Master_Transmit(&hi2c1, ADT7410_4, buf, 1,
 800061c:	2396      	movs	r3, #150	; 0x96
 800061e:	b299      	uxth	r1, r3
 8000620:	2627      	movs	r6, #39	; 0x27
 8000622:	19bc      	adds	r4, r7, r6
 8000624:	197a      	adds	r2, r7, r5
 8000626:	48cf      	ldr	r0, [pc, #828]	; (8000964 <HAL_TIM_OC_DelayElapsedCallback+0x720>)
 8000628:	23fa      	movs	r3, #250	; 0xfa
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	2301      	movs	r3, #1
 8000630:	f002 fe36 	bl	80032a0 <HAL_I2C_Master_Transmit>
 8000634:	0003      	movs	r3, r0
 8000636:	7023      	strb	r3, [r4, #0]
                                        1000);
          /* I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) */
          if (ret != HAL_OK)
 8000638:	19bb      	adds	r3, r7, r6
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d008      	beq.n	8000652 <HAL_TIM_OC_DelayElapsedCallback+0x40e>
          {
            strcpy((char *)buf, "Error Tx\r\n");
 8000640:	197b      	adds	r3, r7, r5
 8000642:	4ac9      	ldr	r2, [pc, #804]	; (8000968 <HAL_TIM_OC_DelayElapsedCallback+0x724>)
 8000644:	ca03      	ldmia	r2!, {r0, r1}
 8000646:	c303      	stmia	r3!, {r0, r1}
 8000648:	8811      	ldrh	r1, [r2, #0]
 800064a:	8019      	strh	r1, [r3, #0]
 800064c:	7892      	ldrb	r2, [r2, #2]
 800064e:	709a      	strb	r2, [r3, #2]
 8000650:	e02b      	b.n	80006aa <HAL_TIM_OC_DelayElapsedCallback+0x466>
          }
          else
          {

            /* Read 2 bytes from the temperature register */
            ret = HAL_I2C_Master_Receive(&hi2c1, ADT7410_4, buf, 2,
 8000652:	2396      	movs	r3, #150	; 0x96
 8000654:	b299      	uxth	r1, r3
 8000656:	2527      	movs	r5, #39	; 0x27
 8000658:	197c      	adds	r4, r7, r5
 800065a:	2608      	movs	r6, #8
 800065c:	19ba      	adds	r2, r7, r6
 800065e:	48c1      	ldr	r0, [pc, #772]	; (8000964 <HAL_TIM_OC_DelayElapsedCallback+0x720>)
 8000660:	23fa      	movs	r3, #250	; 0xfa
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2302      	movs	r3, #2
 8000668:	f002 ff22 	bl	80034b0 <HAL_I2C_Master_Receive>
 800066c:	0003      	movs	r3, r0
 800066e:	7023      	strb	r3, [r4, #0]
                                         1000);
            if (ret != HAL_OK)
 8000670:	197b      	adds	r3, r7, r5
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d008      	beq.n	800068a <HAL_TIM_OC_DelayElapsedCallback+0x446>
            {
              strcpy((char *)buf, "Error Rx\r\n");
 8000678:	19bb      	adds	r3, r7, r6
 800067a:	4abc      	ldr	r2, [pc, #752]	; (800096c <HAL_TIM_OC_DelayElapsedCallback+0x728>)
 800067c:	ca03      	ldmia	r2!, {r0, r1}
 800067e:	c303      	stmia	r3!, {r0, r1}
 8000680:	8811      	ldrh	r1, [r2, #0]
 8000682:	8019      	strh	r1, [r3, #0]
 8000684:	7892      	ldrb	r2, [r2, #2]
 8000686:	709a      	strb	r2, [r3, #2]
 8000688:	e00f      	b.n	80006aa <HAL_TIM_OC_DelayElapsedCallback+0x466>
            }
            else
            {

              output4 = (int16_t)(buf[0] << 8);
 800068a:	2008      	movs	r0, #8
 800068c:	183b      	adds	r3, r7, r0
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	021a      	lsls	r2, r3, #8
 8000692:	2138      	movs	r1, #56	; 0x38
 8000694:	187b      	adds	r3, r7, r1
 8000696:	801a      	strh	r2, [r3, #0]
              output4 = (output4 | buf[1]) >> 3;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2200      	movs	r2, #0
 800069c:	5e9b      	ldrsh	r3, [r3, r2]
 800069e:	183a      	adds	r2, r7, r0
 80006a0:	7852      	ldrb	r2, [r2, #1]
 80006a2:	4313      	orrs	r3, r2
 80006a4:	10da      	asrs	r2, r3, #3
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	801a      	strh	r2, [r3, #0]
            }
          }

          HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcResultsDMA,
 80006aa:	2311      	movs	r3, #17
 80006ac:	001a      	movs	r2, r3
 80006ae:	49b0      	ldr	r1, [pc, #704]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 80006b0:	4bb0      	ldr	r3, [pc, #704]	; (8000974 <HAL_TIM_OC_DelayElapsedCallback+0x730>)
 80006b2:	0018      	movs	r0, r3
 80006b4:	f001 fd76 	bl	80021a4 <HAL_ADC_Start_DMA>
                            adcChannelCount);

          uint16_t PA1 = adcResultsDMA[1];       // ADC_IN1, BUS_Vmon: instrument bus voltage monitor
 80006b8:	2124      	movs	r1, #36	; 0x24
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	4aac      	ldr	r2, [pc, #688]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 80006be:	8852      	ldrh	r2, [r2, #2]
 80006c0:	801a      	strh	r2, [r3, #0]
          uint16_t PA2 = adcResultsDMA[2];       // ADC_IN2, BUS_Imon: instrument bus current monitor
 80006c2:	2022      	movs	r0, #34	; 0x22
 80006c4:	183b      	adds	r3, r7, r0
 80006c6:	4aaa      	ldr	r2, [pc, #680]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 80006c8:	8892      	ldrh	r2, [r2, #4]
 80006ca:	801a      	strh	r2, [r3, #0]
          uint16_t PA3 = adcResultsDMA[3];       // ADC_IN3, 3v3_mon: Accurate 5V for ADC monitor
 80006cc:	2420      	movs	r4, #32
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	4aa7      	ldr	r2, [pc, #668]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 80006d2:	88d2      	ldrh	r2, [r2, #6]
 80006d4:	801a      	strh	r2, [r3, #0]
          uint16_t PA5 = adcResultsDMA[4];       // ADC_IN5, n150v_mon: n150 voltage monitor
 80006d6:	251e      	movs	r5, #30
 80006d8:	197b      	adds	r3, r7, r5
 80006da:	4aa5      	ldr	r2, [pc, #660]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 80006dc:	8912      	ldrh	r2, [r2, #8]
 80006de:	801a      	strh	r2, [r3, #0]
          uint16_t PA6 = adcResultsDMA[5];       // ADC_IN6, n800v_mon: n800 voltage monitor
 80006e0:	261c      	movs	r6, #28
 80006e2:	19bb      	adds	r3, r7, r6
 80006e4:	4aa2      	ldr	r2, [pc, #648]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 80006e6:	8952      	ldrh	r2, [r2, #10]
 80006e8:	801a      	strh	r2, [r3, #0]
          uint16_t PC0 = adcResultsDMA[9];       // ADC_IN10, 2v5_mon: 2.5v voltage monitor
 80006ea:	231a      	movs	r3, #26
 80006ec:	18fb      	adds	r3, r7, r3
 80006ee:	4aa0      	ldr	r2, [pc, #640]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 80006f0:	8a52      	ldrh	r2, [r2, #18]
 80006f2:	801a      	strh	r2, [r3, #0]
          uint16_t PC1 = adcResultsDMA[10];      // ADC_IN11, n5v_mon: n5v voltage monitor
 80006f4:	2218      	movs	r2, #24
 80006f6:	18bb      	adds	r3, r7, r2
 80006f8:	4a9d      	ldr	r2, [pc, #628]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 80006fa:	8a92      	ldrh	r2, [r2, #20]
 80006fc:	801a      	strh	r2, [r3, #0]
          uint16_t PC2 = adcResultsDMA[11];      // ADC_IN12, 5v_mon: 5v voltage monitor
 80006fe:	2316      	movs	r3, #22
 8000700:	18fb      	adds	r3, r7, r3
 8000702:	4a9b      	ldr	r2, [pc, #620]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 8000704:	8ad2      	ldrh	r2, [r2, #22]
 8000706:	801a      	strh	r2, [r3, #0]
          uint16_t PC3 = adcResultsDMA[12];      // ADC_IN13, n3v3_mon: n3v3 voltage monitor
 8000708:	2214      	movs	r2, #20
 800070a:	18bb      	adds	r3, r7, r2
 800070c:	4a98      	ldr	r2, [pc, #608]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 800070e:	8b12      	ldrh	r2, [r2, #24]
 8000710:	801a      	strh	r2, [r3, #0]
          uint16_t PC4 = adcResultsDMA[13];      // ADC_IN14, 5vref_mon: 5v reference voltage monitor
 8000712:	2312      	movs	r3, #18
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	4a96      	ldr	r2, [pc, #600]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 8000718:	8b52      	ldrh	r2, [r2, #26]
 800071a:	801a      	strh	r2, [r3, #0]
          uint16_t PC5 = adcResultsDMA[14];      // ADC_IN15, 15v_mon: 15v voltage monitor
 800071c:	2210      	movs	r2, #16
 800071e:	18bb      	adds	r3, r7, r2
 8000720:	4a93      	ldr	r2, [pc, #588]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 8000722:	8b92      	ldrh	r2, [r2, #28]
 8000724:	801a      	strh	r2, [r3, #0]
          uint16_t MCU_TEMP = adcResultsDMA[15]; //(internally connected) ADC_IN16, VSENSE
 8000726:	230e      	movs	r3, #14
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	4a91      	ldr	r2, [pc, #580]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 800072c:	8bd2      	ldrh	r2, [r2, #30]
 800072e:	801a      	strh	r2, [r3, #0]
          uint16_t MCU_VREF = adcResultsDMA[16]; //(internally connected) ADC_IN17, VREFINT
 8000730:	220c      	movs	r2, #12
 8000732:	18bb      	adds	r3, r7, r2
 8000734:	4a8e      	ldr	r2, [pc, #568]	; (8000970 <HAL_TIM_OC_DelayElapsedCallback+0x72c>)
 8000736:	8c12      	ldrh	r2, [r2, #32]
 8000738:	801a      	strh	r2, [r3, #0]


          hk_buf[0] = hk_sync;                     // HK SYNC 0xCC MSB					0 SYNC
 800073a:	22cc      	movs	r2, #204	; 0xcc
 800073c:	4b8e      	ldr	r3, [pc, #568]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 800073e:	701a      	strb	r2, [r3, #0]
          hk_buf[1] = hk_sync;                     // HK SYNC 0xCC LSB
 8000740:	22cc      	movs	r2, #204	; 0xcc
 8000742:	4b8d      	ldr	r3, [pc, #564]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000744:	705a      	strb	r2, [r3, #1]
          hk_buf[2] = ((hk_seq & 0xFF00) >> 8);    // HK SEQ # MSB		1 SEQUENCE
 8000746:	4b8d      	ldr	r3, [pc, #564]	; (800097c <HAL_TIM_OC_DelayElapsedCallback+0x738>)
 8000748:	881b      	ldrh	r3, [r3, #0]
 800074a:	0a1b      	lsrs	r3, r3, #8
 800074c:	b29b      	uxth	r3, r3
 800074e:	b2da      	uxtb	r2, r3
 8000750:	4b89      	ldr	r3, [pc, #548]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000752:	709a      	strb	r2, [r3, #2]
          hk_buf[3] = (hk_seq & 0xFF);             // HK SEQ # LSB
 8000754:	4b89      	ldr	r3, [pc, #548]	; (800097c <HAL_TIM_OC_DelayElapsedCallback+0x738>)
 8000756:	881b      	ldrh	r3, [r3, #0]
 8000758:	b2da      	uxtb	r2, r3
 800075a:	4b87      	ldr	r3, [pc, #540]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 800075c:	70da      	strb	r2, [r3, #3]
          hk_buf[4] = ((MCU_TEMP & 0xFF00) >> 8); // VSENSE MSB		13 VSENSE
 800075e:	230e      	movs	r3, #14
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	881b      	ldrh	r3, [r3, #0]
 8000764:	0a1b      	lsrs	r3, r3, #8
 8000766:	b29b      	uxth	r3, r3
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4b83      	ldr	r3, [pc, #524]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 800076c:	711a      	strb	r2, [r3, #4]
          hk_buf[5] = (MCU_TEMP & 0xFF);          // VSENSE LSB
 800076e:	230e      	movs	r3, #14
 8000770:	18fb      	adds	r3, r7, r3
 8000772:	881b      	ldrh	r3, [r3, #0]
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4b80      	ldr	r3, [pc, #512]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000778:	715a      	strb	r2, [r3, #5]
          hk_buf[6] = ((MCU_VREF & 0xFF00) >> 8);
 800077a:	220c      	movs	r2, #12
 800077c:	18bb      	adds	r3, r7, r2
 800077e:	881b      	ldrh	r3, [r3, #0]
 8000780:	0a1b      	lsrs	r3, r3, #8
 8000782:	b29b      	uxth	r3, r3
 8000784:	b2da      	uxtb	r2, r3
 8000786:	4b7c      	ldr	r3, [pc, #496]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000788:	719a      	strb	r2, [r3, #6]
          hk_buf[7] = (MCU_VREF & 0xFF);
 800078a:	220c      	movs	r2, #12
 800078c:	18bb      	adds	r3, r7, r2
 800078e:	881b      	ldrh	r3, [r3, #0]
 8000790:	b2da      	uxtb	r2, r3
 8000792:	4b79      	ldr	r3, [pc, #484]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000794:	71da      	strb	r2, [r3, #7]
          hk_buf[8] = ((output1 & 0xFF00) >> 8);
 8000796:	233e      	movs	r3, #62	; 0x3e
 8000798:	18fb      	adds	r3, r7, r3
 800079a:	2200      	movs	r2, #0
 800079c:	5e9b      	ldrsh	r3, [r3, r2]
 800079e:	121b      	asrs	r3, r3, #8
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	4b75      	ldr	r3, [pc, #468]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80007a4:	721a      	strb	r2, [r3, #8]
          hk_buf[9] = (output1 & 0xFF);
 80007a6:	233e      	movs	r3, #62	; 0x3e
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	881b      	ldrh	r3, [r3, #0]
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	4b72      	ldr	r3, [pc, #456]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80007b0:	725a      	strb	r2, [r3, #9]
          hk_buf[10] = ((output2 & 0xFF00) >> 8);
 80007b2:	233c      	movs	r3, #60	; 0x3c
 80007b4:	18fb      	adds	r3, r7, r3
 80007b6:	2200      	movs	r2, #0
 80007b8:	5e9b      	ldrsh	r3, [r3, r2]
 80007ba:	121b      	asrs	r3, r3, #8
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b6e      	ldr	r3, [pc, #440]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80007c0:	729a      	strb	r2, [r3, #10]
          hk_buf[11] = (output2 & 0xFF);
 80007c2:	233c      	movs	r3, #60	; 0x3c
 80007c4:	18fb      	adds	r3, r7, r3
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	b2da      	uxtb	r2, r3
 80007ca:	4b6b      	ldr	r3, [pc, #428]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80007cc:	72da      	strb	r2, [r3, #11]
          hk_buf[12] = ((output3 & 0xFF00) >> 8);
 80007ce:	233a      	movs	r3, #58	; 0x3a
 80007d0:	18fb      	adds	r3, r7, r3
 80007d2:	2200      	movs	r2, #0
 80007d4:	5e9b      	ldrsh	r3, [r3, r2]
 80007d6:	121b      	asrs	r3, r3, #8
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4b67      	ldr	r3, [pc, #412]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80007dc:	731a      	strb	r2, [r3, #12]
          hk_buf[13] = (output3 & 0xFF);
 80007de:	233a      	movs	r3, #58	; 0x3a
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	881b      	ldrh	r3, [r3, #0]
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	4b64      	ldr	r3, [pc, #400]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80007e8:	735a      	strb	r2, [r3, #13]
          hk_buf[14] = ((output4 & 0xFF00) >> 8);
 80007ea:	2338      	movs	r3, #56	; 0x38
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	2200      	movs	r2, #0
 80007f0:	5e9b      	ldrsh	r3, [r3, r2]
 80007f2:	121b      	asrs	r3, r3, #8
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4b60      	ldr	r3, [pc, #384]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80007f8:	739a      	strb	r2, [r3, #14]
          hk_buf[15] = (output4 & 0xFF);
 80007fa:	2338      	movs	r3, #56	; 0x38
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	881b      	ldrh	r3, [r3, #0]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4b5d      	ldr	r3, [pc, #372]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000804:	73da      	strb	r2, [r3, #15]
          hk_buf[16] = ((PA1 & 0xFF00) >> 8);       // BUS_Vmon MSB			2 BUS_VMON PA1
 8000806:	187b      	adds	r3, r7, r1
 8000808:	881b      	ldrh	r3, [r3, #0]
 800080a:	0a1b      	lsrs	r3, r3, #8
 800080c:	b29b      	uxth	r3, r3
 800080e:	b2da      	uxtb	r2, r3
 8000810:	4b59      	ldr	r3, [pc, #356]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000812:	741a      	strb	r2, [r3, #16]
          hk_buf[17] = (PA1 & 0xFF);                // BUS_Vmon LSB
 8000814:	187b      	adds	r3, r7, r1
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	b2da      	uxtb	r2, r3
 800081a:	4b57      	ldr	r3, [pc, #348]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 800081c:	745a      	strb	r2, [r3, #17]
          hk_buf[18] = ((PA2 & 0xFF00) >> 8);       // BUS_Imon MSB			3 BUS_IMON PA2
 800081e:	183b      	adds	r3, r7, r0
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	0a1b      	lsrs	r3, r3, #8
 8000824:	b29b      	uxth	r3, r3
 8000826:	b2da      	uxtb	r2, r3
 8000828:	4b53      	ldr	r3, [pc, #332]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 800082a:	749a      	strb	r2, [r3, #18]
          hk_buf[19] = (PA2 & 0xFF);                // BUS_Imon LSB
 800082c:	183b      	adds	r3, r7, r0
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	b2da      	uxtb	r2, r3
 8000832:	4b51      	ldr	r3, [pc, #324]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000834:	74da      	strb	r2, [r3, #19]
          hk_buf[20] = ((PC0 & 0xFF00) >> 8);      	// 2v5_mon MSB			7 2V5_MON PC0
 8000836:	211a      	movs	r1, #26
 8000838:	187b      	adds	r3, r7, r1
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	0a1b      	lsrs	r3, r3, #8
 800083e:	b29b      	uxth	r3, r3
 8000840:	b2da      	uxtb	r2, r3
 8000842:	4b4d      	ldr	r3, [pc, #308]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000844:	751a      	strb	r2, [r3, #20]
          hk_buf[21] = (PC0 & 0xFF);               	// 2v5_mon LSB
 8000846:	187b      	adds	r3, r7, r1
 8000848:	881b      	ldrh	r3, [r3, #0]
 800084a:	b2da      	uxtb	r2, r3
 800084c:	4b4a      	ldr	r3, [pc, #296]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 800084e:	755a      	strb	r2, [r3, #21]
          hk_buf[22] = ((PA3 & 0xFF00) >> 8);       // 3v3_mon MSB			4 3v3_MON PA3
 8000850:	193b      	adds	r3, r7, r4
 8000852:	881b      	ldrh	r3, [r3, #0]
 8000854:	0a1b      	lsrs	r3, r3, #8
 8000856:	b29b      	uxth	r3, r3
 8000858:	b2da      	uxtb	r2, r3
 800085a:	4b47      	ldr	r3, [pc, #284]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 800085c:	759a      	strb	r2, [r3, #22]
          hk_buf[23] = (PA3 & 0xFF);                // 3v3_mon LSB
 800085e:	193b      	adds	r3, r7, r4
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	b2da      	uxtb	r2, r3
 8000864:	4b44      	ldr	r3, [pc, #272]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000866:	75da      	strb	r2, [r3, #23]
          hk_buf[24] = ((PC2 & 0xFF00) >> 8);      	// 5v_mon MSB			9 5V_MON PC2
 8000868:	2016      	movs	r0, #22
 800086a:	183b      	adds	r3, r7, r0
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	0a1b      	lsrs	r3, r3, #8
 8000870:	b29b      	uxth	r3, r3
 8000872:	b2da      	uxtb	r2, r3
 8000874:	4b40      	ldr	r3, [pc, #256]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000876:	761a      	strb	r2, [r3, #24]
          hk_buf[25] = (PC2 & 0xFF);               	// 5v_mon LSB
 8000878:	183b      	adds	r3, r7, r0
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	b2da      	uxtb	r2, r3
 800087e:	4b3e      	ldr	r3, [pc, #248]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000880:	765a      	strb	r2, [r3, #25]
          hk_buf[26] = ((PC3 & 0xFF00) >> 8);      	// n3v3_mon MSB			10 N3V3_MON PC3
 8000882:	2014      	movs	r0, #20
 8000884:	183b      	adds	r3, r7, r0
 8000886:	881b      	ldrh	r3, [r3, #0]
 8000888:	0a1b      	lsrs	r3, r3, #8
 800088a:	b29b      	uxth	r3, r3
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4b3a      	ldr	r3, [pc, #232]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000890:	769a      	strb	r2, [r3, #26]
          hk_buf[27] = (PC3 & 0xFF);               	// n3v3_mon LSB
 8000892:	183b      	adds	r3, r7, r0
 8000894:	881b      	ldrh	r3, [r3, #0]
 8000896:	b2da      	uxtb	r2, r3
 8000898:	4b37      	ldr	r3, [pc, #220]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 800089a:	76da      	strb	r2, [r3, #27]
          hk_buf[28] = ((PC1 & 0xFF00) >> 8);      	// n5v_mon MSB			8 N5V_MON PC1
 800089c:	2118      	movs	r1, #24
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	881b      	ldrh	r3, [r3, #0]
 80008a2:	0a1b      	lsrs	r3, r3, #8
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	4b33      	ldr	r3, [pc, #204]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80008aa:	771a      	strb	r2, [r3, #28]
          hk_buf[29] = (PC1 & 0xFF);               	// n5v_mon LSB
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	881b      	ldrh	r3, [r3, #0]
 80008b0:	b2da      	uxtb	r2, r3
 80008b2:	4b31      	ldr	r3, [pc, #196]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80008b4:	775a      	strb	r2, [r3, #29]
          hk_buf[30] = ((PC5 & 0xFF00) >> 8);      	// 15v_mon MSB			12 15V_MON PC5
 80008b6:	2110      	movs	r1, #16
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	881b      	ldrh	r3, [r3, #0]
 80008bc:	0a1b      	lsrs	r3, r3, #8
 80008be:	b29b      	uxth	r3, r3
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	4b2d      	ldr	r3, [pc, #180]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80008c4:	779a      	strb	r2, [r3, #30]
          hk_buf[31] = (PC5 & 0xFF);               	// 15v_mon LSB
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	881b      	ldrh	r3, [r3, #0]
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	4b2a      	ldr	r3, [pc, #168]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80008ce:	77da      	strb	r2, [r3, #31]
          hk_buf[32] = ((PC4 & 0xFF00) >> 8);      	// 5vref_mon MSB		11 5VREF_MON PC4
 80008d0:	2012      	movs	r0, #18
 80008d2:	183b      	adds	r3, r7, r0
 80008d4:	881b      	ldrh	r3, [r3, #0]
 80008d6:	0a1b      	lsrs	r3, r3, #8
 80008d8:	b29b      	uxth	r3, r3
 80008da:	b2d9      	uxtb	r1, r3
 80008dc:	4b26      	ldr	r3, [pc, #152]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80008de:	2220      	movs	r2, #32
 80008e0:	5499      	strb	r1, [r3, r2]
          hk_buf[33] = (PC4 & 0xFF);               	// 5vref_mon LSB
 80008e2:	183b      	adds	r3, r7, r0
 80008e4:	881b      	ldrh	r3, [r3, #0]
 80008e6:	b2d9      	uxtb	r1, r3
 80008e8:	4b23      	ldr	r3, [pc, #140]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80008ea:	2221      	movs	r2, #33	; 0x21
 80008ec:	5499      	strb	r1, [r3, r2]
          hk_buf[34] = ((PA5 & 0xFF00) >> 8);      	// n150v_mon MSB		5 N150V_MON PA5
 80008ee:	197b      	adds	r3, r7, r5
 80008f0:	881b      	ldrh	r3, [r3, #0]
 80008f2:	0a1b      	lsrs	r3, r3, #8
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	b2d9      	uxtb	r1, r3
 80008f8:	4b1f      	ldr	r3, [pc, #124]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 80008fa:	2222      	movs	r2, #34	; 0x22
 80008fc:	5499      	strb	r1, [r3, r2]
          hk_buf[35] = (PA5 & 0xFF);               	// n150v_mon LSB
 80008fe:	197b      	adds	r3, r7, r5
 8000900:	881b      	ldrh	r3, [r3, #0]
 8000902:	b2d9      	uxtb	r1, r3
 8000904:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000906:	2223      	movs	r2, #35	; 0x23
 8000908:	5499      	strb	r1, [r3, r2]
          hk_buf[36] = ((PA6 & 0xFF00) >> 8);      	// n800v_mon MSB		6 N800V_MON PA6
 800090a:	19bb      	adds	r3, r7, r6
 800090c:	881b      	ldrh	r3, [r3, #0]
 800090e:	0a1b      	lsrs	r3, r3, #8
 8000910:	b29b      	uxth	r3, r3
 8000912:	b2d9      	uxtb	r1, r3
 8000914:	4b18      	ldr	r3, [pc, #96]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000916:	2224      	movs	r2, #36	; 0x24
 8000918:	5499      	strb	r1, [r3, r2]
          hk_buf[37] = (PA6 & 0xFF);               	// n800v_mon LSB
 800091a:	19bb      	adds	r3, r7, r6
 800091c:	881b      	ldrh	r3, [r3, #0]
 800091e:	b2d9      	uxtb	r1, r3
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000922:	2225      	movs	r2, #37	; 0x25
 8000924:	5499      	strb	r1, [r3, r2]


          HAL_UART_Transmit(&huart1, hk_buf, sizeof(hk_buf), 100);
 8000926:	4914      	ldr	r1, [pc, #80]	; (8000978 <HAL_TIM_OC_DelayElapsedCallback+0x734>)
 8000928:	4815      	ldr	r0, [pc, #84]	; (8000980 <HAL_TIM_OC_DelayElapsedCallback+0x73c>)
 800092a:	2364      	movs	r3, #100	; 0x64
 800092c:	2226      	movs	r2, #38	; 0x26
 800092e:	f005 fb2d 	bl	8005f8c <HAL_UART_Transmit>


          hk_seq++;
 8000932:	4b12      	ldr	r3, [pc, #72]	; (800097c <HAL_TIM_OC_DelayElapsedCallback+0x738>)
 8000934:	881b      	ldrh	r3, [r3, #0]
 8000936:	3301      	adds	r3, #1
 8000938:	b29a      	uxth	r2, r3
 800093a:	4b10      	ldr	r3, [pc, #64]	; (800097c <HAL_TIM_OC_DelayElapsedCallback+0x738>)
 800093c:	801a      	strh	r2, [r3, #0]
          HK_COUNTER = 0;
 800093e:	4b11      	ldr	r3, [pc, #68]	; (8000984 <HAL_TIM_OC_DelayElapsedCallback+0x740>)
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
          if (hk_seq == 65535) {
 8000944:	4b0d      	ldr	r3, [pc, #52]	; (800097c <HAL_TIM_OC_DelayElapsedCallback+0x738>)
 8000946:	881b      	ldrh	r3, [r3, #0]
 8000948:	4a0f      	ldr	r2, [pc, #60]	; (8000988 <HAL_TIM_OC_DelayElapsedCallback+0x744>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d000      	beq.n	8000950 <HAL_TIM_OC_DelayElapsedCallback+0x70c>
 800094e:	e082      	b.n	8000a56 <HAL_TIM_OC_DelayElapsedCallback+0x812>
        	  hk_seq = 0;
 8000950:	4b0a      	ldr	r3, [pc, #40]	; (800097c <HAL_TIM_OC_DelayElapsedCallback+0x738>)
 8000952:	2200      	movs	r2, #0
 8000954:	801a      	strh	r2, [r3, #0]
      }
    }
  }

  /* Timer 3 also called but doesn't need to do anything on IT */
}
 8000956:	e07e      	b.n	8000a56 <HAL_TIM_OC_DelayElapsedCallback+0x812>
          HK_COUNTER++;
 8000958:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <HAL_TIM_OC_DelayElapsedCallback+0x740>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	1c5a      	adds	r2, r3, #1
 800095e:	4b09      	ldr	r3, [pc, #36]	; (8000984 <HAL_TIM_OC_DelayElapsedCallback+0x740>)
 8000960:	601a      	str	r2, [r3, #0]
}
 8000962:	e078      	b.n	8000a56 <HAL_TIM_OC_DelayElapsedCallback+0x812>
 8000964:	200000e8 	.word	0x200000e8
 8000968:	080074d0 	.word	0x080074d0
 800096c:	080074dc 	.word	0x080074dc
 8000970:	2000031c 	.word	0x2000031c
 8000974:	20000050 	.word	0x20000050
 8000978:	20000360 	.word	0x20000360
 800097c:	20000386 	.word	0x20000386
 8000980:	2000028c 	.word	0x2000028c
 8000984:	20000390 	.word	0x20000390
 8000988:	0000ffff 	.word	0x0000ffff
  else if (htim == &htim1)
 800098c:	687a      	ldr	r2, [r7, #4]
 800098e:	4b34      	ldr	r3, [pc, #208]	; (8000a60 <HAL_TIM_OC_DelayElapsedCallback+0x81c>)
 8000990:	429a      	cmp	r2, r3
 8000992:	d160      	bne.n	8000a56 <HAL_TIM_OC_DelayElapsedCallback+0x812>
      if (PMT_ON)
 8000994:	4b33      	ldr	r3, [pc, #204]	; (8000a64 <HAL_TIM_OC_DelayElapsedCallback+0x820>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d05c      	beq.n	8000a56 <HAL_TIM_OC_DelayElapsedCallback+0x812>
    	if (PMT_COUNTER == PMT_CADENCE) {
 800099c:	4b32      	ldr	r3, [pc, #200]	; (8000a68 <HAL_TIM_OC_DelayElapsedCallback+0x824>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	001a      	movs	r2, r3
 80009a2:	4b32      	ldr	r3, [pc, #200]	; (8000a6c <HAL_TIM_OC_DelayElapsedCallback+0x828>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	429a      	cmp	r2, r3
 80009a8:	d150      	bne.n	8000a4c <HAL_TIM_OC_DelayElapsedCallback+0x808>
    		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8));
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	2380      	movs	r3, #128	; 0x80
 80009ae:	005a      	lsls	r2, r3, #1
 80009b0:	2390      	movs	r3, #144	; 0x90
 80009b2:	05db      	lsls	r3, r3, #23
 80009b4:	0011      	movs	r1, r2
 80009b6:	0018      	movs	r0, r3
 80009b8:	f002 fba2 	bl	8003100 <HAL_GPIO_ReadPin>
 80009bc:	1e03      	subs	r3, r0, #0
 80009be:	d1f5      	bne.n	80009ac <HAL_TIM_OC_DelayElapsedCallback+0x768>
    		HAL_SPI_Transmit(&hspi1, (uint8_t * ) &WRITE, 1, 1);
 80009c0:	492b      	ldr	r1, [pc, #172]	; (8000a70 <HAL_TIM_OC_DelayElapsedCallback+0x82c>)
 80009c2:	482c      	ldr	r0, [pc, #176]	; (8000a74 <HAL_TIM_OC_DelayElapsedCallback+0x830>)
 80009c4:	2301      	movs	r3, #1
 80009c6:	2201      	movs	r2, #1
 80009c8:	f003 ff40 	bl	800484c <HAL_SPI_Transmit>
    		SPI1->CR1 &= ~(1<<10); // THIS IS NEEDED TO STOP SPI1_SCK FROM GENERATING CLOCK PULSES
 80009cc:	4b2a      	ldr	r3, [pc, #168]	; (8000a78 <HAL_TIM_OC_DelayElapsedCallback+0x834>)
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	4b29      	ldr	r3, [pc, #164]	; (8000a78 <HAL_TIM_OC_DelayElapsedCallback+0x834>)
 80009d2:	492a      	ldr	r1, [pc, #168]	; (8000a7c <HAL_TIM_OC_DelayElapsedCallback+0x838>)
 80009d4:	400a      	ands	r2, r1
 80009d6:	601a      	str	r2, [r3, #0]
    		while (!(SPI1->SR));
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	4b27      	ldr	r3, [pc, #156]	; (8000a78 <HAL_TIM_OC_DelayElapsedCallback+0x834>)
 80009dc:	689b      	ldr	r3, [r3, #8]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d0fb      	beq.n	80009da <HAL_TIM_OC_DelayElapsedCallback+0x796>
    		pmt_raw = SPI1->DR;
 80009e2:	4b25      	ldr	r3, [pc, #148]	; (8000a78 <HAL_TIM_OC_DelayElapsedCallback+0x834>)
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	001a      	movs	r2, r3
 80009e8:	4b25      	ldr	r3, [pc, #148]	; (8000a80 <HAL_TIM_OC_DelayElapsedCallback+0x83c>)
 80009ea:	601a      	str	r2, [r3, #0]
    		int r = pmt_raw;
 80009ec:	4b24      	ldr	r3, [pc, #144]	; (8000a80 <HAL_TIM_OC_DelayElapsedCallback+0x83c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	637b      	str	r3, [r7, #52]	; 0x34
    		pmt_buf[0] = pmt_sync;
 80009f2:	22bb      	movs	r2, #187	; 0xbb
 80009f4:	4b23      	ldr	r3, [pc, #140]	; (8000a84 <HAL_TIM_OC_DelayElapsedCallback+0x840>)
 80009f6:	701a      	strb	r2, [r3, #0]
    		pmt_buf[1] = pmt_sync;
 80009f8:	22bb      	movs	r2, #187	; 0xbb
 80009fa:	4b22      	ldr	r3, [pc, #136]	; (8000a84 <HAL_TIM_OC_DelayElapsedCallback+0x840>)
 80009fc:	705a      	strb	r2, [r3, #1]
    		pmt_buf[2] = ((pmt_seq & 0xFF00) >> 8);
 80009fe:	4b22      	ldr	r3, [pc, #136]	; (8000a88 <HAL_TIM_OC_DelayElapsedCallback+0x844>)
 8000a00:	881b      	ldrh	r3, [r3, #0]
 8000a02:	0a1b      	lsrs	r3, r3, #8
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	b2da      	uxtb	r2, r3
 8000a08:	4b1e      	ldr	r3, [pc, #120]	; (8000a84 <HAL_TIM_OC_DelayElapsedCallback+0x840>)
 8000a0a:	709a      	strb	r2, [r3, #2]
    		pmt_buf[3] = (pmt_seq & 0xFF);
 8000a0c:	4b1e      	ldr	r3, [pc, #120]	; (8000a88 <HAL_TIM_OC_DelayElapsedCallback+0x844>)
 8000a0e:	881b      	ldrh	r3, [r3, #0]
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	4b1c      	ldr	r3, [pc, #112]	; (8000a84 <HAL_TIM_OC_DelayElapsedCallback+0x840>)
 8000a14:	70da      	strb	r2, [r3, #3]
    		pmt_buf[4] = ((pmt_raw & 0xFF00) >> 8);
 8000a16:	4b1a      	ldr	r3, [pc, #104]	; (8000a80 <HAL_TIM_OC_DelayElapsedCallback+0x83c>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	121b      	asrs	r3, r3, #8
 8000a1c:	b2da      	uxtb	r2, r3
 8000a1e:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <HAL_TIM_OC_DelayElapsedCallback+0x840>)
 8000a20:	711a      	strb	r2, [r3, #4]
    		pmt_buf[5] = (pmt_raw & 0xFF);
 8000a22:	4b17      	ldr	r3, [pc, #92]	; (8000a80 <HAL_TIM_OC_DelayElapsedCallback+0x83c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	4b16      	ldr	r3, [pc, #88]	; (8000a84 <HAL_TIM_OC_DelayElapsedCallback+0x840>)
 8000a2a:	715a      	strb	r2, [r3, #5]
        	HAL_UART_Transmit(&huart1, pmt_buf, sizeof(pmt_buf), 100);
 8000a2c:	4915      	ldr	r1, [pc, #84]	; (8000a84 <HAL_TIM_OC_DelayElapsedCallback+0x840>)
 8000a2e:	4817      	ldr	r0, [pc, #92]	; (8000a8c <HAL_TIM_OC_DelayElapsedCallback+0x848>)
 8000a30:	2364      	movs	r3, #100	; 0x64
 8000a32:	2206      	movs	r2, #6
 8000a34:	f005 faaa 	bl	8005f8c <HAL_UART_Transmit>
    		pmt_seq++;
 8000a38:	4b13      	ldr	r3, [pc, #76]	; (8000a88 <HAL_TIM_OC_DelayElapsedCallback+0x844>)
 8000a3a:	881b      	ldrh	r3, [r3, #0]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	b29a      	uxth	r2, r3
 8000a40:	4b11      	ldr	r3, [pc, #68]	; (8000a88 <HAL_TIM_OC_DelayElapsedCallback+0x844>)
 8000a42:	801a      	strh	r2, [r3, #0]
    		PMT_COUNTER = 0;
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <HAL_TIM_OC_DelayElapsedCallback+0x828>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
}
 8000a4a:	e004      	b.n	8000a56 <HAL_TIM_OC_DelayElapsedCallback+0x812>
    		PMT_COUNTER++;
 8000a4c:	4b07      	ldr	r3, [pc, #28]	; (8000a6c <HAL_TIM_OC_DelayElapsedCallback+0x828>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	1c5a      	adds	r2, r3, #1
 8000a52:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_TIM_OC_DelayElapsedCallback+0x828>)
 8000a54:	601a      	str	r2, [r3, #0]
}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	b011      	add	sp, #68	; 0x44
 8000a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	200001fc 	.word	0x200001fc
 8000a64:	20000020 	.word	0x20000020
 8000a68:	20000024 	.word	0x20000024
 8000a6c:	2000038c 	.word	0x2000038c
 8000a70:	08007508 	.word	0x08007508
 8000a74:	20000134 	.word	0x20000134
 8000a78:	40013000 	.word	0x40013000
 8000a7c:	fffffbff 	.word	0xfffffbff
 8000a80:	20000340 	.word	0x20000340
 8000a84:	20000358 	.word	0x20000358
 8000a88:	2000035e 	.word	0x2000035e
 8000a8c:	2000028c 	.word	0x2000028c

08000a90 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]

  HAL_UART_Receive_IT(&huart1, rx_buf, 2);
 8000a98:	4982      	ldr	r1, [pc, #520]	; (8000ca4 <HAL_UART_RxCpltCallback+0x214>)
 8000a9a:	4b83      	ldr	r3, [pc, #524]	; (8000ca8 <HAL_UART_RxCpltCallback+0x218>)
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f005 fb1d 	bl	80060de <HAL_UART_Receive_IT>
  unsigned char key = rx_buf[0];
 8000aa4:	210f      	movs	r1, #15
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	4a7e      	ldr	r2, [pc, #504]	; (8000ca4 <HAL_UART_RxCpltCallback+0x214>)
 8000aaa:	7812      	ldrb	r2, [r2, #0]
 8000aac:	701a      	strb	r2, [r3, #0]
  unsigned char second = rx_buf[1];
 8000aae:	230e      	movs	r3, #14
 8000ab0:	18fb      	adds	r3, r7, r3
 8000ab2:	4a7c      	ldr	r2, [pc, #496]	; (8000ca4 <HAL_UART_RxCpltCallback+0x214>)
 8000ab4:	7852      	ldrb	r2, [r2, #1]
 8000ab6:	701a      	strb	r2, [r3, #0]
  switch (key)
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b21      	cmp	r3, #33	; 0x21
 8000abe:	d900      	bls.n	8000ac2 <HAL_UART_RxCpltCallback+0x32>
 8000ac0:	e0eb      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
 8000ac2:	009a      	lsls	r2, r3, #2
 8000ac4:	4b79      	ldr	r3, [pc, #484]	; (8000cac <HAL_UART_RxCpltCallback+0x21c>)
 8000ac6:	18d3      	adds	r3, r2, r3
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	469f      	mov	pc, r3
  {
  case 0x0B:
  {
    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8000acc:	4b78      	ldr	r3, [pc, #480]	; (8000cb0 <HAL_UART_RxCpltCallback+0x220>)
 8000ace:	2140      	movs	r1, #64	; 0x40
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f002 fb31 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000ad8:	e0df      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x0A:
  {
    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8000ada:	4b75      	ldr	r3, [pc, #468]	; (8000cb0 <HAL_UART_RxCpltCallback+0x220>)
 8000adc:	2140      	movs	r1, #64	; 0x40
 8000ade:	2200      	movs	r2, #0
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f002 fb2a 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000ae6:	e0d8      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }

  case 0x08:
  {
    HAL_GPIO_WritePin(gpios[9].gpio, gpios[9].pin, GPIO_PIN_SET);
 8000ae8:	4b71      	ldr	r3, [pc, #452]	; (8000cb0 <HAL_UART_RxCpltCallback+0x220>)
 8000aea:	2180      	movs	r1, #128	; 0x80
 8000aec:	2201      	movs	r2, #1
 8000aee:	0018      	movs	r0, r3
 8000af0:	f002 fb23 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000af4:	e0d1      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x09:
  {
    HAL_GPIO_WritePin(gpios[9].gpio, gpios[9].pin, GPIO_PIN_RESET);
 8000af6:	4b6e      	ldr	r3, [pc, #440]	; (8000cb0 <HAL_UART_RxCpltCallback+0x220>)
 8000af8:	2180      	movs	r1, #128	; 0x80
 8000afa:	2200      	movs	r2, #0
 8000afc:	0018      	movs	r0, r3
 8000afe:	f002 fb1c 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000b02:	e0ca      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x1B:
  {
    if (step < 7)
 8000b04:	4b6b      	ldr	r3, [pc, #428]	; (8000cb4 <HAL_UART_RxCpltCallback+0x224>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b06      	cmp	r3, #6
 8000b0a:	d900      	bls.n	8000b0e <HAL_UART_RxCpltCallback+0x7e>
 8000b0c:	e0c2      	b.n	8000c94 <HAL_UART_RxCpltCallback+0x204>
    {
      step++;
 8000b0e:	4b69      	ldr	r3, [pc, #420]	; (8000cb4 <HAL_UART_RxCpltCallback+0x224>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	3301      	adds	r3, #1
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	4b67      	ldr	r3, [pc, #412]	; (8000cb4 <HAL_UART_RxCpltCallback+0x224>)
 8000b18:	701a      	strb	r2, [r3, #0]
    }
    break;
 8000b1a:	e0bb      	b.n	8000c94 <HAL_UART_RxCpltCallback+0x204>
  }
  case 0x1C:
  {
    if (step > 0)
 8000b1c:	4b65      	ldr	r3, [pc, #404]	; (8000cb4 <HAL_UART_RxCpltCallback+0x224>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d100      	bne.n	8000b26 <HAL_UART_RxCpltCallback+0x96>
 8000b24:	e0b8      	b.n	8000c98 <HAL_UART_RxCpltCallback+0x208>
    {
      step--;
 8000b26:	4b63      	ldr	r3, [pc, #396]	; (8000cb4 <HAL_UART_RxCpltCallback+0x224>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	3b01      	subs	r3, #1
 8000b2c:	b2da      	uxtb	r2, r3
 8000b2e:	4b61      	ldr	r3, [pc, #388]	; (8000cb4 <HAL_UART_RxCpltCallback+0x224>)
 8000b30:	701a      	strb	r2, [r3, #0]
    }
    break;
 8000b32:	e0b1      	b.n	8000c98 <HAL_UART_RxCpltCallback+0x208>
  }
  case 0x1E: { // ERPA Cadence Multiplier
	  ERPA_CADENCE = rx_buf[1];
 8000b34:	4b5b      	ldr	r3, [pc, #364]	; (8000ca4 <HAL_UART_RxCpltCallback+0x214>)
 8000b36:	785a      	ldrb	r2, [r3, #1]
 8000b38:	4b5f      	ldr	r3, [pc, #380]	; (8000cb8 <HAL_UART_RxCpltCallback+0x228>)
 8000b3a:	701a      	strb	r2, [r3, #0]
	  ERPA_COUNTER = 0;
 8000b3c:	4b5f      	ldr	r3, [pc, #380]	; (8000cbc <HAL_UART_RxCpltCallback+0x22c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
	  break;
 8000b42:	e0aa      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x1F: { // PMT Cadence Multiplier
	  PMT_CADENCE = rx_buf[1];
 8000b44:	4b57      	ldr	r3, [pc, #348]	; (8000ca4 <HAL_UART_RxCpltCallback+0x214>)
 8000b46:	785a      	ldrb	r2, [r3, #1]
 8000b48:	4b5d      	ldr	r3, [pc, #372]	; (8000cc0 <HAL_UART_RxCpltCallback+0x230>)
 8000b4a:	701a      	strb	r2, [r3, #0]
	  PMT_COUNTER = 0;
 8000b4c:	4b5d      	ldr	r3, [pc, #372]	; (8000cc4 <HAL_UART_RxCpltCallback+0x234>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
	  break;
 8000b52:	e0a2      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x20: { // HK Cadence Multiplier
	  HK_CADENCE = rx_buf[1];
 8000b54:	4b53      	ldr	r3, [pc, #332]	; (8000ca4 <HAL_UART_RxCpltCallback+0x214>)
 8000b56:	785a      	ldrb	r2, [r3, #1]
 8000b58:	4b5b      	ldr	r3, [pc, #364]	; (8000cc8 <HAL_UART_RxCpltCallback+0x238>)
 8000b5a:	701a      	strb	r2, [r3, #0]
	  HK_COUNTER = 0;
 8000b5c:	4b5b      	ldr	r3, [pc, #364]	; (8000ccc <HAL_UART_RxCpltCallback+0x23c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
	  break;
 8000b62:	e09a      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x21:
  {

    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 8000b64:	4b5a      	ldr	r3, [pc, #360]	; (8000cd0 <HAL_UART_RxCpltCallback+0x240>)
 8000b66:	2120      	movs	r1, #32
 8000b68:	2201      	movs	r2, #1
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f002 fae5 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000b70:	e093      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x13:
  {

    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 8000b72:	4b57      	ldr	r3, [pc, #348]	; (8000cd0 <HAL_UART_RxCpltCallback+0x240>)
 8000b74:	2120      	movs	r1, #32
 8000b76:	2200      	movs	r2, #0
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f002 fade 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000b7e:	e08c      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x01:
  {
    HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000b80:	4b53      	ldr	r3, [pc, #332]	; (8000cd0 <HAL_UART_RxCpltCallback+0x240>)
 8000b82:	2140      	movs	r1, #64	; 0x40
 8000b84:	2201      	movs	r2, #1
 8000b86:	0018      	movs	r0, r3
 8000b88:	f002 fad7 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000b8c:	e085      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x14:
  {
    HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000b8e:	4b50      	ldr	r3, [pc, #320]	; (8000cd0 <HAL_UART_RxCpltCallback+0x240>)
 8000b90:	2140      	movs	r1, #64	; 0x40
 8000b92:	2200      	movs	r2, #0
 8000b94:	0018      	movs	r0, r3
 8000b96:	f002 fad0 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000b9a:	e07e      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x02:
  {
    HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8000b9c:	484d      	ldr	r0, [pc, #308]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000b9e:	2380      	movs	r3, #128	; 0x80
 8000ba0:	00db      	lsls	r3, r3, #3
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	0019      	movs	r1, r3
 8000ba6:	f002 fac8 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000baa:	e076      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x15:
  {
    HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000bac:	4849      	ldr	r0, [pc, #292]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	00db      	lsls	r3, r3, #3
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	0019      	movs	r1, r3
 8000bb6:	f002 fac0 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000bba:	e06e      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x03:
  {
    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000bbc:	4845      	ldr	r0, [pc, #276]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000bbe:	2380      	movs	r3, #128	; 0x80
 8000bc0:	019b      	lsls	r3, r3, #6
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	0019      	movs	r1, r3
 8000bc6:	f002 fab8 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000bca:	e066      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x16:
  {
    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000bcc:	4841      	ldr	r0, [pc, #260]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000bce:	2380      	movs	r3, #128	; 0x80
 8000bd0:	019b      	lsls	r3, r3, #6
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	0019      	movs	r1, r3
 8000bd6:	f002 fab0 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000bda:	e05e      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x04:
  {
    HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000bdc:	4b3d      	ldr	r3, [pc, #244]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000bde:	2180      	movs	r1, #128	; 0x80
 8000be0:	2201      	movs	r2, #1
 8000be2:	0018      	movs	r0, r3
 8000be4:	f002 faa9 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000be8:	e057      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x17:
  {
    HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000bea:	4b3a      	ldr	r3, [pc, #232]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000bec:	2180      	movs	r1, #128	; 0x80
 8000bee:	2200      	movs	r2, #0
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	f002 faa2 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000bf6:	e050      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x05:
  {
    HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8000bf8:	4836      	ldr	r0, [pc, #216]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000bfa:	2380      	movs	r3, #128	; 0x80
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	2201      	movs	r2, #1
 8000c00:	0019      	movs	r1, r3
 8000c02:	f002 fa9a 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000c06:	e048      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x18:
  {
    HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000c08:	4832      	ldr	r0, [pc, #200]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000c0a:	2380      	movs	r3, #128	; 0x80
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	2200      	movs	r2, #0
 8000c10:	0019      	movs	r1, r3
 8000c12:	f002 fa92 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000c16:	e040      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x06:
  {
    HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8000c18:	482e      	ldr	r0, [pc, #184]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000c1a:	2380      	movs	r3, #128	; 0x80
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	2201      	movs	r2, #1
 8000c20:	0019      	movs	r1, r3
 8000c22:	f002 fa8a 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000c26:	e038      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x19:
  {
    HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000c28:	482a      	ldr	r0, [pc, #168]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000c2a:	2380      	movs	r3, #128	; 0x80
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	2200      	movs	r2, #0
 8000c30:	0019      	movs	r1, r3
 8000c32:	f002 fa82 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000c36:	e030      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x07:
  {
    HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000c38:	4b26      	ldr	r3, [pc, #152]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000c3a:	2140      	movs	r1, #64	; 0x40
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f002 fa7b 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000c44:	e029      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x1A:
  {
    HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000c46:	4b23      	ldr	r3, [pc, #140]	; (8000cd4 <HAL_UART_RxCpltCallback+0x244>)
 8000c48:	2140      	movs	r1, #64	; 0x40
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f002 fa74 	bl	800313a <HAL_GPIO_WritePin>
    break;
 8000c52:	e022      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x0C:
  {
      HAL_SuspendTick();
 8000c54:	f001 f958 	bl	8001f08 <HAL_SuspendTick>
      HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000c58:	2101      	movs	r1, #1
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	f002 ffc0 	bl	8003be0 <HAL_PWR_EnterSTOPMode>
      NVIC_SystemReset();
 8000c60:	f7ff fade 	bl	8000220 <__NVIC_SystemReset>
      break;
  }
  case 0x0D:
  {
    PMT_ON = 1;
 8000c64:	4b1c      	ldr	r3, [pc, #112]	; (8000cd8 <HAL_UART_RxCpltCallback+0x248>)
 8000c66:	2201      	movs	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
    break;
 8000c6a:	e016      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x10:
  {
    PMT_ON = 0;
 8000c6c:	4b1a      	ldr	r3, [pc, #104]	; (8000cd8 <HAL_UART_RxCpltCallback+0x248>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	701a      	strb	r2, [r3, #0]
    break;
 8000c72:	e012      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x0E:
  {
    ERPA_ON = 1;
 8000c74:	4b19      	ldr	r3, [pc, #100]	; (8000cdc <HAL_UART_RxCpltCallback+0x24c>)
 8000c76:	2201      	movs	r2, #1
 8000c78:	701a      	strb	r2, [r3, #0]
    break;
 8000c7a:	e00e      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x11:
  {
    ERPA_ON = 0;
 8000c7c:	4b17      	ldr	r3, [pc, #92]	; (8000cdc <HAL_UART_RxCpltCallback+0x24c>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	701a      	strb	r2, [r3, #0]
    break;
 8000c82:	e00a      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x0F:
  {
    HK_ON = 1;
 8000c84:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <HAL_UART_RxCpltCallback+0x250>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	701a      	strb	r2, [r3, #0]
    break;
 8000c8a:	e006      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
  }
  case 0x12:
  {
    HK_ON = 0;
 8000c8c:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <HAL_UART_RxCpltCallback+0x250>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]
    break;
 8000c92:	e002      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
    break;
 8000c94:	46c0      	nop			; (mov r8, r8)
 8000c96:	e000      	b.n	8000c9a <HAL_UART_RxCpltCallback+0x20a>
    break;
 8000c98:	46c0      	nop			; (mov r8, r8)
  }
  }
}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b004      	add	sp, #16
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	20000310 	.word	0x20000310
 8000ca8:	2000028c 	.word	0x2000028c
 8000cac:	0800750c 	.word	0x0800750c
 8000cb0:	48001400 	.word	0x48001400
 8000cb4:	2000033e 	.word	0x2000033e
 8000cb8:	20000023 	.word	0x20000023
 8000cbc:	20000388 	.word	0x20000388
 8000cc0:	20000024 	.word	0x20000024
 8000cc4:	2000038c 	.word	0x2000038c
 8000cc8:	20000025 	.word	0x20000025
 8000ccc:	20000390 	.word	0x20000390
 8000cd0:	48000400 	.word	0x48000400
 8000cd4:	48000800 	.word	0x48000800
 8000cd8:	20000020 	.word	0x20000020
 8000cdc:	20000021 	.word	0x20000021
 8000ce0:	20000022 	.word	0x20000022

08000ce4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ce8:	f001 f8aa 	bl	8001e40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cec:	f000 f86c 	bl	8000dc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cf0:	f000 fc84 	bl	80015fc <MX_GPIO_Init>
  MX_DMA_Init();
 8000cf4:	f000 fc64 	bl	80015c0 <MX_DMA_Init>
  MX_SPI2_Init();
 8000cf8:	f000 faae 	bl	8001258 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000cfc:	f000 faec 	bl	80012d8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000d00:	f000 fba0 	bl	8001444 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000d04:	f000 fa68 	bl	80011d8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000d08:	f000 fc1a 	bl	8001540 <MX_USART1_UART_Init>
  MX_DAC1_Init();
 8000d0c:	f000 f9f2 	bl	80010f4 <MX_DAC1_Init>
  MX_ADC_Init();
 8000d10:	f000 f8c4 	bl	8000e9c <MX_ADC_Init>
  MX_I2C1_Init();
 8000d14:	f000 fa20 	bl	8001158 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */



  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000d18:	4b25      	ldr	r3, [pc, #148]	; (8000db0 <main+0xcc>)
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f001 fe30 	bl	8002982 <HAL_DAC_Start>

  /* Start Timers with OC & Interrupt */
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000d22:	4b24      	ldr	r3, [pc, #144]	; (8000db4 <main+0xd0>)
 8000d24:	2100      	movs	r1, #0
 8000d26:	0018      	movs	r0, r3
 8000d28:	f004 f8ae 	bl	8004e88 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000d2c:	4b22      	ldr	r3, [pc, #136]	; (8000db8 <main+0xd4>)
 8000d2e:	210c      	movs	r1, #12
 8000d30:	0018      	movs	r0, r3
 8000d32:	f004 f8a9 	bl	8004e88 <HAL_TIM_OC_Start_IT>

  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	4b20      	ldr	r3, [pc, #128]	; (8000dbc <main+0xd8>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	69da      	ldr	r2, [r3, #28]
 8000d3e:	2380      	movs	r3, #128	; 0x80
 8000d40:	025b      	lsls	r3, r3, #9
 8000d42:	401a      	ands	r2, r3
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	025b      	lsls	r3, r3, #9
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d0f5      	beq.n	8000d38 <main+0x54>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8000d4c:	46c0      	nop			; (mov r8, r8)
 8000d4e:	4b1b      	ldr	r3, [pc, #108]	; (8000dbc <main+0xd8>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	69da      	ldr	r2, [r3, #28]
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	03db      	lsls	r3, r3, #15
 8000d58:	401a      	ands	r2, r3
 8000d5a:	2380      	movs	r3, #128	; 0x80
 8000d5c:	03db      	lsls	r3, r3, #15
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d1f5      	bne.n	8000d4e <main+0x6a>

  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_ADDRESS;
 8000d62:	4b17      	ldr	r3, [pc, #92]	; (8000dc0 <main+0xdc>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
  WakeUpSelection.AddressLength = UART_ADDRESS_DETECT_7B;
 8000d68:	4b15      	ldr	r3, [pc, #84]	; (8000dc0 <main+0xdc>)
 8000d6a:	2210      	movs	r2, #16
 8000d6c:	809a      	strh	r2, [r3, #4]
  WakeUpSelection.Address = 0x5B; // send "["
 8000d6e:	4b14      	ldr	r3, [pc, #80]	; (8000dc0 <main+0xdc>)
 8000d70:	225b      	movs	r2, #91	; 0x5b
 8000d72:	719a      	strb	r2, [r3, #6]

  if (HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection) != HAL_OK) {
 8000d74:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <main+0xdc>)
 8000d76:	4811      	ldr	r0, [pc, #68]	; (8000dbc <main+0xd8>)
 8000d78:	6819      	ldr	r1, [r3, #0]
 8000d7a:	685a      	ldr	r2, [r3, #4]
 8000d7c:	f006 fab4 	bl	80072e8 <HAL_UARTEx_StopModeWakeUpSourceConfig>
 8000d80:	1e03      	subs	r3, r0, #0
 8000d82:	d001      	beq.n	8000d88 <main+0xa4>
      Error_Handler();
 8000d84:	f000 fcd4 	bl	8001730 <Error_Handler>
  }
  /* Enable the LPUART Wake UP from stop mode Interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8000d88:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <main+0xd8>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	689a      	ldr	r2, [r3, #8]
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <main+0xd8>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2180      	movs	r1, #128	; 0x80
 8000d94:	03c9      	lsls	r1, r1, #15
 8000d96:	430a      	orrs	r2, r1
 8000d98:	609a      	str	r2, [r3, #8]

  /* enable MCU wake-up by LPUART */
  HAL_UARTEx_EnableStopMode(&huart1);
 8000d9a:	4b08      	ldr	r3, [pc, #32]	; (8000dbc <main+0xd8>)
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f006 fb09 	bl	80073b4 <HAL_UARTEx_EnableStopMode>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_UART_Receive_IT(&huart1, rx_buf, 2);
 8000da2:	4908      	ldr	r1, [pc, #32]	; (8000dc4 <main+0xe0>)
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <main+0xd8>)
 8000da6:	2202      	movs	r2, #2
 8000da8:	0018      	movs	r0, r3
 8000daa:	f005 f998 	bl	80060de <HAL_UART_Receive_IT>
 8000dae:	e7f8      	b.n	8000da2 <main+0xbe>
 8000db0:	200000d4 	.word	0x200000d4
 8000db4:	200001fc 	.word	0x200001fc
 8000db8:	20000244 	.word	0x20000244
 8000dbc:	2000028c 	.word	0x2000028c
 8000dc0:	20000314 	.word	0x20000314
 8000dc4:	20000310 	.word	0x20000310

08000dc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc8:	b590      	push	{r4, r7, lr}
 8000dca:	b097      	sub	sp, #92	; 0x5c
 8000dcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dce:	2428      	movs	r4, #40	; 0x28
 8000dd0:	193b      	adds	r3, r7, r4
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	2330      	movs	r3, #48	; 0x30
 8000dd6:	001a      	movs	r2, r3
 8000dd8:	2100      	movs	r1, #0
 8000dda:	f006 fb65 	bl	80074a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dde:	2318      	movs	r3, #24
 8000de0:	18fb      	adds	r3, r7, r3
 8000de2:	0018      	movs	r0, r3
 8000de4:	2310      	movs	r3, #16
 8000de6:	001a      	movs	r2, r3
 8000de8:	2100      	movs	r1, #0
 8000dea:	f006 fb5d 	bl	80074a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dee:	1d3b      	adds	r3, r7, #4
 8000df0:	0018      	movs	r0, r3
 8000df2:	2314      	movs	r3, #20
 8000df4:	001a      	movs	r2, r3
 8000df6:	2100      	movs	r1, #0
 8000df8:	f006 fb56 	bl	80074a8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000dfc:	0021      	movs	r1, r4
 8000dfe:	187b      	adds	r3, r7, r1
 8000e00:	2212      	movs	r2, #18
 8000e02:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	2201      	movs	r2, #1
 8000e08:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	2210      	movs	r2, #16
 8000e14:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000e16:	187b      	adds	r3, r7, r1
 8000e18:	2210      	movs	r2, #16
 8000e1a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e1c:	187b      	adds	r3, r7, r1
 8000e1e:	2202      	movs	r2, #2
 8000e20:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e22:	187b      	adds	r3, r7, r1
 8000e24:	2200      	movs	r2, #0
 8000e26:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000e28:	187b      	adds	r3, r7, r1
 8000e2a:	22a0      	movs	r2, #160	; 0xa0
 8000e2c:	0392      	lsls	r2, r2, #14
 8000e2e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	2200      	movs	r2, #0
 8000e34:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f002 ff05 	bl	8003c48 <HAL_RCC_OscConfig>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d001      	beq.n	8000e46 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000e42:	f000 fc75 	bl	8001730 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e46:	2118      	movs	r1, #24
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	2207      	movs	r2, #7
 8000e4c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e4e:	187b      	adds	r3, r7, r1
 8000e50:	2202      	movs	r2, #2
 8000e52:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e54:	187b      	adds	r3, r7, r1
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e5a:	187b      	adds	r3, r7, r1
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e60:	187b      	adds	r3, r7, r1
 8000e62:	2101      	movs	r1, #1
 8000e64:	0018      	movs	r0, r3
 8000e66:	f003 fa09 	bl	800427c <HAL_RCC_ClockConfig>
 8000e6a:	1e03      	subs	r3, r0, #0
 8000e6c:	d001      	beq.n	8000e72 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000e6e:	f000 fc5f 	bl	8001730 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	2221      	movs	r2, #33	; 0x21
 8000e76:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	2203      	movs	r2, #3
 8000e7c:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	2200      	movs	r2, #0
 8000e82:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	0018      	movs	r0, r3
 8000e88:	f003 fb4a 	bl	8004520 <HAL_RCCEx_PeriphCLKConfig>
 8000e8c:	1e03      	subs	r3, r0, #0
 8000e8e:	d001      	beq.n	8000e94 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000e90:	f000 fc4e 	bl	8001730 <Error_Handler>
  }
}
 8000e94:	46c0      	nop			; (mov r8, r8)
 8000e96:	46bd      	mov	sp, r7
 8000e98:	b017      	add	sp, #92	; 0x5c
 8000e9a:	bd90      	pop	{r4, r7, pc}

08000e9c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	230c      	movs	r3, #12
 8000ea8:	001a      	movs	r2, r3
 8000eaa:	2100      	movs	r1, #0
 8000eac:	f006 fafc 	bl	80074a8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000eb0:	4b8e      	ldr	r3, [pc, #568]	; (80010ec <MX_ADC_Init+0x250>)
 8000eb2:	4a8f      	ldr	r2, [pc, #572]	; (80010f0 <MX_ADC_Init+0x254>)
 8000eb4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000eb6:	4b8d      	ldr	r3, [pc, #564]	; (80010ec <MX_ADC_Init+0x250>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000ebc:	4b8b      	ldr	r3, [pc, #556]	; (80010ec <MX_ADC_Init+0x250>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec2:	4b8a      	ldr	r3, [pc, #552]	; (80010ec <MX_ADC_Init+0x250>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000ec8:	4b88      	ldr	r3, [pc, #544]	; (80010ec <MX_ADC_Init+0x250>)
 8000eca:	2201      	movs	r2, #1
 8000ecc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ece:	4b87      	ldr	r3, [pc, #540]	; (80010ec <MX_ADC_Init+0x250>)
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000ed4:	4b85      	ldr	r3, [pc, #532]	; (80010ec <MX_ADC_Init+0x250>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000eda:	4b84      	ldr	r3, [pc, #528]	; (80010ec <MX_ADC_Init+0x250>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000ee0:	4b82      	ldr	r3, [pc, #520]	; (80010ec <MX_ADC_Init+0x250>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000ee6:	4b81      	ldr	r3, [pc, #516]	; (80010ec <MX_ADC_Init+0x250>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eec:	4b7f      	ldr	r3, [pc, #508]	; (80010ec <MX_ADC_Init+0x250>)
 8000eee:	22c2      	movs	r2, #194	; 0xc2
 8000ef0:	32ff      	adds	r2, #255	; 0xff
 8000ef2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ef4:	4b7d      	ldr	r3, [pc, #500]	; (80010ec <MX_ADC_Init+0x250>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000efa:	4b7c      	ldr	r3, [pc, #496]	; (80010ec <MX_ADC_Init+0x250>)
 8000efc:	2224      	movs	r2, #36	; 0x24
 8000efe:	2100      	movs	r1, #0
 8000f00:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f02:	4b7a      	ldr	r3, [pc, #488]	; (80010ec <MX_ADC_Init+0x250>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f08:	4b78      	ldr	r3, [pc, #480]	; (80010ec <MX_ADC_Init+0x250>)
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	f001 f80a 	bl	8001f24 <HAL_ADC_Init>
 8000f10:	1e03      	subs	r3, r0, #0
 8000f12:	d001      	beq.n	8000f18 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000f14:	f000 fc0c 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	2280      	movs	r2, #128	; 0x80
 8000f22:	0152      	lsls	r2, r2, #5
 8000f24:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	2280      	movs	r2, #128	; 0x80
 8000f2a:	0552      	lsls	r2, r2, #21
 8000f2c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f2e:	1d3a      	adds	r2, r7, #4
 8000f30:	4b6e      	ldr	r3, [pc, #440]	; (80010ec <MX_ADC_Init+0x250>)
 8000f32:	0011      	movs	r1, r2
 8000f34:	0018      	movs	r0, r3
 8000f36:	f001 f9cf 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000f3a:	1e03      	subs	r3, r0, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000f3e:	f000 fbf7 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2201      	movs	r2, #1
 8000f46:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f48:	1d3a      	adds	r2, r7, #4
 8000f4a:	4b68      	ldr	r3, [pc, #416]	; (80010ec <MX_ADC_Init+0x250>)
 8000f4c:	0011      	movs	r1, r2
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f001 f9c2 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000f54:	1e03      	subs	r3, r0, #0
 8000f56:	d001      	beq.n	8000f5c <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000f58:	f000 fbea 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f5c:	1d3b      	adds	r3, r7, #4
 8000f5e:	2202      	movs	r2, #2
 8000f60:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f62:	1d3a      	adds	r2, r7, #4
 8000f64:	4b61      	ldr	r3, [pc, #388]	; (80010ec <MX_ADC_Init+0x250>)
 8000f66:	0011      	movs	r1, r2
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f001 f9b5 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000f6e:	1e03      	subs	r3, r0, #0
 8000f70:	d001      	beq.n	8000f76 <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8000f72:	f000 fbdd 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	2203      	movs	r2, #3
 8000f7a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f7c:	1d3a      	adds	r2, r7, #4
 8000f7e:	4b5b      	ldr	r3, [pc, #364]	; (80010ec <MX_ADC_Init+0x250>)
 8000f80:	0011      	movs	r1, r2
 8000f82:	0018      	movs	r0, r3
 8000f84:	f001 f9a8 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000f88:	1e03      	subs	r3, r0, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 8000f8c:	f000 fbd0 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	2205      	movs	r2, #5
 8000f94:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f96:	1d3a      	adds	r2, r7, #4
 8000f98:	4b54      	ldr	r3, [pc, #336]	; (80010ec <MX_ADC_Init+0x250>)
 8000f9a:	0011      	movs	r1, r2
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	f001 f99b 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000fa2:	1e03      	subs	r3, r0, #0
 8000fa4:	d001      	beq.n	8000faa <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 8000fa6:	f000 fbc3 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2206      	movs	r2, #6
 8000fae:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000fb0:	1d3a      	adds	r2, r7, #4
 8000fb2:	4b4e      	ldr	r3, [pc, #312]	; (80010ec <MX_ADC_Init+0x250>)
 8000fb4:	0011      	movs	r1, r2
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f001 f98e 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000fbc:	1e03      	subs	r3, r0, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_ADC_Init+0x128>
  {
    Error_Handler();
 8000fc0:	f000 fbb6 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000fc4:	1d3b      	adds	r3, r7, #4
 8000fc6:	2207      	movs	r2, #7
 8000fc8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000fca:	1d3a      	adds	r2, r7, #4
 8000fcc:	4b47      	ldr	r3, [pc, #284]	; (80010ec <MX_ADC_Init+0x250>)
 8000fce:	0011      	movs	r1, r2
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f001 f981 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000fd6:	1e03      	subs	r3, r0, #0
 8000fd8:	d001      	beq.n	8000fde <MX_ADC_Init+0x142>
  {
    Error_Handler();
 8000fda:	f000 fba9 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	2208      	movs	r2, #8
 8000fe2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000fe4:	1d3a      	adds	r2, r7, #4
 8000fe6:	4b41      	ldr	r3, [pc, #260]	; (80010ec <MX_ADC_Init+0x250>)
 8000fe8:	0011      	movs	r1, r2
 8000fea:	0018      	movs	r0, r3
 8000fec:	f001 f974 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000ff0:	1e03      	subs	r3, r0, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_ADC_Init+0x15c>
  {
    Error_Handler();
 8000ff4:	f000 fb9c 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	2209      	movs	r2, #9
 8000ffc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ffe:	1d3a      	adds	r2, r7, #4
 8001000:	4b3a      	ldr	r3, [pc, #232]	; (80010ec <MX_ADC_Init+0x250>)
 8001002:	0011      	movs	r1, r2
 8001004:	0018      	movs	r0, r3
 8001006:	f001 f967 	bl	80022d8 <HAL_ADC_ConfigChannel>
 800100a:	1e03      	subs	r3, r0, #0
 800100c:	d001      	beq.n	8001012 <MX_ADC_Init+0x176>
  {
    Error_Handler();
 800100e:	f000 fb8f 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001012:	1d3b      	adds	r3, r7, #4
 8001014:	220a      	movs	r2, #10
 8001016:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001018:	1d3a      	adds	r2, r7, #4
 800101a:	4b34      	ldr	r3, [pc, #208]	; (80010ec <MX_ADC_Init+0x250>)
 800101c:	0011      	movs	r1, r2
 800101e:	0018      	movs	r0, r3
 8001020:	f001 f95a 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8001024:	1e03      	subs	r3, r0, #0
 8001026:	d001      	beq.n	800102c <MX_ADC_Init+0x190>
  {
    Error_Handler();
 8001028:	f000 fb82 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	220b      	movs	r2, #11
 8001030:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001032:	1d3a      	adds	r2, r7, #4
 8001034:	4b2d      	ldr	r3, [pc, #180]	; (80010ec <MX_ADC_Init+0x250>)
 8001036:	0011      	movs	r1, r2
 8001038:	0018      	movs	r0, r3
 800103a:	f001 f94d 	bl	80022d8 <HAL_ADC_ConfigChannel>
 800103e:	1e03      	subs	r3, r0, #0
 8001040:	d001      	beq.n	8001046 <MX_ADC_Init+0x1aa>
  {
    Error_Handler();
 8001042:	f000 fb75 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	220c      	movs	r2, #12
 800104a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800104c:	1d3a      	adds	r2, r7, #4
 800104e:	4b27      	ldr	r3, [pc, #156]	; (80010ec <MX_ADC_Init+0x250>)
 8001050:	0011      	movs	r1, r2
 8001052:	0018      	movs	r0, r3
 8001054:	f001 f940 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8001058:	1e03      	subs	r3, r0, #0
 800105a:	d001      	beq.n	8001060 <MX_ADC_Init+0x1c4>
  {
    Error_Handler();
 800105c:	f000 fb68 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	220d      	movs	r2, #13
 8001064:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001066:	1d3a      	adds	r2, r7, #4
 8001068:	4b20      	ldr	r3, [pc, #128]	; (80010ec <MX_ADC_Init+0x250>)
 800106a:	0011      	movs	r1, r2
 800106c:	0018      	movs	r0, r3
 800106e:	f001 f933 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8001072:	1e03      	subs	r3, r0, #0
 8001074:	d001      	beq.n	800107a <MX_ADC_Init+0x1de>
  {
    Error_Handler();
 8001076:	f000 fb5b 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800107a:	1d3b      	adds	r3, r7, #4
 800107c:	220e      	movs	r2, #14
 800107e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001080:	1d3a      	adds	r2, r7, #4
 8001082:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <MX_ADC_Init+0x250>)
 8001084:	0011      	movs	r1, r2
 8001086:	0018      	movs	r0, r3
 8001088:	f001 f926 	bl	80022d8 <HAL_ADC_ConfigChannel>
 800108c:	1e03      	subs	r3, r0, #0
 800108e:	d001      	beq.n	8001094 <MX_ADC_Init+0x1f8>
  {
    Error_Handler();
 8001090:	f000 fb4e 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	220f      	movs	r2, #15
 8001098:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800109a:	1d3a      	adds	r2, r7, #4
 800109c:	4b13      	ldr	r3, [pc, #76]	; (80010ec <MX_ADC_Init+0x250>)
 800109e:	0011      	movs	r1, r2
 80010a0:	0018      	movs	r0, r3
 80010a2:	f001 f919 	bl	80022d8 <HAL_ADC_ConfigChannel>
 80010a6:	1e03      	subs	r3, r0, #0
 80010a8:	d001      	beq.n	80010ae <MX_ADC_Init+0x212>
  {
    Error_Handler();
 80010aa:	f000 fb41 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2210      	movs	r2, #16
 80010b2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010b4:	1d3a      	adds	r2, r7, #4
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <MX_ADC_Init+0x250>)
 80010b8:	0011      	movs	r1, r2
 80010ba:	0018      	movs	r0, r3
 80010bc:	f001 f90c 	bl	80022d8 <HAL_ADC_ConfigChannel>
 80010c0:	1e03      	subs	r3, r0, #0
 80010c2:	d001      	beq.n	80010c8 <MX_ADC_Init+0x22c>
  {
    Error_Handler();
 80010c4:	f000 fb34 	bl	8001730 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80010c8:	1d3b      	adds	r3, r7, #4
 80010ca:	2211      	movs	r2, #17
 80010cc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010ce:	1d3a      	adds	r2, r7, #4
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <MX_ADC_Init+0x250>)
 80010d2:	0011      	movs	r1, r2
 80010d4:	0018      	movs	r0, r3
 80010d6:	f001 f8ff 	bl	80022d8 <HAL_ADC_ConfigChannel>
 80010da:	1e03      	subs	r3, r0, #0
 80010dc:	d001      	beq.n	80010e2 <MX_ADC_Init+0x246>
  {
    Error_Handler();
 80010de:	f000 fb27 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80010e2:	46c0      	nop			; (mov r8, r8)
 80010e4:	46bd      	mov	sp, r7
 80010e6:	b004      	add	sp, #16
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	46c0      	nop			; (mov r8, r8)
 80010ec:	20000050 	.word	0x20000050
 80010f0:	40012400 	.word	0x40012400

080010f4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */
  step = 0;
 80010fa:	4b14      	ldr	r3, [pc, #80]	; (800114c <MX_DAC1_Init+0x58>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001100:	003b      	movs	r3, r7
 8001102:	0018      	movs	r0, r3
 8001104:	2308      	movs	r3, #8
 8001106:	001a      	movs	r2, r3
 8001108:	2100      	movs	r1, #0
 800110a:	f006 f9cd 	bl	80074a8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC;
 800110e:	4b10      	ldr	r3, [pc, #64]	; (8001150 <MX_DAC1_Init+0x5c>)
 8001110:	4a10      	ldr	r2, [pc, #64]	; (8001154 <MX_DAC1_Init+0x60>)
 8001112:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001114:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <MX_DAC1_Init+0x5c>)
 8001116:	0018      	movs	r0, r3
 8001118:	f001 fbd2 	bl	80028c0 <HAL_DAC_Init>
 800111c:	1e03      	subs	r3, r0, #0
 800111e:	d001      	beq.n	8001124 <MX_DAC1_Init+0x30>
  {
    Error_Handler();
 8001120:	f000 fb06 	bl	8001730 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001124:	003b      	movs	r3, r7
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800112a:	003b      	movs	r3, r7
 800112c:	2200      	movs	r2, #0
 800112e:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001130:	0039      	movs	r1, r7
 8001132:	4b07      	ldr	r3, [pc, #28]	; (8001150 <MX_DAC1_Init+0x5c>)
 8001134:	2200      	movs	r2, #0
 8001136:	0018      	movs	r0, r3
 8001138:	f001 fbe5 	bl	8002906 <HAL_DAC_ConfigChannel>
 800113c:	1e03      	subs	r3, r0, #0
 800113e:	d001      	beq.n	8001144 <MX_DAC1_Init+0x50>
  {
    Error_Handler();
 8001140:	f000 faf6 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001144:	46c0      	nop			; (mov r8, r8)
 8001146:	46bd      	mov	sp, r7
 8001148:	b002      	add	sp, #8
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2000033e 	.word	0x2000033e
 8001150:	200000d4 	.word	0x200000d4
 8001154:	40007400 	.word	0x40007400

08001158 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800115c:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <MX_I2C1_Init+0x74>)
 800115e:	4a1c      	ldr	r2, [pc, #112]	; (80011d0 <MX_I2C1_Init+0x78>)
 8001160:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001162:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <MX_I2C1_Init+0x74>)
 8001164:	4a1b      	ldr	r2, [pc, #108]	; (80011d4 <MX_I2C1_Init+0x7c>)
 8001166:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001168:	4b18      	ldr	r3, [pc, #96]	; (80011cc <MX_I2C1_Init+0x74>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800116e:	4b17      	ldr	r3, [pc, #92]	; (80011cc <MX_I2C1_Init+0x74>)
 8001170:	2201      	movs	r2, #1
 8001172:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001174:	4b15      	ldr	r3, [pc, #84]	; (80011cc <MX_I2C1_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800117a:	4b14      	ldr	r3, [pc, #80]	; (80011cc <MX_I2C1_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <MX_I2C1_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001186:	4b11      	ldr	r3, [pc, #68]	; (80011cc <MX_I2C1_Init+0x74>)
 8001188:	2200      	movs	r2, #0
 800118a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <MX_I2C1_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001192:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <MX_I2C1_Init+0x74>)
 8001194:	0018      	movs	r0, r3
 8001196:	f001 ffed 	bl	8003174 <HAL_I2C_Init>
 800119a:	1e03      	subs	r3, r0, #0
 800119c:	d001      	beq.n	80011a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800119e:	f000 fac7 	bl	8001730 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011a2:	4b0a      	ldr	r3, [pc, #40]	; (80011cc <MX_I2C1_Init+0x74>)
 80011a4:	2100      	movs	r1, #0
 80011a6:	0018      	movs	r0, r3
 80011a8:	f002 fc82 	bl	8003ab0 <HAL_I2CEx_ConfigAnalogFilter>
 80011ac:	1e03      	subs	r3, r0, #0
 80011ae:	d001      	beq.n	80011b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011b0:	f000 fabe 	bl	8001730 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <MX_I2C1_Init+0x74>)
 80011b6:	2100      	movs	r1, #0
 80011b8:	0018      	movs	r0, r3
 80011ba:	f002 fcc5 	bl	8003b48 <HAL_I2CEx_ConfigDigitalFilter>
 80011be:	1e03      	subs	r3, r0, #0
 80011c0:	d001      	beq.n	80011c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011c2:	f000 fab5 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	200000e8 	.word	0x200000e8
 80011d0:	40005400 	.word	0x40005400
 80011d4:	2000090e 	.word	0x2000090e

080011d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011dc:	4b1c      	ldr	r3, [pc, #112]	; (8001250 <MX_SPI1_Init+0x78>)
 80011de:	4a1d      	ldr	r2, [pc, #116]	; (8001254 <MX_SPI1_Init+0x7c>)
 80011e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011e2:	4b1b      	ldr	r3, [pc, #108]	; (8001250 <MX_SPI1_Init+0x78>)
 80011e4:	2282      	movs	r2, #130	; 0x82
 80011e6:	0052      	lsls	r2, r2, #1
 80011e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80011ea:	4b19      	ldr	r3, [pc, #100]	; (8001250 <MX_SPI1_Init+0x78>)
 80011ec:	2280      	movs	r2, #128	; 0x80
 80011ee:	00d2      	lsls	r2, r2, #3
 80011f0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80011f2:	4b17      	ldr	r3, [pc, #92]	; (8001250 <MX_SPI1_Init+0x78>)
 80011f4:	22f0      	movs	r2, #240	; 0xf0
 80011f6:	0112      	lsls	r2, r2, #4
 80011f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011fa:	4b15      	ldr	r3, [pc, #84]	; (8001250 <MX_SPI1_Init+0x78>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001200:	4b13      	ldr	r3, [pc, #76]	; (8001250 <MX_SPI1_Init+0x78>)
 8001202:	2200      	movs	r2, #0
 8001204:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001206:	4b12      	ldr	r3, [pc, #72]	; (8001250 <MX_SPI1_Init+0x78>)
 8001208:	2280      	movs	r2, #128	; 0x80
 800120a:	0092      	lsls	r2, r2, #2
 800120c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800120e:	4b10      	ldr	r3, [pc, #64]	; (8001250 <MX_SPI1_Init+0x78>)
 8001210:	2230      	movs	r2, #48	; 0x30
 8001212:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001214:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <MX_SPI1_Init+0x78>)
 8001216:	2200      	movs	r2, #0
 8001218:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <MX_SPI1_Init+0x78>)
 800121c:	2200      	movs	r2, #0
 800121e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <MX_SPI1_Init+0x78>)
 8001222:	2200      	movs	r2, #0
 8001224:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001226:	4b0a      	ldr	r3, [pc, #40]	; (8001250 <MX_SPI1_Init+0x78>)
 8001228:	2207      	movs	r2, #7
 800122a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800122c:	4b08      	ldr	r3, [pc, #32]	; (8001250 <MX_SPI1_Init+0x78>)
 800122e:	2200      	movs	r2, #0
 8001230:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001232:	4b07      	ldr	r3, [pc, #28]	; (8001250 <MX_SPI1_Init+0x78>)
 8001234:	2208      	movs	r2, #8
 8001236:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001238:	4b05      	ldr	r3, [pc, #20]	; (8001250 <MX_SPI1_Init+0x78>)
 800123a:	0018      	movs	r0, r3
 800123c:	f003 fa4e 	bl	80046dc <HAL_SPI_Init>
 8001240:	1e03      	subs	r3, r0, #0
 8001242:	d001      	beq.n	8001248 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001244:	f000 fa74 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001248:	46c0      	nop			; (mov r8, r8)
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	20000134 	.word	0x20000134
 8001254:	40013000 	.word	0x40013000

08001258 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800125c:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <MX_SPI2_Init+0x78>)
 800125e:	4a1d      	ldr	r2, [pc, #116]	; (80012d4 <MX_SPI2_Init+0x7c>)
 8001260:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001262:	4b1b      	ldr	r3, [pc, #108]	; (80012d0 <MX_SPI2_Init+0x78>)
 8001264:	2282      	movs	r2, #130	; 0x82
 8001266:	0052      	lsls	r2, r2, #1
 8001268:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800126a:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <MX_SPI2_Init+0x78>)
 800126c:	2280      	movs	r2, #128	; 0x80
 800126e:	00d2      	lsls	r2, r2, #3
 8001270:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8001272:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <MX_SPI2_Init+0x78>)
 8001274:	22f0      	movs	r2, #240	; 0xf0
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <MX_SPI2_Init+0x78>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001280:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <MX_SPI2_Init+0x78>)
 8001282:	2200      	movs	r2, #0
 8001284:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001286:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <MX_SPI2_Init+0x78>)
 8001288:	2280      	movs	r2, #128	; 0x80
 800128a:	0092      	lsls	r2, r2, #2
 800128c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800128e:	4b10      	ldr	r3, [pc, #64]	; (80012d0 <MX_SPI2_Init+0x78>)
 8001290:	2230      	movs	r2, #48	; 0x30
 8001292:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001294:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <MX_SPI2_Init+0x78>)
 8001296:	2200      	movs	r2, #0
 8001298:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800129a:	4b0d      	ldr	r3, [pc, #52]	; (80012d0 <MX_SPI2_Init+0x78>)
 800129c:	2200      	movs	r2, #0
 800129e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012a0:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <MX_SPI2_Init+0x78>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80012a6:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <MX_SPI2_Init+0x78>)
 80012a8:	2207      	movs	r2, #7
 80012aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012ac:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <MX_SPI2_Init+0x78>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012b2:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <MX_SPI2_Init+0x78>)
 80012b4:	2208      	movs	r2, #8
 80012b6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012b8:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <MX_SPI2_Init+0x78>)
 80012ba:	0018      	movs	r0, r3
 80012bc:	f003 fa0e 	bl	80046dc <HAL_SPI_Init>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d001      	beq.n	80012c8 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 80012c4:	f000 fa34 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012c8:	46c0      	nop			; (mov r8, r8)
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	20000198 	.word	0x20000198
 80012d4:	40003800 	.word	0x40003800

080012d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b096      	sub	sp, #88	; 0x58
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012de:	2348      	movs	r3, #72	; 0x48
 80012e0:	18fb      	adds	r3, r7, r3
 80012e2:	0018      	movs	r0, r3
 80012e4:	2310      	movs	r3, #16
 80012e6:	001a      	movs	r2, r3
 80012e8:	2100      	movs	r1, #0
 80012ea:	f006 f8dd 	bl	80074a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ee:	2340      	movs	r3, #64	; 0x40
 80012f0:	18fb      	adds	r3, r7, r3
 80012f2:	0018      	movs	r0, r3
 80012f4:	2308      	movs	r3, #8
 80012f6:	001a      	movs	r2, r3
 80012f8:	2100      	movs	r1, #0
 80012fa:	f006 f8d5 	bl	80074a8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012fe:	2324      	movs	r3, #36	; 0x24
 8001300:	18fb      	adds	r3, r7, r3
 8001302:	0018      	movs	r0, r3
 8001304:	231c      	movs	r3, #28
 8001306:	001a      	movs	r2, r3
 8001308:	2100      	movs	r1, #0
 800130a:	f006 f8cd 	bl	80074a8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	0018      	movs	r0, r3
 8001312:	2320      	movs	r3, #32
 8001314:	001a      	movs	r2, r3
 8001316:	2100      	movs	r1, #0
 8001318:	f006 f8c6 	bl	80074a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800131c:	4b46      	ldr	r3, [pc, #280]	; (8001438 <MX_TIM1_Init+0x160>)
 800131e:	4a47      	ldr	r2, [pc, #284]	; (800143c <MX_TIM1_Init+0x164>)
 8001320:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100 - 1;
 8001322:	4b45      	ldr	r3, [pc, #276]	; (8001438 <MX_TIM1_Init+0x160>)
 8001324:	2263      	movs	r2, #99	; 0x63
 8001326:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001328:	4b43      	ldr	r3, [pc, #268]	; (8001438 <MX_TIM1_Init+0x160>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 600 - 1;
 800132e:	4b42      	ldr	r3, [pc, #264]	; (8001438 <MX_TIM1_Init+0x160>)
 8001330:	4a43      	ldr	r2, [pc, #268]	; (8001440 <MX_TIM1_Init+0x168>)
 8001332:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001334:	4b40      	ldr	r3, [pc, #256]	; (8001438 <MX_TIM1_Init+0x160>)
 8001336:	2200      	movs	r2, #0
 8001338:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800133a:	4b3f      	ldr	r3, [pc, #252]	; (8001438 <MX_TIM1_Init+0x160>)
 800133c:	2200      	movs	r2, #0
 800133e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001340:	4b3d      	ldr	r3, [pc, #244]	; (8001438 <MX_TIM1_Init+0x160>)
 8001342:	2280      	movs	r2, #128	; 0x80
 8001344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001346:	4b3c      	ldr	r3, [pc, #240]	; (8001438 <MX_TIM1_Init+0x160>)
 8001348:	0018      	movs	r0, r3
 800134a:	f003 fd4d 	bl	8004de8 <HAL_TIM_Base_Init>
 800134e:	1e03      	subs	r3, r0, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001352:	f000 f9ed 	bl	8001730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001356:	2148      	movs	r1, #72	; 0x48
 8001358:	187b      	adds	r3, r7, r1
 800135a:	2280      	movs	r2, #128	; 0x80
 800135c:	0152      	lsls	r2, r2, #5
 800135e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001360:	187a      	adds	r2, r7, r1
 8001362:	4b35      	ldr	r3, [pc, #212]	; (8001438 <MX_TIM1_Init+0x160>)
 8001364:	0011      	movs	r1, r2
 8001366:	0018      	movs	r0, r3
 8001368:	f004 f8c2 	bl	80054f0 <HAL_TIM_ConfigClockSource>
 800136c:	1e03      	subs	r3, r0, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001370:	f000 f9de 	bl	8001730 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001374:	4b30      	ldr	r3, [pc, #192]	; (8001438 <MX_TIM1_Init+0x160>)
 8001376:	0018      	movs	r0, r3
 8001378:	f003 fe86 	bl	8005088 <HAL_TIM_PWM_Init>
 800137c:	1e03      	subs	r3, r0, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8001380:	f000 f9d6 	bl	8001730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001384:	2140      	movs	r1, #64	; 0x40
 8001386:	187b      	adds	r3, r7, r1
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138c:	187b      	adds	r3, r7, r1
 800138e:	2200      	movs	r2, #0
 8001390:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001392:	187a      	adds	r2, r7, r1
 8001394:	4b28      	ldr	r3, [pc, #160]	; (8001438 <MX_TIM1_Init+0x160>)
 8001396:	0011      	movs	r1, r2
 8001398:	0018      	movs	r0, r3
 800139a:	f004 fcd7 	bl	8005d4c <HAL_TIMEx_MasterConfigSynchronization>
 800139e:	1e03      	subs	r3, r0, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80013a2:	f000 f9c5 	bl	8001730 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a6:	2124      	movs	r1, #36	; 0x24
 80013a8:	187b      	adds	r3, r7, r1
 80013aa:	2260      	movs	r2, #96	; 0x60
 80013ac:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 7 -1;
 80013ae:	187b      	adds	r3, r7, r1
 80013b0:	2206      	movs	r2, #6
 80013b2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b4:	187b      	adds	r3, r7, r1
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013ba:	187b      	adds	r3, r7, r1
 80013bc:	2200      	movs	r2, #0
 80013be:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013c0:	187b      	adds	r3, r7, r1
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013c6:	187b      	adds	r3, r7, r1
 80013c8:	2200      	movs	r2, #0
 80013ca:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013cc:	187b      	adds	r3, r7, r1
 80013ce:	2200      	movs	r2, #0
 80013d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013d2:	1879      	adds	r1, r7, r1
 80013d4:	4b18      	ldr	r3, [pc, #96]	; (8001438 <MX_TIM1_Init+0x160>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	0018      	movs	r0, r3
 80013da:	f003 ffc3 	bl	8005364 <HAL_TIM_PWM_ConfigChannel>
 80013de:	1e03      	subs	r3, r0, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80013e2:	f000 f9a5 	bl	8001730 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013e6:	1d3b      	adds	r3, r7, #4
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	2200      	movs	r2, #0
 80013f0:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	2200      	movs	r2, #0
 80013f6:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	2200      	movs	r2, #0
 80013fc:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2280      	movs	r2, #128	; 0x80
 8001408:	0192      	lsls	r2, r2, #6
 800140a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001412:	1d3a      	adds	r2, r7, #4
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <MX_TIM1_Init+0x160>)
 8001416:	0011      	movs	r1, r2
 8001418:	0018      	movs	r0, r3
 800141a:	f004 fcf5 	bl	8005e08 <HAL_TIMEx_ConfigBreakDeadTime>
 800141e:	1e03      	subs	r3, r0, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8001422:	f000 f985 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001426:	4b04      	ldr	r3, [pc, #16]	; (8001438 <MX_TIM1_Init+0x160>)
 8001428:	0018      	movs	r0, r3
 800142a:	f000 fbc1 	bl	8001bb0 <HAL_TIM_MspPostInit>

}
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	46bd      	mov	sp, r7
 8001432:	b016      	add	sp, #88	; 0x58
 8001434:	bd80      	pop	{r7, pc}
 8001436:	46c0      	nop			; (mov r8, r8)
 8001438:	200001fc 	.word	0x200001fc
 800143c:	40012c00 	.word	0x40012c00
 8001440:	00000257 	.word	0x00000257

08001444 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08e      	sub	sp, #56	; 0x38
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800144a:	2328      	movs	r3, #40	; 0x28
 800144c:	18fb      	adds	r3, r7, r3
 800144e:	0018      	movs	r0, r3
 8001450:	2310      	movs	r3, #16
 8001452:	001a      	movs	r2, r3
 8001454:	2100      	movs	r1, #0
 8001456:	f006 f827 	bl	80074a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145a:	2320      	movs	r3, #32
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	0018      	movs	r0, r3
 8001460:	2308      	movs	r3, #8
 8001462:	001a      	movs	r2, r3
 8001464:	2100      	movs	r1, #0
 8001466:	f006 f81f 	bl	80074a8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	0018      	movs	r0, r3
 800146e:	231c      	movs	r3, #28
 8001470:	001a      	movs	r2, r3
 8001472:	2100      	movs	r1, #0
 8001474:	f006 f818 	bl	80074a8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001478:	4b30      	ldr	r3, [pc, #192]	; (800153c <MX_TIM2_Init+0xf8>)
 800147a:	2280      	movs	r2, #128	; 0x80
 800147c:	05d2      	lsls	r2, r2, #23
 800147e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100 - 1;
 8001480:	4b2e      	ldr	r3, [pc, #184]	; (800153c <MX_TIM2_Init+0xf8>)
 8001482:	2263      	movs	r2, #99	; 0x63
 8001484:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001486:	4b2d      	ldr	r3, [pc, #180]	; (800153c <MX_TIM2_Init+0xf8>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 480 - 1;
 800148c:	4b2b      	ldr	r3, [pc, #172]	; (800153c <MX_TIM2_Init+0xf8>)
 800148e:	22e0      	movs	r2, #224	; 0xe0
 8001490:	32ff      	adds	r2, #255	; 0xff
 8001492:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b29      	ldr	r3, [pc, #164]	; (800153c <MX_TIM2_Init+0xf8>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800149a:	4b28      	ldr	r3, [pc, #160]	; (800153c <MX_TIM2_Init+0xf8>)
 800149c:	2280      	movs	r2, #128	; 0x80
 800149e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014a0:	4b26      	ldr	r3, [pc, #152]	; (800153c <MX_TIM2_Init+0xf8>)
 80014a2:	0018      	movs	r0, r3
 80014a4:	f003 fca0 	bl	8004de8 <HAL_TIM_Base_Init>
 80014a8:	1e03      	subs	r3, r0, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80014ac:	f000 f940 	bl	8001730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b0:	2128      	movs	r1, #40	; 0x28
 80014b2:	187b      	adds	r3, r7, r1
 80014b4:	2280      	movs	r2, #128	; 0x80
 80014b6:	0152      	lsls	r2, r2, #5
 80014b8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014ba:	187a      	adds	r2, r7, r1
 80014bc:	4b1f      	ldr	r3, [pc, #124]	; (800153c <MX_TIM2_Init+0xf8>)
 80014be:	0011      	movs	r1, r2
 80014c0:	0018      	movs	r0, r3
 80014c2:	f004 f815 	bl	80054f0 <HAL_TIM_ConfigClockSource>
 80014c6:	1e03      	subs	r3, r0, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80014ca:	f000 f931 	bl	8001730 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014ce:	4b1b      	ldr	r3, [pc, #108]	; (800153c <MX_TIM2_Init+0xf8>)
 80014d0:	0018      	movs	r0, r3
 80014d2:	f003 fdd9 	bl	8005088 <HAL_TIM_PWM_Init>
 80014d6:	1e03      	subs	r3, r0, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80014da:	f000 f929 	bl	8001730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014de:	2120      	movs	r1, #32
 80014e0:	187b      	adds	r3, r7, r1
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e6:	187b      	adds	r3, r7, r1
 80014e8:	2200      	movs	r2, #0
 80014ea:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ec:	187a      	adds	r2, r7, r1
 80014ee:	4b13      	ldr	r3, [pc, #76]	; (800153c <MX_TIM2_Init+0xf8>)
 80014f0:	0011      	movs	r1, r2
 80014f2:	0018      	movs	r0, r3
 80014f4:	f004 fc2a 	bl	8005d4c <HAL_TIMEx_MasterConfigSynchronization>
 80014f8:	1e03      	subs	r3, r0, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80014fc:	f000 f918 	bl	8001730 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	2260      	movs	r2, #96	; 0x60
 8001504:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 5 - 1;
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2204      	movs	r2, #4
 800150a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2200      	movs	r2, #0
 8001516:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001518:	1d39      	adds	r1, r7, #4
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <MX_TIM2_Init+0xf8>)
 800151c:	220c      	movs	r2, #12
 800151e:	0018      	movs	r0, r3
 8001520:	f003 ff20 	bl	8005364 <HAL_TIM_PWM_ConfigChannel>
 8001524:	1e03      	subs	r3, r0, #0
 8001526:	d001      	beq.n	800152c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8001528:	f000 f902 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <MX_TIM2_Init+0xf8>)
 800152e:	0018      	movs	r0, r3
 8001530:	f000 fb3e 	bl	8001bb0 <HAL_TIM_MspPostInit>

}
 8001534:	46c0      	nop			; (mov r8, r8)
 8001536:	46bd      	mov	sp, r7
 8001538:	b00e      	add	sp, #56	; 0x38
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000244 	.word	0x20000244

08001540 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */
  erpa_seq = 0;
 8001544:	4b19      	ldr	r3, [pc, #100]	; (80015ac <MX_USART1_UART_Init+0x6c>)
 8001546:	2200      	movs	r2, #0
 8001548:	801a      	strh	r2, [r3, #0]
  pmt_seq = 0;
 800154a:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <MX_USART1_UART_Init+0x70>)
 800154c:	2200      	movs	r2, #0
 800154e:	801a      	strh	r2, [r3, #0]
  hk_seq = 0;
 8001550:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <MX_USART1_UART_Init+0x74>)
 8001552:	2200      	movs	r2, #0
 8001554:	801a      	strh	r2, [r3, #0]
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001556:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 8001558:	4a18      	ldr	r2, [pc, #96]	; (80015bc <MX_USART1_UART_Init+0x7c>)
 800155a:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800155c:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 800155e:	22e1      	movs	r2, #225	; 0xe1
 8001560:	0212      	lsls	r2, r2, #8
 8001562:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001564:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800156a:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 800156c:	2200      	movs	r2, #0
 800156e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001570:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 8001572:	2200      	movs	r2, #0
 8001574:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001576:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 8001578:	220c      	movs	r2, #12
 800157a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157c:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 800157e:	2200      	movs	r2, #0
 8001580:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001582:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 8001584:	2200      	movs	r2, #0
 8001586:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001588:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 800158a:	2200      	movs	r2, #0
 800158c:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800158e:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 8001590:	2200      	movs	r2, #0
 8001592:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001594:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <MX_USART1_UART_Init+0x78>)
 8001596:	0018      	movs	r0, r3
 8001598:	f004 fca4 	bl	8005ee4 <HAL_UART_Init>
 800159c:	1e03      	subs	r3, r0, #0
 800159e:	d001      	beq.n	80015a4 <MX_USART1_UART_Init+0x64>
  {
    Error_Handler();
 80015a0:	f000 f8c6 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015a4:	46c0      	nop			; (mov r8, r8)
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	46c0      	nop			; (mov r8, r8)
 80015ac:	20000356 	.word	0x20000356
 80015b0:	2000035e 	.word	0x2000035e
 80015b4:	20000386 	.word	0x20000386
 80015b8:	2000028c 	.word	0x2000028c
 80015bc:	40013800 	.word	0x40013800

080015c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015c6:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <MX_DMA_Init+0x38>)
 80015c8:	695a      	ldr	r2, [r3, #20]
 80015ca:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <MX_DMA_Init+0x38>)
 80015cc:	2101      	movs	r1, #1
 80015ce:	430a      	orrs	r2, r1
 80015d0:	615a      	str	r2, [r3, #20]
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <MX_DMA_Init+0x38>)
 80015d4:	695b      	ldr	r3, [r3, #20]
 80015d6:	2201      	movs	r2, #1
 80015d8:	4013      	ands	r3, r2
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2100      	movs	r1, #0
 80015e2:	2009      	movs	r0, #9
 80015e4:	f001 f93a 	bl	800285c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015e8:	2009      	movs	r0, #9
 80015ea:	f001 f94c 	bl	8002886 <HAL_NVIC_EnableIRQ>

}
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	46bd      	mov	sp, r7
 80015f2:	b002      	add	sp, #8
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	46c0      	nop			; (mov r8, r8)
 80015f8:	40021000 	.word	0x40021000

080015fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015fc:	b590      	push	{r4, r7, lr}
 80015fe:	b08b      	sub	sp, #44	; 0x2c
 8001600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	2414      	movs	r4, #20
 8001604:	193b      	adds	r3, r7, r4
 8001606:	0018      	movs	r0, r3
 8001608:	2314      	movs	r3, #20
 800160a:	001a      	movs	r2, r3
 800160c:	2100      	movs	r1, #0
 800160e:	f005 ff4b 	bl	80074a8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001612:	4b43      	ldr	r3, [pc, #268]	; (8001720 <MX_GPIO_Init+0x124>)
 8001614:	695a      	ldr	r2, [r3, #20]
 8001616:	4b42      	ldr	r3, [pc, #264]	; (8001720 <MX_GPIO_Init+0x124>)
 8001618:	2180      	movs	r1, #128	; 0x80
 800161a:	0309      	lsls	r1, r1, #12
 800161c:	430a      	orrs	r2, r1
 800161e:	615a      	str	r2, [r3, #20]
 8001620:	4b3f      	ldr	r3, [pc, #252]	; (8001720 <MX_GPIO_Init+0x124>)
 8001622:	695a      	ldr	r2, [r3, #20]
 8001624:	2380      	movs	r3, #128	; 0x80
 8001626:	031b      	lsls	r3, r3, #12
 8001628:	4013      	ands	r3, r2
 800162a:	613b      	str	r3, [r7, #16]
 800162c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800162e:	4b3c      	ldr	r3, [pc, #240]	; (8001720 <MX_GPIO_Init+0x124>)
 8001630:	695a      	ldr	r2, [r3, #20]
 8001632:	4b3b      	ldr	r3, [pc, #236]	; (8001720 <MX_GPIO_Init+0x124>)
 8001634:	2180      	movs	r1, #128	; 0x80
 8001636:	03c9      	lsls	r1, r1, #15
 8001638:	430a      	orrs	r2, r1
 800163a:	615a      	str	r2, [r3, #20]
 800163c:	4b38      	ldr	r3, [pc, #224]	; (8001720 <MX_GPIO_Init+0x124>)
 800163e:	695a      	ldr	r2, [r3, #20]
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	03db      	lsls	r3, r3, #15
 8001644:	4013      	ands	r3, r2
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164a:	4b35      	ldr	r3, [pc, #212]	; (8001720 <MX_GPIO_Init+0x124>)
 800164c:	695a      	ldr	r2, [r3, #20]
 800164e:	4b34      	ldr	r3, [pc, #208]	; (8001720 <MX_GPIO_Init+0x124>)
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	0289      	lsls	r1, r1, #10
 8001654:	430a      	orrs	r2, r1
 8001656:	615a      	str	r2, [r3, #20]
 8001658:	4b31      	ldr	r3, [pc, #196]	; (8001720 <MX_GPIO_Init+0x124>)
 800165a:	695a      	ldr	r2, [r3, #20]
 800165c:	2380      	movs	r3, #128	; 0x80
 800165e:	029b      	lsls	r3, r3, #10
 8001660:	4013      	ands	r3, r2
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001666:	4b2e      	ldr	r3, [pc, #184]	; (8001720 <MX_GPIO_Init+0x124>)
 8001668:	695a      	ldr	r2, [r3, #20]
 800166a:	4b2d      	ldr	r3, [pc, #180]	; (8001720 <MX_GPIO_Init+0x124>)
 800166c:	2180      	movs	r1, #128	; 0x80
 800166e:	02c9      	lsls	r1, r1, #11
 8001670:	430a      	orrs	r2, r1
 8001672:	615a      	str	r2, [r3, #20]
 8001674:	4b2a      	ldr	r3, [pc, #168]	; (8001720 <MX_GPIO_Init+0x124>)
 8001676:	695a      	ldr	r2, [r3, #20]
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	02db      	lsls	r3, r3, #11
 800167c:	4013      	ands	r3, r2
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001682:	239f      	movs	r3, #159	; 0x9f
 8001684:	019b      	lsls	r3, r3, #6
 8001686:	4827      	ldr	r0, [pc, #156]	; (8001724 <MX_GPIO_Init+0x128>)
 8001688:	2200      	movs	r2, #0
 800168a:	0019      	movs	r1, r3
 800168c:	f001 fd55 	bl	800313a <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001690:	4b25      	ldr	r3, [pc, #148]	; (8001728 <MX_GPIO_Init+0x12c>)
 8001692:	2200      	movs	r2, #0
 8001694:	21c0      	movs	r1, #192	; 0xc0
 8001696:	0018      	movs	r0, r3
 8001698:	f001 fd4f 	bl	800313a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800169c:	4b23      	ldr	r3, [pc, #140]	; (800172c <MX_GPIO_Init+0x130>)
 800169e:	2200      	movs	r2, #0
 80016a0:	2160      	movs	r1, #96	; 0x60
 80016a2:	0018      	movs	r0, r3
 80016a4:	f001 fd49 	bl	800313a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80016a8:	193b      	adds	r3, r7, r4
 80016aa:	229f      	movs	r2, #159	; 0x9f
 80016ac:	0192      	lsls	r2, r2, #6
 80016ae:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	193b      	adds	r3, r7, r4
 80016b2:	2201      	movs	r2, #1
 80016b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	193b      	adds	r3, r7, r4
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016bc:	193b      	adds	r3, r7, r4
 80016be:	2200      	movs	r2, #0
 80016c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c2:	193b      	adds	r3, r7, r4
 80016c4:	4a17      	ldr	r2, [pc, #92]	; (8001724 <MX_GPIO_Init+0x128>)
 80016c6:	0019      	movs	r1, r3
 80016c8:	0010      	movs	r0, r2
 80016ca:	f001 fba9 	bl	8002e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016ce:	193b      	adds	r3, r7, r4
 80016d0:	22c0      	movs	r2, #192	; 0xc0
 80016d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d4:	193b      	adds	r3, r7, r4
 80016d6:	2201      	movs	r2, #1
 80016d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	193b      	adds	r3, r7, r4
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e0:	193b      	adds	r3, r7, r4
 80016e2:	2200      	movs	r2, #0
 80016e4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016e6:	193b      	adds	r3, r7, r4
 80016e8:	4a0f      	ldr	r2, [pc, #60]	; (8001728 <MX_GPIO_Init+0x12c>)
 80016ea:	0019      	movs	r1, r3
 80016ec:	0010      	movs	r0, r2
 80016ee:	f001 fb97 	bl	8002e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80016f2:	0021      	movs	r1, r4
 80016f4:	187b      	adds	r3, r7, r1
 80016f6:	2260      	movs	r2, #96	; 0x60
 80016f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	187b      	adds	r3, r7, r1
 80016fc:	2201      	movs	r2, #1
 80016fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	187b      	adds	r3, r7, r1
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	187b      	adds	r3, r7, r1
 8001708:	2200      	movs	r2, #0
 800170a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170c:	187b      	adds	r3, r7, r1
 800170e:	4a07      	ldr	r2, [pc, #28]	; (800172c <MX_GPIO_Init+0x130>)
 8001710:	0019      	movs	r1, r3
 8001712:	0010      	movs	r0, r2
 8001714:	f001 fb84 	bl	8002e20 <HAL_GPIO_Init>

}
 8001718:	46c0      	nop			; (mov r8, r8)
 800171a:	46bd      	mov	sp, r7
 800171c:	b00b      	add	sp, #44	; 0x2c
 800171e:	bd90      	pop	{r4, r7, pc}
 8001720:	40021000 	.word	0x40021000
 8001724:	48000800 	.word	0x48000800
 8001728:	48001400 	.word	0x48001400
 800172c:	48000400 	.word	0x48000400

08001730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001734:	b672      	cpsid	i
}
 8001736:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001738:	e7fe      	b.n	8001738 <Error_Handler+0x8>
	...

0800173c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001742:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <HAL_MspInit+0x44>)
 8001744:	699a      	ldr	r2, [r3, #24]
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <HAL_MspInit+0x44>)
 8001748:	2101      	movs	r1, #1
 800174a:	430a      	orrs	r2, r1
 800174c:	619a      	str	r2, [r3, #24]
 800174e:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <HAL_MspInit+0x44>)
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	2201      	movs	r2, #1
 8001754:	4013      	ands	r3, r2
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_MspInit+0x44>)
 800175c:	69da      	ldr	r2, [r3, #28]
 800175e:	4b08      	ldr	r3, [pc, #32]	; (8001780 <HAL_MspInit+0x44>)
 8001760:	2180      	movs	r1, #128	; 0x80
 8001762:	0549      	lsls	r1, r1, #21
 8001764:	430a      	orrs	r2, r1
 8001766:	61da      	str	r2, [r3, #28]
 8001768:	4b05      	ldr	r3, [pc, #20]	; (8001780 <HAL_MspInit+0x44>)
 800176a:	69da      	ldr	r2, [r3, #28]
 800176c:	2380      	movs	r3, #128	; 0x80
 800176e:	055b      	lsls	r3, r3, #21
 8001770:	4013      	ands	r3, r2
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	46bd      	mov	sp, r7
 800177a:	b002      	add	sp, #8
 800177c:	bd80      	pop	{r7, pc}
 800177e:	46c0      	nop			; (mov r8, r8)
 8001780:	40021000 	.word	0x40021000

08001784 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b08d      	sub	sp, #52	; 0x34
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	241c      	movs	r4, #28
 800178e:	193b      	adds	r3, r7, r4
 8001790:	0018      	movs	r0, r3
 8001792:	2314      	movs	r3, #20
 8001794:	001a      	movs	r2, r3
 8001796:	2100      	movs	r1, #0
 8001798:	f005 fe86 	bl	80074a8 <memset>
  if(hadc->Instance==ADC1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a4a      	ldr	r2, [pc, #296]	; (80018cc <HAL_ADC_MspInit+0x148>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d000      	beq.n	80017a8 <HAL_ADC_MspInit+0x24>
 80017a6:	e08d      	b.n	80018c4 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017a8:	4b49      	ldr	r3, [pc, #292]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017aa:	699a      	ldr	r2, [r3, #24]
 80017ac:	4b48      	ldr	r3, [pc, #288]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	0089      	lsls	r1, r1, #2
 80017b2:	430a      	orrs	r2, r1
 80017b4:	619a      	str	r2, [r3, #24]
 80017b6:	4b46      	ldr	r3, [pc, #280]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017b8:	699a      	ldr	r2, [r3, #24]
 80017ba:	2380      	movs	r3, #128	; 0x80
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	4013      	ands	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
 80017c2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c4:	4b42      	ldr	r3, [pc, #264]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017c6:	695a      	ldr	r2, [r3, #20]
 80017c8:	4b41      	ldr	r3, [pc, #260]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017ca:	2180      	movs	r1, #128	; 0x80
 80017cc:	0309      	lsls	r1, r1, #12
 80017ce:	430a      	orrs	r2, r1
 80017d0:	615a      	str	r2, [r3, #20]
 80017d2:	4b3f      	ldr	r3, [pc, #252]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017d4:	695a      	ldr	r2, [r3, #20]
 80017d6:	2380      	movs	r3, #128	; 0x80
 80017d8:	031b      	lsls	r3, r3, #12
 80017da:	4013      	ands	r3, r2
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e0:	4b3b      	ldr	r3, [pc, #236]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017e2:	695a      	ldr	r2, [r3, #20]
 80017e4:	4b3a      	ldr	r3, [pc, #232]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017e6:	2180      	movs	r1, #128	; 0x80
 80017e8:	0289      	lsls	r1, r1, #10
 80017ea:	430a      	orrs	r2, r1
 80017ec:	615a      	str	r2, [r3, #20]
 80017ee:	4b38      	ldr	r3, [pc, #224]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017f0:	695a      	ldr	r2, [r3, #20]
 80017f2:	2380      	movs	r3, #128	; 0x80
 80017f4:	029b      	lsls	r3, r3, #10
 80017f6:	4013      	ands	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
 80017fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fc:	4b34      	ldr	r3, [pc, #208]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 80017fe:	695a      	ldr	r2, [r3, #20]
 8001800:	4b33      	ldr	r3, [pc, #204]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 8001802:	2180      	movs	r1, #128	; 0x80
 8001804:	02c9      	lsls	r1, r1, #11
 8001806:	430a      	orrs	r2, r1
 8001808:	615a      	str	r2, [r3, #20]
 800180a:	4b31      	ldr	r3, [pc, #196]	; (80018d0 <HAL_ADC_MspInit+0x14c>)
 800180c:	695a      	ldr	r2, [r3, #20]
 800180e:	2380      	movs	r3, #128	; 0x80
 8001810:	02db      	lsls	r3, r3, #11
 8001812:	4013      	ands	r3, r2
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001818:	193b      	adds	r3, r7, r4
 800181a:	223f      	movs	r2, #63	; 0x3f
 800181c:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800181e:	193b      	adds	r3, r7, r4
 8001820:	2203      	movs	r2, #3
 8001822:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	193b      	adds	r3, r7, r4
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800182a:	193b      	adds	r3, r7, r4
 800182c:	4a29      	ldr	r2, [pc, #164]	; (80018d4 <HAL_ADC_MspInit+0x150>)
 800182e:	0019      	movs	r1, r3
 8001830:	0010      	movs	r0, r2
 8001832:	f001 faf5 	bl	8002e20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001836:	193b      	adds	r3, r7, r4
 8001838:	22ef      	movs	r2, #239	; 0xef
 800183a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800183c:	193b      	adds	r3, r7, r4
 800183e:	2203      	movs	r2, #3
 8001840:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	193b      	adds	r3, r7, r4
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	193a      	adds	r2, r7, r4
 800184a:	2390      	movs	r3, #144	; 0x90
 800184c:	05db      	lsls	r3, r3, #23
 800184e:	0011      	movs	r1, r2
 8001850:	0018      	movs	r0, r3
 8001852:	f001 fae5 	bl	8002e20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001856:	193b      	adds	r3, r7, r4
 8001858:	2203      	movs	r2, #3
 800185a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800185c:	193b      	adds	r3, r7, r4
 800185e:	2203      	movs	r2, #3
 8001860:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	193b      	adds	r3, r7, r4
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001868:	193b      	adds	r3, r7, r4
 800186a:	4a1b      	ldr	r2, [pc, #108]	; (80018d8 <HAL_ADC_MspInit+0x154>)
 800186c:	0019      	movs	r1, r3
 800186e:	0010      	movs	r0, r2
 8001870:	f001 fad6 	bl	8002e20 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001874:	4b19      	ldr	r3, [pc, #100]	; (80018dc <HAL_ADC_MspInit+0x158>)
 8001876:	4a1a      	ldr	r2, [pc, #104]	; (80018e0 <HAL_ADC_MspInit+0x15c>)
 8001878:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800187a:	4b18      	ldr	r3, [pc, #96]	; (80018dc <HAL_ADC_MspInit+0x158>)
 800187c:	2200      	movs	r2, #0
 800187e:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001880:	4b16      	ldr	r3, [pc, #88]	; (80018dc <HAL_ADC_MspInit+0x158>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001886:	4b15      	ldr	r3, [pc, #84]	; (80018dc <HAL_ADC_MspInit+0x158>)
 8001888:	2280      	movs	r2, #128	; 0x80
 800188a:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800188c:	4b13      	ldr	r3, [pc, #76]	; (80018dc <HAL_ADC_MspInit+0x158>)
 800188e:	2280      	movs	r2, #128	; 0x80
 8001890:	0052      	lsls	r2, r2, #1
 8001892:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <HAL_ADC_MspInit+0x158>)
 8001896:	2280      	movs	r2, #128	; 0x80
 8001898:	00d2      	lsls	r2, r2, #3
 800189a:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 800189c:	4b0f      	ldr	r3, [pc, #60]	; (80018dc <HAL_ADC_MspInit+0x158>)
 800189e:	2200      	movs	r2, #0
 80018a0:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80018a2:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <HAL_ADC_MspInit+0x158>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <HAL_ADC_MspInit+0x158>)
 80018aa:	0018      	movs	r0, r3
 80018ac:	f001 f8a2 	bl	80029f4 <HAL_DMA_Init>
 80018b0:	1e03      	subs	r3, r0, #0
 80018b2:	d001      	beq.n	80018b8 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 80018b4:	f7ff ff3c 	bl	8001730 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <HAL_ADC_MspInit+0x158>)
 80018bc:	631a      	str	r2, [r3, #48]	; 0x30
 80018be:	4b07      	ldr	r3, [pc, #28]	; (80018dc <HAL_ADC_MspInit+0x158>)
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018c4:	46c0      	nop			; (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b00d      	add	sp, #52	; 0x34
 80018ca:	bd90      	pop	{r4, r7, pc}
 80018cc:	40012400 	.word	0x40012400
 80018d0:	40021000 	.word	0x40021000
 80018d4:	48000800 	.word	0x48000800
 80018d8:	48000400 	.word	0x48000400
 80018dc:	20000090 	.word	0x20000090
 80018e0:	40020008 	.word	0x40020008

080018e4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b08b      	sub	sp, #44	; 0x2c
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	2414      	movs	r4, #20
 80018ee:	193b      	adds	r3, r7, r4
 80018f0:	0018      	movs	r0, r3
 80018f2:	2314      	movs	r3, #20
 80018f4:	001a      	movs	r2, r3
 80018f6:	2100      	movs	r1, #0
 80018f8:	f005 fdd6 	bl	80074a8 <memset>
  if(hdac->Instance==DAC)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a19      	ldr	r2, [pc, #100]	; (8001968 <HAL_DAC_MspInit+0x84>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d12b      	bne.n	800195e <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001906:	4b19      	ldr	r3, [pc, #100]	; (800196c <HAL_DAC_MspInit+0x88>)
 8001908:	69da      	ldr	r2, [r3, #28]
 800190a:	4b18      	ldr	r3, [pc, #96]	; (800196c <HAL_DAC_MspInit+0x88>)
 800190c:	2180      	movs	r1, #128	; 0x80
 800190e:	0589      	lsls	r1, r1, #22
 8001910:	430a      	orrs	r2, r1
 8001912:	61da      	str	r2, [r3, #28]
 8001914:	4b15      	ldr	r3, [pc, #84]	; (800196c <HAL_DAC_MspInit+0x88>)
 8001916:	69da      	ldr	r2, [r3, #28]
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	059b      	lsls	r3, r3, #22
 800191c:	4013      	ands	r3, r2
 800191e:	613b      	str	r3, [r7, #16]
 8001920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001922:	4b12      	ldr	r3, [pc, #72]	; (800196c <HAL_DAC_MspInit+0x88>)
 8001924:	695a      	ldr	r2, [r3, #20]
 8001926:	4b11      	ldr	r3, [pc, #68]	; (800196c <HAL_DAC_MspInit+0x88>)
 8001928:	2180      	movs	r1, #128	; 0x80
 800192a:	0289      	lsls	r1, r1, #10
 800192c:	430a      	orrs	r2, r1
 800192e:	615a      	str	r2, [r3, #20]
 8001930:	4b0e      	ldr	r3, [pc, #56]	; (800196c <HAL_DAC_MspInit+0x88>)
 8001932:	695a      	ldr	r2, [r3, #20]
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	029b      	lsls	r3, r3, #10
 8001938:	4013      	ands	r3, r2
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800193e:	193b      	adds	r3, r7, r4
 8001940:	2210      	movs	r2, #16
 8001942:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001944:	193b      	adds	r3, r7, r4
 8001946:	2203      	movs	r2, #3
 8001948:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	193b      	adds	r3, r7, r4
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	193a      	adds	r2, r7, r4
 8001952:	2390      	movs	r3, #144	; 0x90
 8001954:	05db      	lsls	r3, r3, #23
 8001956:	0011      	movs	r1, r2
 8001958:	0018      	movs	r0, r3
 800195a:	f001 fa61 	bl	8002e20 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	46bd      	mov	sp, r7
 8001962:	b00b      	add	sp, #44	; 0x2c
 8001964:	bd90      	pop	{r4, r7, pc}
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	40007400 	.word	0x40007400
 800196c:	40021000 	.word	0x40021000

08001970 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b08b      	sub	sp, #44	; 0x2c
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001978:	2414      	movs	r4, #20
 800197a:	193b      	adds	r3, r7, r4
 800197c:	0018      	movs	r0, r3
 800197e:	2314      	movs	r3, #20
 8001980:	001a      	movs	r2, r3
 8001982:	2100      	movs	r1, #0
 8001984:	f005 fd90 	bl	80074a8 <memset>
  if(hi2c->Instance==I2C1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a1c      	ldr	r2, [pc, #112]	; (8001a00 <HAL_I2C_MspInit+0x90>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d132      	bne.n	80019f8 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001992:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <HAL_I2C_MspInit+0x94>)
 8001994:	695a      	ldr	r2, [r3, #20]
 8001996:	4b1b      	ldr	r3, [pc, #108]	; (8001a04 <HAL_I2C_MspInit+0x94>)
 8001998:	2180      	movs	r1, #128	; 0x80
 800199a:	02c9      	lsls	r1, r1, #11
 800199c:	430a      	orrs	r2, r1
 800199e:	615a      	str	r2, [r3, #20]
 80019a0:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <HAL_I2C_MspInit+0x94>)
 80019a2:	695a      	ldr	r2, [r3, #20]
 80019a4:	2380      	movs	r3, #128	; 0x80
 80019a6:	02db      	lsls	r3, r3, #11
 80019a8:	4013      	ands	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
 80019ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019ae:	193b      	adds	r3, r7, r4
 80019b0:	22c0      	movs	r2, #192	; 0xc0
 80019b2:	0092      	lsls	r2, r2, #2
 80019b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019b6:	0021      	movs	r1, r4
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	2212      	movs	r2, #18
 80019bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	187b      	adds	r3, r7, r1
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019c4:	187b      	adds	r3, r7, r1
 80019c6:	2203      	movs	r2, #3
 80019c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80019ca:	187b      	adds	r3, r7, r1
 80019cc:	2201      	movs	r2, #1
 80019ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d0:	187b      	adds	r3, r7, r1
 80019d2:	4a0d      	ldr	r2, [pc, #52]	; (8001a08 <HAL_I2C_MspInit+0x98>)
 80019d4:	0019      	movs	r1, r3
 80019d6:	0010      	movs	r0, r2
 80019d8:	f001 fa22 	bl	8002e20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019dc:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <HAL_I2C_MspInit+0x94>)
 80019de:	69da      	ldr	r2, [r3, #28]
 80019e0:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <HAL_I2C_MspInit+0x94>)
 80019e2:	2180      	movs	r1, #128	; 0x80
 80019e4:	0389      	lsls	r1, r1, #14
 80019e6:	430a      	orrs	r2, r1
 80019e8:	61da      	str	r2, [r3, #28]
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <HAL_I2C_MspInit+0x94>)
 80019ec:	69da      	ldr	r2, [r3, #28]
 80019ee:	2380      	movs	r3, #128	; 0x80
 80019f0:	039b      	lsls	r3, r3, #14
 80019f2:	4013      	ands	r3, r2
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019f8:	46c0      	nop			; (mov r8, r8)
 80019fa:	46bd      	mov	sp, r7
 80019fc:	b00b      	add	sp, #44	; 0x2c
 80019fe:	bd90      	pop	{r4, r7, pc}
 8001a00:	40005400 	.word	0x40005400
 8001a04:	40021000 	.word	0x40021000
 8001a08:	48000400 	.word	0x48000400

08001a0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a0c:	b590      	push	{r4, r7, lr}
 8001a0e:	b08d      	sub	sp, #52	; 0x34
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a14:	241c      	movs	r4, #28
 8001a16:	193b      	adds	r3, r7, r4
 8001a18:	0018      	movs	r0, r3
 8001a1a:	2314      	movs	r3, #20
 8001a1c:	001a      	movs	r2, r3
 8001a1e:	2100      	movs	r1, #0
 8001a20:	f005 fd42 	bl	80074a8 <memset>
  if(hspi->Instance==SPI1)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a38      	ldr	r2, [pc, #224]	; (8001b0c <HAL_SPI_MspInit+0x100>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d132      	bne.n	8001a94 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a2e:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001a30:	699a      	ldr	r2, [r3, #24]
 8001a32:	4b37      	ldr	r3, [pc, #220]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001a34:	2180      	movs	r1, #128	; 0x80
 8001a36:	0149      	lsls	r1, r1, #5
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	619a      	str	r2, [r3, #24]
 8001a3c:	4b34      	ldr	r3, [pc, #208]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001a3e:	699a      	ldr	r2, [r3, #24]
 8001a40:	2380      	movs	r3, #128	; 0x80
 8001a42:	015b      	lsls	r3, r3, #5
 8001a44:	4013      	ands	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
 8001a48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4a:	4b31      	ldr	r3, [pc, #196]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001a4c:	695a      	ldr	r2, [r3, #20]
 8001a4e:	4b30      	ldr	r3, [pc, #192]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001a50:	2180      	movs	r1, #128	; 0x80
 8001a52:	02c9      	lsls	r1, r1, #11
 8001a54:	430a      	orrs	r2, r1
 8001a56:	615a      	str	r2, [r3, #20]
 8001a58:	4b2d      	ldr	r3, [pc, #180]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001a5a:	695a      	ldr	r2, [r3, #20]
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	02db      	lsls	r3, r3, #11
 8001a60:	4013      	ands	r3, r2
 8001a62:	617b      	str	r3, [r7, #20]
 8001a64:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001a66:	0021      	movs	r1, r4
 8001a68:	187b      	adds	r3, r7, r1
 8001a6a:	2218      	movs	r2, #24
 8001a6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6e:	187b      	adds	r3, r7, r1
 8001a70:	2202      	movs	r2, #2
 8001a72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	187b      	adds	r3, r7, r1
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a7a:	187b      	adds	r3, r7, r1
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001a80:	187b      	adds	r3, r7, r1
 8001a82:	2200      	movs	r2, #0
 8001a84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a86:	187b      	adds	r3, r7, r1
 8001a88:	4a22      	ldr	r2, [pc, #136]	; (8001b14 <HAL_SPI_MspInit+0x108>)
 8001a8a:	0019      	movs	r1, r3
 8001a8c:	0010      	movs	r0, r2
 8001a8e:	f001 f9c7 	bl	8002e20 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001a92:	e037      	b.n	8001b04 <HAL_SPI_MspInit+0xf8>
  else if(hspi->Instance==SPI2)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a1f      	ldr	r2, [pc, #124]	; (8001b18 <HAL_SPI_MspInit+0x10c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d132      	bne.n	8001b04 <HAL_SPI_MspInit+0xf8>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a9e:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001aa0:	69da      	ldr	r2, [r3, #28]
 8001aa2:	4b1b      	ldr	r3, [pc, #108]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001aa4:	2180      	movs	r1, #128	; 0x80
 8001aa6:	01c9      	lsls	r1, r1, #7
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	61da      	str	r2, [r3, #28]
 8001aac:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001aae:	69da      	ldr	r2, [r3, #28]
 8001ab0:	2380      	movs	r3, #128	; 0x80
 8001ab2:	01db      	lsls	r3, r3, #7
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aba:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001abc:	695a      	ldr	r2, [r3, #20]
 8001abe:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001ac0:	2180      	movs	r1, #128	; 0x80
 8001ac2:	02c9      	lsls	r1, r1, #11
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	615a      	str	r2, [r3, #20]
 8001ac8:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <HAL_SPI_MspInit+0x104>)
 8001aca:	695a      	ldr	r2, [r3, #20]
 8001acc:	2380      	movs	r3, #128	; 0x80
 8001ace:	02db      	lsls	r3, r3, #11
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001ad6:	211c      	movs	r1, #28
 8001ad8:	187b      	adds	r3, r7, r1
 8001ada:	22c0      	movs	r2, #192	; 0xc0
 8001adc:	01d2      	lsls	r2, r2, #7
 8001ade:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	187b      	adds	r3, r7, r1
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	187b      	adds	r3, r7, r1
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aec:	187b      	adds	r3, r7, r1
 8001aee:	2203      	movs	r2, #3
 8001af0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001af2:	187b      	adds	r3, r7, r1
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af8:	187b      	adds	r3, r7, r1
 8001afa:	4a06      	ldr	r2, [pc, #24]	; (8001b14 <HAL_SPI_MspInit+0x108>)
 8001afc:	0019      	movs	r1, r3
 8001afe:	0010      	movs	r0, r2
 8001b00:	f001 f98e 	bl	8002e20 <HAL_GPIO_Init>
}
 8001b04:	46c0      	nop			; (mov r8, r8)
 8001b06:	46bd      	mov	sp, r7
 8001b08:	b00d      	add	sp, #52	; 0x34
 8001b0a:	bd90      	pop	{r4, r7, pc}
 8001b0c:	40013000 	.word	0x40013000
 8001b10:	40021000 	.word	0x40021000
 8001b14:	48000400 	.word	0x48000400
 8001b18:	40003800 	.word	0x40003800

08001b1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a1f      	ldr	r2, [pc, #124]	; (8001ba8 <HAL_TIM_Base_MspInit+0x8c>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d11e      	bne.n	8001b6c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b2e:	4b1f      	ldr	r3, [pc, #124]	; (8001bac <HAL_TIM_Base_MspInit+0x90>)
 8001b30:	699a      	ldr	r2, [r3, #24]
 8001b32:	4b1e      	ldr	r3, [pc, #120]	; (8001bac <HAL_TIM_Base_MspInit+0x90>)
 8001b34:	2180      	movs	r1, #128	; 0x80
 8001b36:	0109      	lsls	r1, r1, #4
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	619a      	str	r2, [r3, #24]
 8001b3c:	4b1b      	ldr	r3, [pc, #108]	; (8001bac <HAL_TIM_Base_MspInit+0x90>)
 8001b3e:	699a      	ldr	r2, [r3, #24]
 8001b40:	2380      	movs	r3, #128	; 0x80
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	4013      	ands	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 1, 0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	200d      	movs	r0, #13
 8001b50:	f000 fe84 	bl	800285c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001b54:	200d      	movs	r0, #13
 8001b56:	f000 fe96 	bl	8002886 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	200e      	movs	r0, #14
 8001b60:	f000 fe7c 	bl	800285c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001b64:	200e      	movs	r0, #14
 8001b66:	f000 fe8e 	bl	8002886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b6a:	e019      	b.n	8001ba0 <HAL_TIM_Base_MspInit+0x84>
  else if(htim_base->Instance==TIM2)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	2380      	movs	r3, #128	; 0x80
 8001b72:	05db      	lsls	r3, r3, #23
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d113      	bne.n	8001ba0 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_TIM_Base_MspInit+0x90>)
 8001b7a:	69da      	ldr	r2, [r3, #28]
 8001b7c:	4b0b      	ldr	r3, [pc, #44]	; (8001bac <HAL_TIM_Base_MspInit+0x90>)
 8001b7e:	2101      	movs	r1, #1
 8001b80:	430a      	orrs	r2, r1
 8001b82:	61da      	str	r2, [r3, #28]
 8001b84:	4b09      	ldr	r3, [pc, #36]	; (8001bac <HAL_TIM_Base_MspInit+0x90>)
 8001b86:	69db      	ldr	r3, [r3, #28]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001b90:	2200      	movs	r2, #0
 8001b92:	2101      	movs	r1, #1
 8001b94:	200f      	movs	r0, #15
 8001b96:	f000 fe61 	bl	800285c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b9a:	200f      	movs	r0, #15
 8001b9c:	f000 fe73 	bl	8002886 <HAL_NVIC_EnableIRQ>
}
 8001ba0:	46c0      	nop			; (mov r8, r8)
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b004      	add	sp, #16
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40012c00 	.word	0x40012c00
 8001bac:	40021000 	.word	0x40021000

08001bb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b08b      	sub	sp, #44	; 0x2c
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	2414      	movs	r4, #20
 8001bba:	193b      	adds	r3, r7, r4
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	2314      	movs	r3, #20
 8001bc0:	001a      	movs	r2, r3
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	f005 fc70 	bl	80074a8 <memset>
  if(htim->Instance==TIM1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a2c      	ldr	r2, [pc, #176]	; (8001c80 <HAL_TIM_MspPostInit+0xd0>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d126      	bne.n	8001c20 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd2:	4b2c      	ldr	r3, [pc, #176]	; (8001c84 <HAL_TIM_MspPostInit+0xd4>)
 8001bd4:	695a      	ldr	r2, [r3, #20]
 8001bd6:	4b2b      	ldr	r3, [pc, #172]	; (8001c84 <HAL_TIM_MspPostInit+0xd4>)
 8001bd8:	2180      	movs	r1, #128	; 0x80
 8001bda:	0289      	lsls	r1, r1, #10
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	615a      	str	r2, [r3, #20]
 8001be0:	4b28      	ldr	r3, [pc, #160]	; (8001c84 <HAL_TIM_MspPostInit+0xd4>)
 8001be2:	695a      	ldr	r2, [r3, #20]
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	029b      	lsls	r3, r3, #10
 8001be8:	4013      	ands	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001bee:	193b      	adds	r3, r7, r4
 8001bf0:	2280      	movs	r2, #128	; 0x80
 8001bf2:	0052      	lsls	r2, r2, #1
 8001bf4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf6:	0021      	movs	r1, r4
 8001bf8:	187b      	adds	r3, r7, r1
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	187b      	adds	r3, r7, r1
 8001c00:	2200      	movs	r2, #0
 8001c02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c04:	187b      	adds	r3, r7, r1
 8001c06:	2200      	movs	r2, #0
 8001c08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001c0a:	187b      	adds	r3, r7, r1
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c10:	187a      	adds	r2, r7, r1
 8001c12:	2390      	movs	r3, #144	; 0x90
 8001c14:	05db      	lsls	r3, r3, #23
 8001c16:	0011      	movs	r1, r2
 8001c18:	0018      	movs	r0, r3
 8001c1a:	f001 f901 	bl	8002e20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001c1e:	e02a      	b.n	8001c76 <HAL_TIM_MspPostInit+0xc6>
  else if(htim->Instance==TIM2)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	2380      	movs	r3, #128	; 0x80
 8001c26:	05db      	lsls	r3, r3, #23
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d124      	bne.n	8001c76 <HAL_TIM_MspPostInit+0xc6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2c:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <HAL_TIM_MspPostInit+0xd4>)
 8001c2e:	695a      	ldr	r2, [r3, #20]
 8001c30:	4b14      	ldr	r3, [pc, #80]	; (8001c84 <HAL_TIM_MspPostInit+0xd4>)
 8001c32:	2180      	movs	r1, #128	; 0x80
 8001c34:	02c9      	lsls	r1, r1, #11
 8001c36:	430a      	orrs	r2, r1
 8001c38:	615a      	str	r2, [r3, #20]
 8001c3a:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_TIM_MspPostInit+0xd4>)
 8001c3c:	695a      	ldr	r2, [r3, #20]
 8001c3e:	2380      	movs	r3, #128	; 0x80
 8001c40:	02db      	lsls	r3, r3, #11
 8001c42:	4013      	ands	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001c48:	2114      	movs	r1, #20
 8001c4a:	187b      	adds	r3, r7, r1
 8001c4c:	2280      	movs	r2, #128	; 0x80
 8001c4e:	0112      	lsls	r2, r2, #4
 8001c50:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	187b      	adds	r3, r7, r1
 8001c54:	2202      	movs	r2, #2
 8001c56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	187b      	adds	r3, r7, r1
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	187b      	adds	r3, r7, r1
 8001c60:	2200      	movs	r2, #0
 8001c62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001c64:	187b      	adds	r3, r7, r1
 8001c66:	2202      	movs	r2, #2
 8001c68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6a:	187b      	adds	r3, r7, r1
 8001c6c:	4a06      	ldr	r2, [pc, #24]	; (8001c88 <HAL_TIM_MspPostInit+0xd8>)
 8001c6e:	0019      	movs	r1, r3
 8001c70:	0010      	movs	r0, r2
 8001c72:	f001 f8d5 	bl	8002e20 <HAL_GPIO_Init>
}
 8001c76:	46c0      	nop			; (mov r8, r8)
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b00b      	add	sp, #44	; 0x2c
 8001c7c:	bd90      	pop	{r4, r7, pc}
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	40012c00 	.word	0x40012c00
 8001c84:	40021000 	.word	0x40021000
 8001c88:	48000400 	.word	0x48000400

08001c8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b08b      	sub	sp, #44	; 0x2c
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	2414      	movs	r4, #20
 8001c96:	193b      	adds	r3, r7, r4
 8001c98:	0018      	movs	r0, r3
 8001c9a:	2314      	movs	r3, #20
 8001c9c:	001a      	movs	r2, r3
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	f005 fc02 	bl	80074a8 <memset>
  if(huart->Instance==USART1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a21      	ldr	r2, [pc, #132]	; (8001d30 <HAL_UART_MspInit+0xa4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d13b      	bne.n	8001d26 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cae:	4b21      	ldr	r3, [pc, #132]	; (8001d34 <HAL_UART_MspInit+0xa8>)
 8001cb0:	699a      	ldr	r2, [r3, #24]
 8001cb2:	4b20      	ldr	r3, [pc, #128]	; (8001d34 <HAL_UART_MspInit+0xa8>)
 8001cb4:	2180      	movs	r1, #128	; 0x80
 8001cb6:	01c9      	lsls	r1, r1, #7
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	619a      	str	r2, [r3, #24]
 8001cbc:	4b1d      	ldr	r3, [pc, #116]	; (8001d34 <HAL_UART_MspInit+0xa8>)
 8001cbe:	699a      	ldr	r2, [r3, #24]
 8001cc0:	2380      	movs	r3, #128	; 0x80
 8001cc2:	01db      	lsls	r3, r3, #7
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cca:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <HAL_UART_MspInit+0xa8>)
 8001ccc:	695a      	ldr	r2, [r3, #20]
 8001cce:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <HAL_UART_MspInit+0xa8>)
 8001cd0:	2180      	movs	r1, #128	; 0x80
 8001cd2:	0289      	lsls	r1, r1, #10
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	615a      	str	r2, [r3, #20]
 8001cd8:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <HAL_UART_MspInit+0xa8>)
 8001cda:	695a      	ldr	r2, [r3, #20]
 8001cdc:	2380      	movs	r3, #128	; 0x80
 8001cde:	029b      	lsls	r3, r3, #10
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ce6:	193b      	adds	r3, r7, r4
 8001ce8:	22c0      	movs	r2, #192	; 0xc0
 8001cea:	00d2      	lsls	r2, r2, #3
 8001cec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	0021      	movs	r1, r4
 8001cf0:	187b      	adds	r3, r7, r1
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	187b      	adds	r3, r7, r1
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cfc:	187b      	adds	r3, r7, r1
 8001cfe:	2203      	movs	r2, #3
 8001d00:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001d02:	187b      	adds	r3, r7, r1
 8001d04:	2201      	movs	r2, #1
 8001d06:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d08:	187a      	adds	r2, r7, r1
 8001d0a:	2390      	movs	r3, #144	; 0x90
 8001d0c:	05db      	lsls	r3, r3, #23
 8001d0e:	0011      	movs	r1, r2
 8001d10:	0018      	movs	r0, r3
 8001d12:	f001 f885 	bl	8002e20 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2100      	movs	r1, #0
 8001d1a:	201b      	movs	r0, #27
 8001d1c:	f000 fd9e 	bl	800285c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d20:	201b      	movs	r0, #27
 8001d22:	f000 fdb0 	bl	8002886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	b00b      	add	sp, #44	; 0x2c
 8001d2c:	bd90      	pop	{r4, r7, pc}
 8001d2e:	46c0      	nop			; (mov r8, r8)
 8001d30:	40013800 	.word	0x40013800
 8001d34:	40021000 	.word	0x40021000

08001d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d3c:	e7fe      	b.n	8001d3c <NMI_Handler+0x4>

08001d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d42:	e7fe      	b.n	8001d42 <HardFault_Handler+0x4>

08001d44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001d48:	46c0      	nop			; (mov r8, r8)
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d5c:	f000 f8b8 	bl	8001ed0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d60:	46c0      	nop			; (mov r8, r8)
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001d6c:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <DMA1_Channel1_IRQHandler+0x14>)
 8001d6e:	0018      	movs	r0, r3
 8001d70:	f000 ff6b 	bl	8002c4a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d74:	46c0      	nop			; (mov r8, r8)
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	20000090 	.word	0x20000090

08001d80 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d84:	4b03      	ldr	r3, [pc, #12]	; (8001d94 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001d86:	0018      	movs	r0, r3
 8001d88:	f003 f9d6 	bl	8005138 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001d8c:	46c0      	nop			; (mov r8, r8)
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	46c0      	nop			; (mov r8, r8)
 8001d94:	200001fc 	.word	0x200001fc

08001d98 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d9c:	4b03      	ldr	r3, [pc, #12]	; (8001dac <TIM1_CC_IRQHandler+0x14>)
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f003 f9ca 	bl	8005138 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001da4:	46c0      	nop			; (mov r8, r8)
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	46c0      	nop			; (mov r8, r8)
 8001dac:	200001fc 	.word	0x200001fc

08001db0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001db4:	4b03      	ldr	r3, [pc, #12]	; (8001dc4 <TIM2_IRQHandler+0x14>)
 8001db6:	0018      	movs	r0, r3
 8001db8:	f003 f9be 	bl	8005138 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dbc:	46c0      	nop			; (mov r8, r8)
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	46c0      	nop			; (mov r8, r8)
 8001dc4:	20000244 	.word	0x20000244

08001dc8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001dcc:	4b03      	ldr	r3, [pc, #12]	; (8001ddc <USART1_IRQHandler+0x14>)
 8001dce:	0018      	movs	r0, r3
 8001dd0:	f004 f9e6 	bl	80061a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001dd4:	46c0      	nop			; (mov r8, r8)
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	2000028c 	.word	0x2000028c

08001de0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001de4:	46c0      	nop			; (mov r8, r8)
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <Reset_Handler>:
 8001dec:	480d      	ldr	r0, [pc, #52]	; (8001e24 <LoopForever+0x2>)
 8001dee:	4685      	mov	sp, r0
 8001df0:	480d      	ldr	r0, [pc, #52]	; (8001e28 <LoopForever+0x6>)
 8001df2:	490e      	ldr	r1, [pc, #56]	; (8001e2c <LoopForever+0xa>)
 8001df4:	4a0e      	ldr	r2, [pc, #56]	; (8001e30 <LoopForever+0xe>)
 8001df6:	2300      	movs	r3, #0
 8001df8:	e002      	b.n	8001e00 <LoopCopyDataInit>

08001dfa <CopyDataInit>:
 8001dfa:	58d4      	ldr	r4, [r2, r3]
 8001dfc:	50c4      	str	r4, [r0, r3]
 8001dfe:	3304      	adds	r3, #4

08001e00 <LoopCopyDataInit>:
 8001e00:	18c4      	adds	r4, r0, r3
 8001e02:	428c      	cmp	r4, r1
 8001e04:	d3f9      	bcc.n	8001dfa <CopyDataInit>
 8001e06:	4a0b      	ldr	r2, [pc, #44]	; (8001e34 <LoopForever+0x12>)
 8001e08:	4c0b      	ldr	r4, [pc, #44]	; (8001e38 <LoopForever+0x16>)
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e001      	b.n	8001e12 <LoopFillZerobss>

08001e0e <FillZerobss>:
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	3204      	adds	r2, #4

08001e12 <LoopFillZerobss>:
 8001e12:	42a2      	cmp	r2, r4
 8001e14:	d3fb      	bcc.n	8001e0e <FillZerobss>
 8001e16:	f7ff ffe3 	bl	8001de0 <SystemInit>
 8001e1a:	f005 fb21 	bl	8007460 <__libc_init_array>
 8001e1e:	f7fe ff61 	bl	8000ce4 <main>

08001e22 <LoopForever>:
 8001e22:	e7fe      	b.n	8001e22 <LoopForever>
 8001e24:	20002000 	.word	0x20002000
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	20000034 	.word	0x20000034
 8001e30:	080075b4 	.word	0x080075b4
 8001e34:	20000034 	.word	0x20000034
 8001e38:	20000398 	.word	0x20000398

08001e3c <ADC1_COMP_IRQHandler>:
 8001e3c:	e7fe      	b.n	8001e3c <ADC1_COMP_IRQHandler>
	...

08001e40 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <HAL_Init+0x24>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <HAL_Init+0x24>)
 8001e4a:	2110      	movs	r1, #16
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001e50:	2003      	movs	r0, #3
 8001e52:	f000 f809 	bl	8001e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e56:	f7ff fc71 	bl	800173c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	40022000 	.word	0x40022000

08001e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b590      	push	{r4, r7, lr}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e70:	4b14      	ldr	r3, [pc, #80]	; (8001ec4 <HAL_InitTick+0x5c>)
 8001e72:	681c      	ldr	r4, [r3, #0]
 8001e74:	4b14      	ldr	r3, [pc, #80]	; (8001ec8 <HAL_InitTick+0x60>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	0019      	movs	r1, r3
 8001e7a:	23fa      	movs	r3, #250	; 0xfa
 8001e7c:	0098      	lsls	r0, r3, #2
 8001e7e:	f7fe f943 	bl	8000108 <__udivsi3>
 8001e82:	0003      	movs	r3, r0
 8001e84:	0019      	movs	r1, r3
 8001e86:	0020      	movs	r0, r4
 8001e88:	f7fe f93e 	bl	8000108 <__udivsi3>
 8001e8c:	0003      	movs	r3, r0
 8001e8e:	0018      	movs	r0, r3
 8001e90:	f000 fd09 	bl	80028a6 <HAL_SYSTICK_Config>
 8001e94:	1e03      	subs	r3, r0, #0
 8001e96:	d001      	beq.n	8001e9c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e00f      	b.n	8001ebc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b03      	cmp	r3, #3
 8001ea0:	d80b      	bhi.n	8001eba <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	425b      	negs	r3, r3
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f000 fcd6 	bl	800285c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001eb0:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <HAL_InitTick+0x64>)
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	e000      	b.n	8001ebc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
}
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b003      	add	sp, #12
 8001ec2:	bd90      	pop	{r4, r7, pc}
 8001ec4:	20000028 	.word	0x20000028
 8001ec8:	20000030 	.word	0x20000030
 8001ecc:	2000002c 	.word	0x2000002c

08001ed0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_IncTick+0x1c>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	001a      	movs	r2, r3
 8001eda:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <HAL_IncTick+0x20>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	18d2      	adds	r2, r2, r3
 8001ee0:	4b03      	ldr	r3, [pc, #12]	; (8001ef0 <HAL_IncTick+0x20>)
 8001ee2:	601a      	str	r2, [r3, #0]
}
 8001ee4:	46c0      	nop			; (mov r8, r8)
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	46c0      	nop			; (mov r8, r8)
 8001eec:	20000030 	.word	0x20000030
 8001ef0:	20000394 	.word	0x20000394

08001ef4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef8:	4b02      	ldr	r3, [pc, #8]	; (8001f04 <HAL_GetTick+0x10>)
 8001efa:	681b      	ldr	r3, [r3, #0]
}
 8001efc:	0018      	movs	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	20000394 	.word	0x20000394

08001f08 <HAL_SuspendTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8001f0c:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <HAL_SuspendTick+0x18>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <HAL_SuspendTick+0x18>)
 8001f12:	2102      	movs	r1, #2
 8001f14:	438a      	bics	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]
}
 8001f18:	46c0      	nop			; (mov r8, r8)
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	46c0      	nop			; (mov r8, r8)
 8001f20:	e000e010 	.word	0xe000e010

08001f24 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f2c:	230f      	movs	r3, #15
 8001f2e:	18fb      	adds	r3, r7, r3
 8001f30:	2200      	movs	r2, #0
 8001f32:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001f34:	2300      	movs	r3, #0
 8001f36:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d101      	bne.n	8001f42 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e125      	b.n	800218e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d10a      	bne.n	8001f60 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2234      	movs	r2, #52	; 0x34
 8001f54:	2100      	movs	r1, #0
 8001f56:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7ff fc12 	bl	8001784 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f64:	2210      	movs	r2, #16
 8001f66:	4013      	ands	r3, r2
 8001f68:	d000      	beq.n	8001f6c <HAL_ADC_Init+0x48>
 8001f6a:	e103      	b.n	8002174 <HAL_ADC_Init+0x250>
 8001f6c:	230f      	movs	r3, #15
 8001f6e:	18fb      	adds	r3, r7, r3
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d000      	beq.n	8001f78 <HAL_ADC_Init+0x54>
 8001f76:	e0fd      	b.n	8002174 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2204      	movs	r2, #4
 8001f80:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001f82:	d000      	beq.n	8001f86 <HAL_ADC_Init+0x62>
 8001f84:	e0f6      	b.n	8002174 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f8a:	4a83      	ldr	r2, [pc, #524]	; (8002198 <HAL_ADC_Init+0x274>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	2202      	movs	r2, #2
 8001f90:	431a      	orrs	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d112      	bne.n	8001fca <HAL_ADC_Init+0xa6>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2201      	movs	r2, #1
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d009      	beq.n	8001fc6 <HAL_ADC_Init+0xa2>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68da      	ldr	r2, [r3, #12]
 8001fb8:	2380      	movs	r3, #128	; 0x80
 8001fba:	021b      	lsls	r3, r3, #8
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	2380      	movs	r3, #128	; 0x80
 8001fc0:	021b      	lsls	r3, r3, #8
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d101      	bne.n	8001fca <HAL_ADC_Init+0xa6>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e000      	b.n	8001fcc <HAL_ADC_Init+0xa8>
 8001fca:	2300      	movs	r3, #0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d116      	bne.n	8001ffe <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	2218      	movs	r2, #24
 8001fd8:	4393      	bics	r3, r2
 8001fda:	0019      	movs	r1, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	0899      	lsrs	r1, r3, #2
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68da      	ldr	r2, [r3, #12]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4964      	ldr	r1, [pc, #400]	; (800219c <HAL_ADC_Init+0x278>)
 800200a:	400a      	ands	r2, r1
 800200c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	7e1b      	ldrb	r3, [r3, #24]
 8002012:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	7e5b      	ldrb	r3, [r3, #25]
 8002018:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800201a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	7e9b      	ldrb	r3, [r3, #26]
 8002020:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002022:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002028:	2b01      	cmp	r3, #1
 800202a:	d002      	beq.n	8002032 <HAL_ADC_Init+0x10e>
 800202c:	2380      	movs	r3, #128	; 0x80
 800202e:	015b      	lsls	r3, r3, #5
 8002030:	e000      	b.n	8002034 <HAL_ADC_Init+0x110>
 8002032:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002034:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800203a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	2b02      	cmp	r3, #2
 8002042:	d101      	bne.n	8002048 <HAL_ADC_Init+0x124>
 8002044:	2304      	movs	r3, #4
 8002046:	e000      	b.n	800204a <HAL_ADC_Init+0x126>
 8002048:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800204a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2124      	movs	r1, #36	; 0x24
 8002050:	5c5b      	ldrb	r3, [r3, r1]
 8002052:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002054:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002056:	68ba      	ldr	r2, [r7, #8]
 8002058:	4313      	orrs	r3, r2
 800205a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	7edb      	ldrb	r3, [r3, #27]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d115      	bne.n	8002090 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	7e9b      	ldrb	r3, [r3, #26]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d105      	bne.n	8002078 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	2280      	movs	r2, #128	; 0x80
 8002070:	0252      	lsls	r2, r2, #9
 8002072:	4313      	orrs	r3, r2
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	e00b      	b.n	8002090 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800207c:	2220      	movs	r2, #32
 800207e:	431a      	orrs	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002088:	2201      	movs	r2, #1
 800208a:	431a      	orrs	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	69da      	ldr	r2, [r3, #28]
 8002094:	23c2      	movs	r3, #194	; 0xc2
 8002096:	33ff      	adds	r3, #255	; 0xff
 8002098:	429a      	cmp	r2, r3
 800209a:	d007      	beq.n	80020ac <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80020a4:	4313      	orrs	r3, r2
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	68d9      	ldr	r1, [r3, #12]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020c0:	2380      	movs	r3, #128	; 0x80
 80020c2:	055b      	lsls	r3, r3, #21
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d01b      	beq.n	8002100 <HAL_ADC_Init+0x1dc>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d017      	beq.n	8002100 <HAL_ADC_Init+0x1dc>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d013      	beq.n	8002100 <HAL_ADC_Init+0x1dc>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020dc:	2b03      	cmp	r3, #3
 80020de:	d00f      	beq.n	8002100 <HAL_ADC_Init+0x1dc>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e4:	2b04      	cmp	r3, #4
 80020e6:	d00b      	beq.n	8002100 <HAL_ADC_Init+0x1dc>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ec:	2b05      	cmp	r3, #5
 80020ee:	d007      	beq.n	8002100 <HAL_ADC_Init+0x1dc>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f4:	2b06      	cmp	r3, #6
 80020f6:	d003      	beq.n	8002100 <HAL_ADC_Init+0x1dc>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020fc:	2b07      	cmp	r3, #7
 80020fe:	d112      	bne.n	8002126 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	695a      	ldr	r2, [r3, #20]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2107      	movs	r1, #7
 800210c:	438a      	bics	r2, r1
 800210e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6959      	ldr	r1, [r3, #20]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211a:	2207      	movs	r2, #7
 800211c:	401a      	ands	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	430a      	orrs	r2, r1
 8002124:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	4a1c      	ldr	r2, [pc, #112]	; (80021a0 <HAL_ADC_Init+0x27c>)
 800212e:	4013      	ands	r3, r2
 8002130:	68ba      	ldr	r2, [r7, #8]
 8002132:	429a      	cmp	r2, r3
 8002134:	d10b      	bne.n	800214e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002140:	2203      	movs	r2, #3
 8002142:	4393      	bics	r3, r2
 8002144:	2201      	movs	r2, #1
 8002146:	431a      	orrs	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800214c:	e01c      	b.n	8002188 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002152:	2212      	movs	r2, #18
 8002154:	4393      	bics	r3, r2
 8002156:	2210      	movs	r2, #16
 8002158:	431a      	orrs	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002162:	2201      	movs	r2, #1
 8002164:	431a      	orrs	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800216a:	230f      	movs	r3, #15
 800216c:	18fb      	adds	r3, r7, r3
 800216e:	2201      	movs	r2, #1
 8002170:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002172:	e009      	b.n	8002188 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002178:	2210      	movs	r2, #16
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002180:	230f      	movs	r3, #15
 8002182:	18fb      	adds	r3, r7, r3
 8002184:	2201      	movs	r2, #1
 8002186:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002188:	230f      	movs	r3, #15
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	781b      	ldrb	r3, [r3, #0]
}
 800218e:	0018      	movs	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	b004      	add	sp, #16
 8002194:	bd80      	pop	{r7, pc}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	fffffefd 	.word	0xfffffefd
 800219c:	fffe0219 	.word	0xfffe0219
 80021a0:	833fffe7 	.word	0x833fffe7

080021a4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80021a4:	b590      	push	{r4, r7, lr}
 80021a6:	b087      	sub	sp, #28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021b0:	2317      	movs	r3, #23
 80021b2:	18fb      	adds	r3, r7, r3
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2204      	movs	r2, #4
 80021c0:	4013      	ands	r3, r2
 80021c2:	d15e      	bne.n	8002282 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2234      	movs	r2, #52	; 0x34
 80021c8:	5c9b      	ldrb	r3, [r3, r2]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_ADC_Start_DMA+0x2e>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e05e      	b.n	8002290 <HAL_ADC_Start_DMA+0xec>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2234      	movs	r2, #52	; 0x34
 80021d6:	2101      	movs	r1, #1
 80021d8:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	7e5b      	ldrb	r3, [r3, #25]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d007      	beq.n	80021f2 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80021e2:	2317      	movs	r3, #23
 80021e4:	18fc      	adds	r4, r7, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	0018      	movs	r0, r3
 80021ea:	f000 f983 	bl	80024f4 <ADC_Enable>
 80021ee:	0003      	movs	r3, r0
 80021f0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021f2:	2317      	movs	r3, #23
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d146      	bne.n	800228a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002200:	4a25      	ldr	r2, [pc, #148]	; (8002298 <HAL_ADC_Start_DMA+0xf4>)
 8002202:	4013      	ands	r3, r2
 8002204:	2280      	movs	r2, #128	; 0x80
 8002206:	0052      	lsls	r2, r2, #1
 8002208:	431a      	orrs	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2234      	movs	r2, #52	; 0x34
 8002218:	2100      	movs	r1, #0
 800221a:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002220:	4a1e      	ldr	r2, [pc, #120]	; (800229c <HAL_ADC_Start_DMA+0xf8>)
 8002222:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002228:	4a1d      	ldr	r2, [pc, #116]	; (80022a0 <HAL_ADC_Start_DMA+0xfc>)
 800222a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	4a1c      	ldr	r2, [pc, #112]	; (80022a4 <HAL_ADC_Start_DMA+0x100>)
 8002232:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	221c      	movs	r2, #28
 800223a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2110      	movs	r1, #16
 8002248:	430a      	orrs	r2, r1
 800224a:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2101      	movs	r1, #1
 8002258:	430a      	orrs	r2, r1
 800225a:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	3340      	adds	r3, #64	; 0x40
 8002266:	0019      	movs	r1, r3
 8002268:	68ba      	ldr	r2, [r7, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f000 fc0a 	bl	8002a84 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689a      	ldr	r2, [r3, #8]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2104      	movs	r1, #4
 800227c:	430a      	orrs	r2, r1
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	e003      	b.n	800228a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002282:	2317      	movs	r3, #23
 8002284:	18fb      	adds	r3, r7, r3
 8002286:	2202      	movs	r2, #2
 8002288:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800228a:	2317      	movs	r3, #23
 800228c:	18fb      	adds	r3, r7, r3
 800228e:	781b      	ldrb	r3, [r3, #0]
}
 8002290:	0018      	movs	r0, r3
 8002292:	46bd      	mov	sp, r7
 8002294:	b007      	add	sp, #28
 8002296:	bd90      	pop	{r4, r7, pc}
 8002298:	fffff0fe 	.word	0xfffff0fe
 800229c:	080025fd 	.word	0x080025fd
 80022a0:	080026b1 	.word	0x080026b1
 80022a4:	080026cf 	.word	0x080026cf

080022a8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80022b0:	46c0      	nop			; (mov r8, r8)
 80022b2:	46bd      	mov	sp, r7
 80022b4:	b002      	add	sp, #8
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80022c0:	46c0      	nop			; (mov r8, r8)
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b002      	add	sp, #8
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80022d0:	46c0      	nop			; (mov r8, r8)
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b002      	add	sp, #8
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022e2:	230f      	movs	r3, #15
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	2200      	movs	r2, #0
 80022e8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80022ea:	2300      	movs	r3, #0
 80022ec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022f2:	2380      	movs	r3, #128	; 0x80
 80022f4:	055b      	lsls	r3, r3, #21
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d011      	beq.n	800231e <HAL_ADC_ConfigChannel+0x46>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d00d      	beq.n	800231e <HAL_ADC_ConfigChannel+0x46>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002306:	2b02      	cmp	r3, #2
 8002308:	d009      	beq.n	800231e <HAL_ADC_ConfigChannel+0x46>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230e:	2b03      	cmp	r3, #3
 8002310:	d005      	beq.n	800231e <HAL_ADC_ConfigChannel+0x46>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002316:	2b04      	cmp	r3, #4
 8002318:	d001      	beq.n	800231e <HAL_ADC_ConfigChannel+0x46>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2234      	movs	r2, #52	; 0x34
 8002322:	5c9b      	ldrb	r3, [r3, r2]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_ADC_ConfigChannel+0x54>
 8002328:	2302      	movs	r3, #2
 800232a:	e0d0      	b.n	80024ce <HAL_ADC_ConfigChannel+0x1f6>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2234      	movs	r2, #52	; 0x34
 8002330:	2101      	movs	r1, #1
 8002332:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	2204      	movs	r2, #4
 800233c:	4013      	ands	r3, r2
 800233e:	d000      	beq.n	8002342 <HAL_ADC_ConfigChannel+0x6a>
 8002340:	e0b4      	b.n	80024ac <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	4a64      	ldr	r2, [pc, #400]	; (80024d8 <HAL_ADC_ConfigChannel+0x200>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d100      	bne.n	800234e <HAL_ADC_ConfigChannel+0x76>
 800234c:	e082      	b.n	8002454 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2201      	movs	r2, #1
 800235a:	409a      	lsls	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002368:	2380      	movs	r3, #128	; 0x80
 800236a:	055b      	lsls	r3, r3, #21
 800236c:	429a      	cmp	r2, r3
 800236e:	d037      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002374:	2b01      	cmp	r3, #1
 8002376:	d033      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800237c:	2b02      	cmp	r3, #2
 800237e:	d02f      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002384:	2b03      	cmp	r3, #3
 8002386:	d02b      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800238c:	2b04      	cmp	r3, #4
 800238e:	d027      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002394:	2b05      	cmp	r3, #5
 8002396:	d023      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239c:	2b06      	cmp	r3, #6
 800239e:	d01f      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a4:	2b07      	cmp	r3, #7
 80023a6:	d01b      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	695b      	ldr	r3, [r3, #20]
 80023b2:	2107      	movs	r1, #7
 80023b4:	400b      	ands	r3, r1
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d012      	beq.n	80023e0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	695a      	ldr	r2, [r3, #20]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2107      	movs	r1, #7
 80023c6:	438a      	bics	r2, r1
 80023c8:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6959      	ldr	r1, [r3, #20]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	2207      	movs	r2, #7
 80023d6:	401a      	ands	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b10      	cmp	r3, #16
 80023e6:	d007      	beq.n	80023f8 <HAL_ADC_ConfigChannel+0x120>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b11      	cmp	r3, #17
 80023ee:	d003      	beq.n	80023f8 <HAL_ADC_ConfigChannel+0x120>
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b12      	cmp	r3, #18
 80023f6:	d163      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80023f8:	4b38      	ldr	r3, [pc, #224]	; (80024dc <HAL_ADC_ConfigChannel+0x204>)
 80023fa:	6819      	ldr	r1, [r3, #0]
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b10      	cmp	r3, #16
 8002402:	d009      	beq.n	8002418 <HAL_ADC_ConfigChannel+0x140>
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b11      	cmp	r3, #17
 800240a:	d102      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x13a>
 800240c:	2380      	movs	r3, #128	; 0x80
 800240e:	03db      	lsls	r3, r3, #15
 8002410:	e004      	b.n	800241c <HAL_ADC_ConfigChannel+0x144>
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	045b      	lsls	r3, r3, #17
 8002416:	e001      	b.n	800241c <HAL_ADC_ConfigChannel+0x144>
 8002418:	2380      	movs	r3, #128	; 0x80
 800241a:	041b      	lsls	r3, r3, #16
 800241c:	4a2f      	ldr	r2, [pc, #188]	; (80024dc <HAL_ADC_ConfigChannel+0x204>)
 800241e:	430b      	orrs	r3, r1
 8002420:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2b10      	cmp	r3, #16
 8002428:	d14a      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800242a:	4b2d      	ldr	r3, [pc, #180]	; (80024e0 <HAL_ADC_ConfigChannel+0x208>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	492d      	ldr	r1, [pc, #180]	; (80024e4 <HAL_ADC_ConfigChannel+0x20c>)
 8002430:	0018      	movs	r0, r3
 8002432:	f7fd fe69 	bl	8000108 <__udivsi3>
 8002436:	0003      	movs	r3, r0
 8002438:	001a      	movs	r2, r3
 800243a:	0013      	movs	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	189b      	adds	r3, r3, r2
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002444:	e002      	b.n	800244c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	3b01      	subs	r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f9      	bne.n	8002446 <HAL_ADC_ConfigChannel+0x16e>
 8002452:	e035      	b.n	80024c0 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2101      	movs	r1, #1
 8002460:	4099      	lsls	r1, r3
 8002462:	000b      	movs	r3, r1
 8002464:	43d9      	mvns	r1, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	400a      	ands	r2, r1
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2b10      	cmp	r3, #16
 8002474:	d007      	beq.n	8002486 <HAL_ADC_ConfigChannel+0x1ae>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b11      	cmp	r3, #17
 800247c:	d003      	beq.n	8002486 <HAL_ADC_ConfigChannel+0x1ae>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2b12      	cmp	r3, #18
 8002484:	d11c      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002486:	4b15      	ldr	r3, [pc, #84]	; (80024dc <HAL_ADC_ConfigChannel+0x204>)
 8002488:	6819      	ldr	r1, [r3, #0]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2b10      	cmp	r3, #16
 8002490:	d007      	beq.n	80024a2 <HAL_ADC_ConfigChannel+0x1ca>
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2b11      	cmp	r3, #17
 8002498:	d101      	bne.n	800249e <HAL_ADC_ConfigChannel+0x1c6>
 800249a:	4b13      	ldr	r3, [pc, #76]	; (80024e8 <HAL_ADC_ConfigChannel+0x210>)
 800249c:	e002      	b.n	80024a4 <HAL_ADC_ConfigChannel+0x1cc>
 800249e:	4b13      	ldr	r3, [pc, #76]	; (80024ec <HAL_ADC_ConfigChannel+0x214>)
 80024a0:	e000      	b.n	80024a4 <HAL_ADC_ConfigChannel+0x1cc>
 80024a2:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <HAL_ADC_ConfigChannel+0x218>)
 80024a4:	4a0d      	ldr	r2, [pc, #52]	; (80024dc <HAL_ADC_ConfigChannel+0x204>)
 80024a6:	400b      	ands	r3, r1
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e009      	b.n	80024c0 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b0:	2220      	movs	r2, #32
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80024b8:	230f      	movs	r3, #15
 80024ba:	18fb      	adds	r3, r7, r3
 80024bc:	2201      	movs	r2, #1
 80024be:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2234      	movs	r2, #52	; 0x34
 80024c4:	2100      	movs	r1, #0
 80024c6:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80024c8:	230f      	movs	r3, #15
 80024ca:	18fb      	adds	r3, r7, r3
 80024cc:	781b      	ldrb	r3, [r3, #0]
}
 80024ce:	0018      	movs	r0, r3
 80024d0:	46bd      	mov	sp, r7
 80024d2:	b004      	add	sp, #16
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	00001001 	.word	0x00001001
 80024dc:	40012708 	.word	0x40012708
 80024e0:	20000028 	.word	0x20000028
 80024e4:	000f4240 	.word	0x000f4240
 80024e8:	ffbfffff 	.word	0xffbfffff
 80024ec:	feffffff 	.word	0xfeffffff
 80024f0:	ff7fffff 	.word	0xff7fffff

080024f4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002500:	2300      	movs	r3, #0
 8002502:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	2203      	movs	r2, #3
 800250c:	4013      	ands	r3, r2
 800250e:	2b01      	cmp	r3, #1
 8002510:	d112      	bne.n	8002538 <ADC_Enable+0x44>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2201      	movs	r2, #1
 800251a:	4013      	ands	r3, r2
 800251c:	2b01      	cmp	r3, #1
 800251e:	d009      	beq.n	8002534 <ADC_Enable+0x40>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	2380      	movs	r3, #128	; 0x80
 8002528:	021b      	lsls	r3, r3, #8
 800252a:	401a      	ands	r2, r3
 800252c:	2380      	movs	r3, #128	; 0x80
 800252e:	021b      	lsls	r3, r3, #8
 8002530:	429a      	cmp	r2, r3
 8002532:	d101      	bne.n	8002538 <ADC_Enable+0x44>
 8002534:	2301      	movs	r3, #1
 8002536:	e000      	b.n	800253a <ADC_Enable+0x46>
 8002538:	2300      	movs	r3, #0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d152      	bne.n	80025e4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	4a2a      	ldr	r2, [pc, #168]	; (80025f0 <ADC_Enable+0xfc>)
 8002546:	4013      	ands	r3, r2
 8002548:	d00d      	beq.n	8002566 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800254e:	2210      	movs	r2, #16
 8002550:	431a      	orrs	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800255a:	2201      	movs	r2, #1
 800255c:	431a      	orrs	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e03f      	b.n	80025e6 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2101      	movs	r1, #1
 8002572:	430a      	orrs	r2, r1
 8002574:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002576:	4b1f      	ldr	r3, [pc, #124]	; (80025f4 <ADC_Enable+0x100>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	491f      	ldr	r1, [pc, #124]	; (80025f8 <ADC_Enable+0x104>)
 800257c:	0018      	movs	r0, r3
 800257e:	f7fd fdc3 	bl	8000108 <__udivsi3>
 8002582:	0003      	movs	r3, r0
 8002584:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002586:	e002      	b.n	800258e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	3b01      	subs	r3, #1
 800258c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1f9      	bne.n	8002588 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002594:	f7ff fcae 	bl	8001ef4 <HAL_GetTick>
 8002598:	0003      	movs	r3, r0
 800259a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800259c:	e01b      	b.n	80025d6 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800259e:	f7ff fca9 	bl	8001ef4 <HAL_GetTick>
 80025a2:	0002      	movs	r2, r0
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d914      	bls.n	80025d6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2201      	movs	r2, #1
 80025b4:	4013      	ands	r3, r2
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d00d      	beq.n	80025d6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025be:	2210      	movs	r2, #16
 80025c0:	431a      	orrs	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ca:	2201      	movs	r2, #1
 80025cc:	431a      	orrs	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e007      	b.n	80025e6 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2201      	movs	r2, #1
 80025de:	4013      	ands	r3, r2
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d1dc      	bne.n	800259e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	0018      	movs	r0, r3
 80025e8:	46bd      	mov	sp, r7
 80025ea:	b004      	add	sp, #16
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	46c0      	nop			; (mov r8, r8)
 80025f0:	80000017 	.word	0x80000017
 80025f4:	20000028 	.word	0x20000028
 80025f8:	000f4240 	.word	0x000f4240

080025fc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800260e:	2250      	movs	r2, #80	; 0x50
 8002610:	4013      	ands	r3, r2
 8002612:	d140      	bne.n	8002696 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002618:	2280      	movs	r2, #128	; 0x80
 800261a:	0092      	lsls	r2, r2, #2
 800261c:	431a      	orrs	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	23c0      	movs	r3, #192	; 0xc0
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	4013      	ands	r3, r2
 800262e:	d12d      	bne.n	800268c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002634:	2b00      	cmp	r3, #0
 8002636:	d129      	bne.n	800268c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2208      	movs	r2, #8
 8002640:	4013      	ands	r3, r2
 8002642:	2b08      	cmp	r3, #8
 8002644:	d122      	bne.n	800268c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	2204      	movs	r2, #4
 800264e:	4013      	ands	r3, r2
 8002650:	d110      	bne.n	8002674 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	685a      	ldr	r2, [r3, #4]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	210c      	movs	r1, #12
 800265e:	438a      	bics	r2, r1
 8002660:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002666:	4a11      	ldr	r2, [pc, #68]	; (80026ac <ADC_DMAConvCplt+0xb0>)
 8002668:	4013      	ands	r3, r2
 800266a:	2201      	movs	r2, #1
 800266c:	431a      	orrs	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	639a      	str	r2, [r3, #56]	; 0x38
 8002672:	e00b      	b.n	800268c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002678:	2220      	movs	r2, #32
 800267a:	431a      	orrs	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002684:	2201      	movs	r2, #1
 8002686:	431a      	orrs	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	0018      	movs	r0, r3
 8002690:	f7ff fe0a 	bl	80022a8 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8002694:	e005      	b.n	80026a2 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	0010      	movs	r0, r2
 80026a0:	4798      	blx	r3
}
 80026a2:	46c0      	nop			; (mov r8, r8)
 80026a4:	46bd      	mov	sp, r7
 80026a6:	b004      	add	sp, #16
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	46c0      	nop			; (mov r8, r8)
 80026ac:	fffffefe 	.word	0xfffffefe

080026b0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026bc:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	0018      	movs	r0, r3
 80026c2:	f7ff fdf9 	bl	80022b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	46bd      	mov	sp, r7
 80026ca:	b004      	add	sp, #16
 80026cc:	bd80      	pop	{r7, pc}

080026ce <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b084      	sub	sp, #16
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026da:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e0:	2240      	movs	r2, #64	; 0x40
 80026e2:	431a      	orrs	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ec:	2204      	movs	r2, #4
 80026ee:	431a      	orrs	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	0018      	movs	r0, r3
 80026f8:	f7ff fde6 	bl	80022c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026fc:	46c0      	nop			; (mov r8, r8)
 80026fe:	46bd      	mov	sp, r7
 8002700:	b004      	add	sp, #16
 8002702:	bd80      	pop	{r7, pc}

08002704 <__NVIC_EnableIRQ>:
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	0002      	movs	r2, r0
 800270c:	1dfb      	adds	r3, r7, #7
 800270e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002710:	1dfb      	adds	r3, r7, #7
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2b7f      	cmp	r3, #127	; 0x7f
 8002716:	d809      	bhi.n	800272c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002718:	1dfb      	adds	r3, r7, #7
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	001a      	movs	r2, r3
 800271e:	231f      	movs	r3, #31
 8002720:	401a      	ands	r2, r3
 8002722:	4b04      	ldr	r3, [pc, #16]	; (8002734 <__NVIC_EnableIRQ+0x30>)
 8002724:	2101      	movs	r1, #1
 8002726:	4091      	lsls	r1, r2
 8002728:	000a      	movs	r2, r1
 800272a:	601a      	str	r2, [r3, #0]
}
 800272c:	46c0      	nop			; (mov r8, r8)
 800272e:	46bd      	mov	sp, r7
 8002730:	b002      	add	sp, #8
 8002732:	bd80      	pop	{r7, pc}
 8002734:	e000e100 	.word	0xe000e100

08002738 <__NVIC_SetPriority>:
{
 8002738:	b590      	push	{r4, r7, lr}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	0002      	movs	r2, r0
 8002740:	6039      	str	r1, [r7, #0]
 8002742:	1dfb      	adds	r3, r7, #7
 8002744:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002746:	1dfb      	adds	r3, r7, #7
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b7f      	cmp	r3, #127	; 0x7f
 800274c:	d828      	bhi.n	80027a0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800274e:	4a2f      	ldr	r2, [pc, #188]	; (800280c <__NVIC_SetPriority+0xd4>)
 8002750:	1dfb      	adds	r3, r7, #7
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	b25b      	sxtb	r3, r3
 8002756:	089b      	lsrs	r3, r3, #2
 8002758:	33c0      	adds	r3, #192	; 0xc0
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	589b      	ldr	r3, [r3, r2]
 800275e:	1dfa      	adds	r2, r7, #7
 8002760:	7812      	ldrb	r2, [r2, #0]
 8002762:	0011      	movs	r1, r2
 8002764:	2203      	movs	r2, #3
 8002766:	400a      	ands	r2, r1
 8002768:	00d2      	lsls	r2, r2, #3
 800276a:	21ff      	movs	r1, #255	; 0xff
 800276c:	4091      	lsls	r1, r2
 800276e:	000a      	movs	r2, r1
 8002770:	43d2      	mvns	r2, r2
 8002772:	401a      	ands	r2, r3
 8002774:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	019b      	lsls	r3, r3, #6
 800277a:	22ff      	movs	r2, #255	; 0xff
 800277c:	401a      	ands	r2, r3
 800277e:	1dfb      	adds	r3, r7, #7
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	0018      	movs	r0, r3
 8002784:	2303      	movs	r3, #3
 8002786:	4003      	ands	r3, r0
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800278c:	481f      	ldr	r0, [pc, #124]	; (800280c <__NVIC_SetPriority+0xd4>)
 800278e:	1dfb      	adds	r3, r7, #7
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	b25b      	sxtb	r3, r3
 8002794:	089b      	lsrs	r3, r3, #2
 8002796:	430a      	orrs	r2, r1
 8002798:	33c0      	adds	r3, #192	; 0xc0
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	501a      	str	r2, [r3, r0]
}
 800279e:	e031      	b.n	8002804 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027a0:	4a1b      	ldr	r2, [pc, #108]	; (8002810 <__NVIC_SetPriority+0xd8>)
 80027a2:	1dfb      	adds	r3, r7, #7
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	0019      	movs	r1, r3
 80027a8:	230f      	movs	r3, #15
 80027aa:	400b      	ands	r3, r1
 80027ac:	3b08      	subs	r3, #8
 80027ae:	089b      	lsrs	r3, r3, #2
 80027b0:	3306      	adds	r3, #6
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	18d3      	adds	r3, r2, r3
 80027b6:	3304      	adds	r3, #4
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	1dfa      	adds	r2, r7, #7
 80027bc:	7812      	ldrb	r2, [r2, #0]
 80027be:	0011      	movs	r1, r2
 80027c0:	2203      	movs	r2, #3
 80027c2:	400a      	ands	r2, r1
 80027c4:	00d2      	lsls	r2, r2, #3
 80027c6:	21ff      	movs	r1, #255	; 0xff
 80027c8:	4091      	lsls	r1, r2
 80027ca:	000a      	movs	r2, r1
 80027cc:	43d2      	mvns	r2, r2
 80027ce:	401a      	ands	r2, r3
 80027d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	019b      	lsls	r3, r3, #6
 80027d6:	22ff      	movs	r2, #255	; 0xff
 80027d8:	401a      	ands	r2, r3
 80027da:	1dfb      	adds	r3, r7, #7
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	0018      	movs	r0, r3
 80027e0:	2303      	movs	r3, #3
 80027e2:	4003      	ands	r3, r0
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027e8:	4809      	ldr	r0, [pc, #36]	; (8002810 <__NVIC_SetPriority+0xd8>)
 80027ea:	1dfb      	adds	r3, r7, #7
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	001c      	movs	r4, r3
 80027f0:	230f      	movs	r3, #15
 80027f2:	4023      	ands	r3, r4
 80027f4:	3b08      	subs	r3, #8
 80027f6:	089b      	lsrs	r3, r3, #2
 80027f8:	430a      	orrs	r2, r1
 80027fa:	3306      	adds	r3, #6
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	18c3      	adds	r3, r0, r3
 8002800:	3304      	adds	r3, #4
 8002802:	601a      	str	r2, [r3, #0]
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b003      	add	sp, #12
 800280a:	bd90      	pop	{r4, r7, pc}
 800280c:	e000e100 	.word	0xe000e100
 8002810:	e000ed00 	.word	0xe000ed00

08002814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	1e5a      	subs	r2, r3, #1
 8002820:	2380      	movs	r3, #128	; 0x80
 8002822:	045b      	lsls	r3, r3, #17
 8002824:	429a      	cmp	r2, r3
 8002826:	d301      	bcc.n	800282c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002828:	2301      	movs	r3, #1
 800282a:	e010      	b.n	800284e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800282c:	4b0a      	ldr	r3, [pc, #40]	; (8002858 <SysTick_Config+0x44>)
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	3a01      	subs	r2, #1
 8002832:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002834:	2301      	movs	r3, #1
 8002836:	425b      	negs	r3, r3
 8002838:	2103      	movs	r1, #3
 800283a:	0018      	movs	r0, r3
 800283c:	f7ff ff7c 	bl	8002738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002840:	4b05      	ldr	r3, [pc, #20]	; (8002858 <SysTick_Config+0x44>)
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002846:	4b04      	ldr	r3, [pc, #16]	; (8002858 <SysTick_Config+0x44>)
 8002848:	2207      	movs	r2, #7
 800284a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800284c:	2300      	movs	r3, #0
}
 800284e:	0018      	movs	r0, r3
 8002850:	46bd      	mov	sp, r7
 8002852:	b002      	add	sp, #8
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			; (mov r8, r8)
 8002858:	e000e010 	.word	0xe000e010

0800285c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	60b9      	str	r1, [r7, #8]
 8002864:	607a      	str	r2, [r7, #4]
 8002866:	210f      	movs	r1, #15
 8002868:	187b      	adds	r3, r7, r1
 800286a:	1c02      	adds	r2, r0, #0
 800286c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	187b      	adds	r3, r7, r1
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	b25b      	sxtb	r3, r3
 8002876:	0011      	movs	r1, r2
 8002878:	0018      	movs	r0, r3
 800287a:	f7ff ff5d 	bl	8002738 <__NVIC_SetPriority>
}
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	46bd      	mov	sp, r7
 8002882:	b004      	add	sp, #16
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b082      	sub	sp, #8
 800288a:	af00      	add	r7, sp, #0
 800288c:	0002      	movs	r2, r0
 800288e:	1dfb      	adds	r3, r7, #7
 8002890:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002892:	1dfb      	adds	r3, r7, #7
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	b25b      	sxtb	r3, r3
 8002898:	0018      	movs	r0, r3
 800289a:	f7ff ff33 	bl	8002704 <__NVIC_EnableIRQ>
}
 800289e:	46c0      	nop			; (mov r8, r8)
 80028a0:	46bd      	mov	sp, r7
 80028a2:	b002      	add	sp, #8
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b082      	sub	sp, #8
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	0018      	movs	r0, r3
 80028b2:	f7ff ffaf 	bl	8002814 <SysTick_Config>
 80028b6:	0003      	movs	r3, r0
}
 80028b8:	0018      	movs	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	b002      	add	sp, #8
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e015      	b.n	80028fe <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	791b      	ldrb	r3, [r3, #4]
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d106      	bne.n	80028ea <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	0018      	movs	r0, r3
 80028e6:	f7fe fffd 	bl	80018e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2202      	movs	r2, #2
 80028ee:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	0018      	movs	r0, r3
 8002900:	46bd      	mov	sp, r7
 8002902:	b002      	add	sp, #8
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
 8002916:	2300      	movs	r3, #0
 8002918:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	795b      	ldrb	r3, [r3, #5]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d101      	bne.n	8002926 <HAL_DAC_ConfigChannel+0x20>
 8002922:	2302      	movs	r3, #2
 8002924:	e029      	b.n	800297a <HAL_DAC_ConfigChannel+0x74>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2201      	movs	r2, #1
 800292a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2202      	movs	r2, #2
 8002930:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 800293a:	223e      	movs	r2, #62	; 0x3e
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	409a      	lsls	r2, r3
 8002940:	0013      	movs	r3, r2
 8002942:	43da      	mvns	r2, r3
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	4013      	ands	r3, r2
 8002948:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	4313      	orrs	r3, r2
 8002954:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	409a      	lsls	r2, r3
 800295c:	0013      	movs	r3, r2
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	4313      	orrs	r3, r2
 8002962:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2201      	movs	r2, #1
 8002970:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	0018      	movs	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	b006      	add	sp, #24
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_DAC_Start>:
       /* STM32F091xC  STM32F098xx */

#if defined (STM32F051x8) || defined (STM32F058xx)

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b082      	sub	sp, #8
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	795b      	ldrb	r3, [r3, #5]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d101      	bne.n	8002998 <HAL_DAC_Start+0x16>
 8002994:	2302      	movs	r3, #2
 8002996:	e028      	b.n	80029ea <HAL_DAC_Start+0x68>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2202      	movs	r2, #2
 80029a2:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6819      	ldr	r1, [r3, #0]
 80029aa:	2201      	movs	r2, #1
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	409a      	lsls	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10e      	bne.n	80029dc <HAL_DAC_Start+0x5a>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	223c      	movs	r2, #60	; 0x3c
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b3c      	cmp	r3, #60	; 0x3c
 80029ca:	d107      	bne.n	80029dc <HAL_DAC_Start+0x5a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2101      	movs	r1, #1
 80029d8:	430a      	orrs	r2, r1
 80029da:	605a      	str	r2, [r3, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	0018      	movs	r0, r3
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b002      	add	sp, #8
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e036      	b.n	8002a78 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2221      	movs	r2, #33	; 0x21
 8002a0e:	2102      	movs	r1, #2
 8002a10:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	4a18      	ldr	r2, [pc, #96]	; (8002a80 <HAL_DMA_Init+0x8c>)
 8002a1e:	4013      	ands	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	695b      	ldr	r3, [r3, #20]
 8002a3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f000 f9c4 	bl	8002de8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2221      	movs	r2, #33	; 0x21
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2220      	movs	r2, #32
 8002a72:	2100      	movs	r1, #0
 8002a74:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002a76:	2300      	movs	r3, #0
}  
 8002a78:	0018      	movs	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	b004      	add	sp, #16
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	ffffc00f 	.word	0xffffc00f

08002a84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
 8002a90:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002a92:	2317      	movs	r3, #23
 8002a94:	18fb      	adds	r3, r7, r3
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	5c9b      	ldrb	r3, [r3, r2]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d101      	bne.n	8002aa8 <HAL_DMA_Start_IT+0x24>
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	e04f      	b.n	8002b48 <HAL_DMA_Start_IT+0xc4>
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2220      	movs	r2, #32
 8002aac:	2101      	movs	r1, #1
 8002aae:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2221      	movs	r2, #33	; 0x21
 8002ab4:	5c9b      	ldrb	r3, [r3, r2]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d13a      	bne.n	8002b32 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2221      	movs	r2, #33	; 0x21
 8002ac0:	2102      	movs	r1, #2
 8002ac2:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	438a      	bics	r2, r1
 8002ad8:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	68b9      	ldr	r1, [r7, #8]
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 f954 	bl	8002d8e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d008      	beq.n	8002b00 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	210e      	movs	r1, #14
 8002afa:	430a      	orrs	r2, r1
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	e00f      	b.n	8002b20 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	210a      	movs	r1, #10
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2104      	movs	r1, #4
 8002b1c:	438a      	bics	r2, r1
 8002b1e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	e007      	b.n	8002b42 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2220      	movs	r2, #32
 8002b36:	2100      	movs	r1, #0
 8002b38:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002b3a:	2317      	movs	r3, #23
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	2202      	movs	r2, #2
 8002b40:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002b42:	2317      	movs	r3, #23
 8002b44:	18fb      	adds	r3, r7, r3
 8002b46:	781b      	ldrb	r3, [r3, #0]
} 
 8002b48:	0018      	movs	r0, r3
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	b006      	add	sp, #24
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2221      	movs	r2, #33	; 0x21
 8002b5c:	5c9b      	ldrb	r3, [r3, r2]
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d008      	beq.n	8002b76 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2204      	movs	r2, #4
 8002b68:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2220      	movs	r2, #32
 8002b6e:	2100      	movs	r1, #0
 8002b70:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e020      	b.n	8002bb8 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	210e      	movs	r1, #14
 8002b82:	438a      	bics	r2, r1
 8002b84:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2101      	movs	r1, #1
 8002b92:	438a      	bics	r2, r1
 8002b94:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	4091      	lsls	r1, r2
 8002ba2:	000a      	movs	r2, r1
 8002ba4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2221      	movs	r2, #33	; 0x21
 8002baa:	2101      	movs	r1, #1
 8002bac:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2220      	movs	r2, #32
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	0018      	movs	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b002      	add	sp, #8
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc8:	210f      	movs	r1, #15
 8002bca:	187b      	adds	r3, r7, r1
 8002bcc:	2200      	movs	r2, #0
 8002bce:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2221      	movs	r2, #33	; 0x21
 8002bd4:	5c9b      	ldrb	r3, [r3, r2]
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d006      	beq.n	8002bea <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2204      	movs	r2, #4
 8002be0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002be2:	187b      	adds	r3, r7, r1
 8002be4:	2201      	movs	r2, #1
 8002be6:	701a      	strb	r2, [r3, #0]
 8002be8:	e028      	b.n	8002c3c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	210e      	movs	r1, #14
 8002bf6:	438a      	bics	r2, r1
 8002bf8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2101      	movs	r1, #1
 8002c06:	438a      	bics	r2, r1
 8002c08:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c12:	2101      	movs	r1, #1
 8002c14:	4091      	lsls	r1, r2
 8002c16:	000a      	movs	r2, r1
 8002c18:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2221      	movs	r2, #33	; 0x21
 8002c1e:	2101      	movs	r1, #1
 8002c20:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2220      	movs	r2, #32
 8002c26:	2100      	movs	r1, #0
 8002c28:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d004      	beq.n	8002c3c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	0010      	movs	r0, r2
 8002c3a:	4798      	blx	r3
    } 
  }
  return status;
 8002c3c:	230f      	movs	r3, #15
 8002c3e:	18fb      	adds	r3, r7, r3
 8002c40:	781b      	ldrb	r3, [r3, #0]
}
 8002c42:	0018      	movs	r0, r3
 8002c44:	46bd      	mov	sp, r7
 8002c46:	b004      	add	sp, #16
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b084      	sub	sp, #16
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	2204      	movs	r2, #4
 8002c68:	409a      	lsls	r2, r3
 8002c6a:	0013      	movs	r3, r2
 8002c6c:	68fa      	ldr	r2, [r7, #12]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d024      	beq.n	8002cbc <HAL_DMA_IRQHandler+0x72>
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	2204      	movs	r2, #4
 8002c76:	4013      	ands	r3, r2
 8002c78:	d020      	beq.n	8002cbc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2220      	movs	r2, #32
 8002c82:	4013      	ands	r3, r2
 8002c84:	d107      	bne.n	8002c96 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2104      	movs	r1, #4
 8002c92:	438a      	bics	r2, r1
 8002c94:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c9e:	2104      	movs	r1, #4
 8002ca0:	4091      	lsls	r1, r2
 8002ca2:	000a      	movs	r2, r1
 8002ca4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d100      	bne.n	8002cb0 <HAL_DMA_IRQHandler+0x66>
 8002cae:	e06a      	b.n	8002d86 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	0010      	movs	r0, r2
 8002cb8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002cba:	e064      	b.n	8002d86 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	409a      	lsls	r2, r3
 8002cc4:	0013      	movs	r3, r2
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d02b      	beq.n	8002d24 <HAL_DMA_IRQHandler+0xda>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	d027      	beq.n	8002d24 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d10b      	bne.n	8002cf8 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	210a      	movs	r1, #10
 8002cec:	438a      	bics	r2, r1
 8002cee:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2221      	movs	r2, #33	; 0x21
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d00:	2102      	movs	r1, #2
 8002d02:	4091      	lsls	r1, r2
 8002d04:	000a      	movs	r2, r1
 8002d06:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d036      	beq.n	8002d86 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	0010      	movs	r0, r2
 8002d20:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002d22:	e030      	b.n	8002d86 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	2208      	movs	r2, #8
 8002d2a:	409a      	lsls	r2, r3
 8002d2c:	0013      	movs	r3, r2
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	4013      	ands	r3, r2
 8002d32:	d028      	beq.n	8002d86 <HAL_DMA_IRQHandler+0x13c>
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	2208      	movs	r2, #8
 8002d38:	4013      	ands	r3, r2
 8002d3a:	d024      	beq.n	8002d86 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	210e      	movs	r1, #14
 8002d48:	438a      	bics	r2, r1
 8002d4a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d54:	2101      	movs	r1, #1
 8002d56:	4091      	lsls	r1, r2
 8002d58:	000a      	movs	r2, r1
 8002d5a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2221      	movs	r2, #33	; 0x21
 8002d66:	2101      	movs	r1, #1
 8002d68:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	2100      	movs	r1, #0
 8002d70:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d005      	beq.n	8002d86 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	0010      	movs	r0, r2
 8002d82:	4798      	blx	r3
    }
   }
}  
 8002d84:	e7ff      	b.n	8002d86 <HAL_DMA_IRQHandler+0x13c>
 8002d86:	46c0      	nop			; (mov r8, r8)
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	b004      	add	sp, #16
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b084      	sub	sp, #16
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	60f8      	str	r0, [r7, #12]
 8002d96:	60b9      	str	r1, [r7, #8]
 8002d98:	607a      	str	r2, [r7, #4]
 8002d9a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da4:	2101      	movs	r1, #1
 8002da6:	4091      	lsls	r1, r2
 8002da8:	000a      	movs	r2, r1
 8002daa:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b10      	cmp	r3, #16
 8002dba:	d108      	bne.n	8002dce <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68ba      	ldr	r2, [r7, #8]
 8002dca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002dcc:	e007      	b.n	8002dde <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	60da      	str	r2, [r3, #12]
}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	46bd      	mov	sp, r7
 8002de2:	b004      	add	sp, #16
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a08      	ldr	r2, [pc, #32]	; (8002e18 <DMA_CalcBaseAndBitshift+0x30>)
 8002df6:	4694      	mov	ip, r2
 8002df8:	4463      	add	r3, ip
 8002dfa:	2114      	movs	r1, #20
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f7fd f983 	bl	8000108 <__udivsi3>
 8002e02:	0003      	movs	r3, r0
 8002e04:	009a      	lsls	r2, r3, #2
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a03      	ldr	r2, [pc, #12]	; (8002e1c <DMA_CalcBaseAndBitshift+0x34>)
 8002e0e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002e10:	46c0      	nop			; (mov r8, r8)
 8002e12:	46bd      	mov	sp, r7
 8002e14:	b002      	add	sp, #8
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	bffdfff8 	.word	0xbffdfff8
 8002e1c:	40020000 	.word	0x40020000

08002e20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e2e:	e14f      	b.n	80030d0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2101      	movs	r1, #1
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	4091      	lsls	r1, r2
 8002e3a:	000a      	movs	r2, r1
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d100      	bne.n	8002e48 <HAL_GPIO_Init+0x28>
 8002e46:	e140      	b.n	80030ca <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d005      	beq.n	8002e60 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2203      	movs	r2, #3
 8002e5a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d130      	bne.n	8002ec2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	2203      	movs	r2, #3
 8002e6c:	409a      	lsls	r2, r3
 8002e6e:	0013      	movs	r3, r2
 8002e70:	43da      	mvns	r2, r3
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	4013      	ands	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	409a      	lsls	r2, r3
 8002e82:	0013      	movs	r3, r2
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e96:	2201      	movs	r2, #1
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	409a      	lsls	r2, r3
 8002e9c:	0013      	movs	r3, r2
 8002e9e:	43da      	mvns	r2, r3
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	091b      	lsrs	r3, r3, #4
 8002eac:	2201      	movs	r2, #1
 8002eae:	401a      	ands	r2, r3
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	0013      	movs	r3, r2
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	4013      	ands	r3, r2
 8002eca:	2b03      	cmp	r3, #3
 8002ecc:	d017      	beq.n	8002efe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	2203      	movs	r2, #3
 8002eda:	409a      	lsls	r2, r3
 8002edc:	0013      	movs	r3, r2
 8002ede:	43da      	mvns	r2, r3
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	409a      	lsls	r2, r3
 8002ef0:	0013      	movs	r3, r2
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2203      	movs	r2, #3
 8002f04:	4013      	ands	r3, r2
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d123      	bne.n	8002f52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	08da      	lsrs	r2, r3, #3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	3208      	adds	r2, #8
 8002f12:	0092      	lsls	r2, r2, #2
 8002f14:	58d3      	ldr	r3, [r2, r3]
 8002f16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	2207      	movs	r2, #7
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	220f      	movs	r2, #15
 8002f22:	409a      	lsls	r2, r3
 8002f24:	0013      	movs	r3, r2
 8002f26:	43da      	mvns	r2, r3
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	691a      	ldr	r2, [r3, #16]
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2107      	movs	r1, #7
 8002f36:	400b      	ands	r3, r1
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	409a      	lsls	r2, r3
 8002f3c:	0013      	movs	r3, r2
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	08da      	lsrs	r2, r3, #3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	3208      	adds	r2, #8
 8002f4c:	0092      	lsls	r2, r2, #2
 8002f4e:	6939      	ldr	r1, [r7, #16]
 8002f50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	2203      	movs	r2, #3
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	0013      	movs	r3, r2
 8002f62:	43da      	mvns	r2, r3
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	4013      	ands	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2203      	movs	r2, #3
 8002f70:	401a      	ands	r2, r3
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	409a      	lsls	r2, r3
 8002f78:	0013      	movs	r3, r2
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685a      	ldr	r2, [r3, #4]
 8002f8a:	23c0      	movs	r3, #192	; 0xc0
 8002f8c:	029b      	lsls	r3, r3, #10
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d100      	bne.n	8002f94 <HAL_GPIO_Init+0x174>
 8002f92:	e09a      	b.n	80030ca <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f94:	4b54      	ldr	r3, [pc, #336]	; (80030e8 <HAL_GPIO_Init+0x2c8>)
 8002f96:	699a      	ldr	r2, [r3, #24]
 8002f98:	4b53      	ldr	r3, [pc, #332]	; (80030e8 <HAL_GPIO_Init+0x2c8>)
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	619a      	str	r2, [r3, #24]
 8002fa0:	4b51      	ldr	r3, [pc, #324]	; (80030e8 <HAL_GPIO_Init+0x2c8>)
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	60bb      	str	r3, [r7, #8]
 8002faa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fac:	4a4f      	ldr	r2, [pc, #316]	; (80030ec <HAL_GPIO_Init+0x2cc>)
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	089b      	lsrs	r3, r3, #2
 8002fb2:	3302      	adds	r3, #2
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	589b      	ldr	r3, [r3, r2]
 8002fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	220f      	movs	r2, #15
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	0013      	movs	r3, r2
 8002fc8:	43da      	mvns	r2, r3
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	2390      	movs	r3, #144	; 0x90
 8002fd4:	05db      	lsls	r3, r3, #23
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d013      	beq.n	8003002 <HAL_GPIO_Init+0x1e2>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a44      	ldr	r2, [pc, #272]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d00d      	beq.n	8002ffe <HAL_GPIO_Init+0x1de>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a43      	ldr	r2, [pc, #268]	; (80030f4 <HAL_GPIO_Init+0x2d4>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d007      	beq.n	8002ffa <HAL_GPIO_Init+0x1da>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a42      	ldr	r2, [pc, #264]	; (80030f8 <HAL_GPIO_Init+0x2d8>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d101      	bne.n	8002ff6 <HAL_GPIO_Init+0x1d6>
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e006      	b.n	8003004 <HAL_GPIO_Init+0x1e4>
 8002ff6:	2305      	movs	r3, #5
 8002ff8:	e004      	b.n	8003004 <HAL_GPIO_Init+0x1e4>
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e002      	b.n	8003004 <HAL_GPIO_Init+0x1e4>
 8002ffe:	2301      	movs	r3, #1
 8003000:	e000      	b.n	8003004 <HAL_GPIO_Init+0x1e4>
 8003002:	2300      	movs	r3, #0
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	2103      	movs	r1, #3
 8003008:	400a      	ands	r2, r1
 800300a:	0092      	lsls	r2, r2, #2
 800300c:	4093      	lsls	r3, r2
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003014:	4935      	ldr	r1, [pc, #212]	; (80030ec <HAL_GPIO_Init+0x2cc>)
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	089b      	lsrs	r3, r3, #2
 800301a:	3302      	adds	r3, #2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003022:	4b36      	ldr	r3, [pc, #216]	; (80030fc <HAL_GPIO_Init+0x2dc>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	43da      	mvns	r2, r3
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	4013      	ands	r3, r2
 8003030:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	2380      	movs	r3, #128	; 0x80
 8003038:	025b      	lsls	r3, r3, #9
 800303a:	4013      	ands	r3, r2
 800303c:	d003      	beq.n	8003046 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4313      	orrs	r3, r2
 8003044:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003046:	4b2d      	ldr	r3, [pc, #180]	; (80030fc <HAL_GPIO_Init+0x2dc>)
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800304c:	4b2b      	ldr	r3, [pc, #172]	; (80030fc <HAL_GPIO_Init+0x2dc>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	43da      	mvns	r2, r3
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	4013      	ands	r3, r2
 800305a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	2380      	movs	r3, #128	; 0x80
 8003062:	029b      	lsls	r3, r3, #10
 8003064:	4013      	ands	r3, r2
 8003066:	d003      	beq.n	8003070 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	4313      	orrs	r3, r2
 800306e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003070:	4b22      	ldr	r3, [pc, #136]	; (80030fc <HAL_GPIO_Init+0x2dc>)
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003076:	4b21      	ldr	r3, [pc, #132]	; (80030fc <HAL_GPIO_Init+0x2dc>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	43da      	mvns	r2, r3
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	4013      	ands	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	2380      	movs	r3, #128	; 0x80
 800308c:	035b      	lsls	r3, r3, #13
 800308e:	4013      	ands	r3, r2
 8003090:	d003      	beq.n	800309a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	4313      	orrs	r3, r2
 8003098:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800309a:	4b18      	ldr	r3, [pc, #96]	; (80030fc <HAL_GPIO_Init+0x2dc>)
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80030a0:	4b16      	ldr	r3, [pc, #88]	; (80030fc <HAL_GPIO_Init+0x2dc>)
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	43da      	mvns	r2, r3
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4013      	ands	r3, r2
 80030ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	2380      	movs	r3, #128	; 0x80
 80030b6:	039b      	lsls	r3, r3, #14
 80030b8:	4013      	ands	r3, r2
 80030ba:	d003      	beq.n	80030c4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80030c4:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <HAL_GPIO_Init+0x2dc>)
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	3301      	adds	r3, #1
 80030ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	40da      	lsrs	r2, r3
 80030d8:	1e13      	subs	r3, r2, #0
 80030da:	d000      	beq.n	80030de <HAL_GPIO_Init+0x2be>
 80030dc:	e6a8      	b.n	8002e30 <HAL_GPIO_Init+0x10>
  } 
}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	46c0      	nop			; (mov r8, r8)
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b006      	add	sp, #24
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40010000 	.word	0x40010000
 80030f0:	48000400 	.word	0x48000400
 80030f4:	48000800 	.word	0x48000800
 80030f8:	48000c00 	.word	0x48000c00
 80030fc:	40010400 	.word	0x40010400

08003100 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	000a      	movs	r2, r1
 800310a:	1cbb      	adds	r3, r7, #2
 800310c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	1cba      	adds	r2, r7, #2
 8003114:	8812      	ldrh	r2, [r2, #0]
 8003116:	4013      	ands	r3, r2
 8003118:	d004      	beq.n	8003124 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800311a:	230f      	movs	r3, #15
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	2201      	movs	r2, #1
 8003120:	701a      	strb	r2, [r3, #0]
 8003122:	e003      	b.n	800312c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003124:	230f      	movs	r3, #15
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	2200      	movs	r2, #0
 800312a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800312c:	230f      	movs	r3, #15
 800312e:	18fb      	adds	r3, r7, r3
 8003130:	781b      	ldrb	r3, [r3, #0]
  }
 8003132:	0018      	movs	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	b004      	add	sp, #16
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
 8003142:	0008      	movs	r0, r1
 8003144:	0011      	movs	r1, r2
 8003146:	1cbb      	adds	r3, r7, #2
 8003148:	1c02      	adds	r2, r0, #0
 800314a:	801a      	strh	r2, [r3, #0]
 800314c:	1c7b      	adds	r3, r7, #1
 800314e:	1c0a      	adds	r2, r1, #0
 8003150:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003152:	1c7b      	adds	r3, r7, #1
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d004      	beq.n	8003164 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800315a:	1cbb      	adds	r3, r7, #2
 800315c:	881a      	ldrh	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003162:	e003      	b.n	800316c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003164:	1cbb      	adds	r3, r7, #2
 8003166:	881a      	ldrh	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800316c:	46c0      	nop			; (mov r8, r8)
 800316e:	46bd      	mov	sp, r7
 8003170:	b002      	add	sp, #8
 8003172:	bd80      	pop	{r7, pc}

08003174 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e082      	b.n	800328c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2241      	movs	r2, #65	; 0x41
 800318a:	5c9b      	ldrb	r3, [r3, r2]
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d107      	bne.n	80031a2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2240      	movs	r2, #64	; 0x40
 8003196:	2100      	movs	r1, #0
 8003198:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	0018      	movs	r0, r3
 800319e:	f7fe fbe7 	bl	8001970 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2241      	movs	r2, #65	; 0x41
 80031a6:	2124      	movs	r1, #36	; 0x24
 80031a8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2101      	movs	r1, #1
 80031b6:	438a      	bics	r2, r1
 80031b8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4934      	ldr	r1, [pc, #208]	; (8003294 <HAL_I2C_Init+0x120>)
 80031c4:	400a      	ands	r2, r1
 80031c6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4931      	ldr	r1, [pc, #196]	; (8003298 <HAL_I2C_Init+0x124>)
 80031d4:	400a      	ands	r2, r1
 80031d6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d108      	bne.n	80031f2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2180      	movs	r1, #128	; 0x80
 80031ea:	0209      	lsls	r1, r1, #8
 80031ec:	430a      	orrs	r2, r1
 80031ee:	609a      	str	r2, [r3, #8]
 80031f0:	e007      	b.n	8003202 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2184      	movs	r1, #132	; 0x84
 80031fc:	0209      	lsls	r1, r1, #8
 80031fe:	430a      	orrs	r2, r1
 8003200:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	2b02      	cmp	r3, #2
 8003208:	d104      	bne.n	8003214 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2280      	movs	r2, #128	; 0x80
 8003210:	0112      	lsls	r2, r2, #4
 8003212:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	491f      	ldr	r1, [pc, #124]	; (800329c <HAL_I2C_Init+0x128>)
 8003220:	430a      	orrs	r2, r1
 8003222:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	491a      	ldr	r1, [pc, #104]	; (8003298 <HAL_I2C_Init+0x124>)
 8003230:	400a      	ands	r2, r1
 8003232:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691a      	ldr	r2, [r3, #16]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	695b      	ldr	r3, [r3, #20]
 800323c:	431a      	orrs	r2, r3
 800323e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	430a      	orrs	r2, r1
 800324c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	69d9      	ldr	r1, [r3, #28]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a1a      	ldr	r2, [r3, #32]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2101      	movs	r1, #1
 800326a:	430a      	orrs	r2, r1
 800326c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2241      	movs	r2, #65	; 0x41
 8003278:	2120      	movs	r1, #32
 800327a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2242      	movs	r2, #66	; 0x42
 8003286:	2100      	movs	r1, #0
 8003288:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	0018      	movs	r0, r3
 800328e:	46bd      	mov	sp, r7
 8003290:	b002      	add	sp, #8
 8003292:	bd80      	pop	{r7, pc}
 8003294:	f0ffffff 	.word	0xf0ffffff
 8003298:	ffff7fff 	.word	0xffff7fff
 800329c:	02008000 	.word	0x02008000

080032a0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80032a0:	b590      	push	{r4, r7, lr}
 80032a2:	b089      	sub	sp, #36	; 0x24
 80032a4:	af02      	add	r7, sp, #8
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	0008      	movs	r0, r1
 80032aa:	607a      	str	r2, [r7, #4]
 80032ac:	0019      	movs	r1, r3
 80032ae:	230a      	movs	r3, #10
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	1c02      	adds	r2, r0, #0
 80032b4:	801a      	strh	r2, [r3, #0]
 80032b6:	2308      	movs	r3, #8
 80032b8:	18fb      	adds	r3, r7, r3
 80032ba:	1c0a      	adds	r2, r1, #0
 80032bc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2241      	movs	r2, #65	; 0x41
 80032c2:	5c9b      	ldrb	r3, [r3, r2]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	d000      	beq.n	80032cc <HAL_I2C_Master_Transmit+0x2c>
 80032ca:	e0e7      	b.n	800349c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2240      	movs	r2, #64	; 0x40
 80032d0:	5c9b      	ldrb	r3, [r3, r2]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d101      	bne.n	80032da <HAL_I2C_Master_Transmit+0x3a>
 80032d6:	2302      	movs	r3, #2
 80032d8:	e0e1      	b.n	800349e <HAL_I2C_Master_Transmit+0x1fe>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2240      	movs	r2, #64	; 0x40
 80032de:	2101      	movs	r1, #1
 80032e0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032e2:	f7fe fe07 	bl	8001ef4 <HAL_GetTick>
 80032e6:	0003      	movs	r3, r0
 80032e8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032ea:	2380      	movs	r3, #128	; 0x80
 80032ec:	0219      	lsls	r1, r3, #8
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	2319      	movs	r3, #25
 80032f6:	2201      	movs	r2, #1
 80032f8:	f000 fa04 	bl	8003704 <I2C_WaitOnFlagUntilTimeout>
 80032fc:	1e03      	subs	r3, r0, #0
 80032fe:	d001      	beq.n	8003304 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e0cc      	b.n	800349e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2241      	movs	r2, #65	; 0x41
 8003308:	2121      	movs	r1, #33	; 0x21
 800330a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2242      	movs	r2, #66	; 0x42
 8003310:	2110      	movs	r1, #16
 8003312:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2208      	movs	r2, #8
 8003324:	18ba      	adds	r2, r7, r2
 8003326:	8812      	ldrh	r2, [r2, #0]
 8003328:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003334:	b29b      	uxth	r3, r3
 8003336:	2bff      	cmp	r3, #255	; 0xff
 8003338:	d911      	bls.n	800335e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	22ff      	movs	r2, #255	; 0xff
 800333e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003344:	b2da      	uxtb	r2, r3
 8003346:	2380      	movs	r3, #128	; 0x80
 8003348:	045c      	lsls	r4, r3, #17
 800334a:	230a      	movs	r3, #10
 800334c:	18fb      	adds	r3, r7, r3
 800334e:	8819      	ldrh	r1, [r3, #0]
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	4b55      	ldr	r3, [pc, #340]	; (80034a8 <HAL_I2C_Master_Transmit+0x208>)
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	0023      	movs	r3, r4
 8003358:	f000 fb74 	bl	8003a44 <I2C_TransferConfig>
 800335c:	e075      	b.n	800344a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003362:	b29a      	uxth	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800336c:	b2da      	uxtb	r2, r3
 800336e:	2380      	movs	r3, #128	; 0x80
 8003370:	049c      	lsls	r4, r3, #18
 8003372:	230a      	movs	r3, #10
 8003374:	18fb      	adds	r3, r7, r3
 8003376:	8819      	ldrh	r1, [r3, #0]
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	4b4b      	ldr	r3, [pc, #300]	; (80034a8 <HAL_I2C_Master_Transmit+0x208>)
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	0023      	movs	r3, r4
 8003380:	f000 fb60 	bl	8003a44 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003384:	e061      	b.n	800344a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003386:	697a      	ldr	r2, [r7, #20]
 8003388:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	0018      	movs	r0, r3
 800338e:	f000 f9f8 	bl	8003782 <I2C_WaitOnTXISFlagUntilTimeout>
 8003392:	1e03      	subs	r3, r0, #0
 8003394:	d001      	beq.n	800339a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e081      	b.n	800349e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339e:	781a      	ldrb	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033aa:	1c5a      	adds	r2, r3, #1
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	3b01      	subs	r3, #1
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d03a      	beq.n	800344a <HAL_I2C_Master_Transmit+0x1aa>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d136      	bne.n	800344a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80033dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	0013      	movs	r3, r2
 80033e6:	2200      	movs	r2, #0
 80033e8:	2180      	movs	r1, #128	; 0x80
 80033ea:	f000 f98b 	bl	8003704 <I2C_WaitOnFlagUntilTimeout>
 80033ee:	1e03      	subs	r3, r0, #0
 80033f0:	d001      	beq.n	80033f6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e053      	b.n	800349e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	2bff      	cmp	r3, #255	; 0xff
 80033fe:	d911      	bls.n	8003424 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	22ff      	movs	r2, #255	; 0xff
 8003404:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340a:	b2da      	uxtb	r2, r3
 800340c:	2380      	movs	r3, #128	; 0x80
 800340e:	045c      	lsls	r4, r3, #17
 8003410:	230a      	movs	r3, #10
 8003412:	18fb      	adds	r3, r7, r3
 8003414:	8819      	ldrh	r1, [r3, #0]
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	2300      	movs	r3, #0
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	0023      	movs	r3, r4
 800341e:	f000 fb11 	bl	8003a44 <I2C_TransferConfig>
 8003422:	e012      	b.n	800344a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003432:	b2da      	uxtb	r2, r3
 8003434:	2380      	movs	r3, #128	; 0x80
 8003436:	049c      	lsls	r4, r3, #18
 8003438:	230a      	movs	r3, #10
 800343a:	18fb      	adds	r3, r7, r3
 800343c:	8819      	ldrh	r1, [r3, #0]
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	2300      	movs	r3, #0
 8003442:	9300      	str	r3, [sp, #0]
 8003444:	0023      	movs	r3, r4
 8003446:	f000 fafd 	bl	8003a44 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800344e:	b29b      	uxth	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	d198      	bne.n	8003386 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	0018      	movs	r0, r3
 800345c:	f000 f9d0 	bl	8003800 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003460:	1e03      	subs	r3, r0, #0
 8003462:	d001      	beq.n	8003468 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e01a      	b.n	800349e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2220      	movs	r2, #32
 800346e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685a      	ldr	r2, [r3, #4]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	490c      	ldr	r1, [pc, #48]	; (80034ac <HAL_I2C_Master_Transmit+0x20c>)
 800347c:	400a      	ands	r2, r1
 800347e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2241      	movs	r2, #65	; 0x41
 8003484:	2120      	movs	r1, #32
 8003486:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2242      	movs	r2, #66	; 0x42
 800348c:	2100      	movs	r1, #0
 800348e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2240      	movs	r2, #64	; 0x40
 8003494:	2100      	movs	r1, #0
 8003496:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003498:	2300      	movs	r3, #0
 800349a:	e000      	b.n	800349e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800349c:	2302      	movs	r3, #2
  }
}
 800349e:	0018      	movs	r0, r3
 80034a0:	46bd      	mov	sp, r7
 80034a2:	b007      	add	sp, #28
 80034a4:	bd90      	pop	{r4, r7, pc}
 80034a6:	46c0      	nop			; (mov r8, r8)
 80034a8:	80002000 	.word	0x80002000
 80034ac:	fe00e800 	.word	0xfe00e800

080034b0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80034b0:	b590      	push	{r4, r7, lr}
 80034b2:	b089      	sub	sp, #36	; 0x24
 80034b4:	af02      	add	r7, sp, #8
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	0008      	movs	r0, r1
 80034ba:	607a      	str	r2, [r7, #4]
 80034bc:	0019      	movs	r1, r3
 80034be:	230a      	movs	r3, #10
 80034c0:	18fb      	adds	r3, r7, r3
 80034c2:	1c02      	adds	r2, r0, #0
 80034c4:	801a      	strh	r2, [r3, #0]
 80034c6:	2308      	movs	r3, #8
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	1c0a      	adds	r2, r1, #0
 80034cc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2241      	movs	r2, #65	; 0x41
 80034d2:	5c9b      	ldrb	r3, [r3, r2]
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b20      	cmp	r3, #32
 80034d8:	d000      	beq.n	80034dc <HAL_I2C_Master_Receive+0x2c>
 80034da:	e0e8      	b.n	80036ae <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2240      	movs	r2, #64	; 0x40
 80034e0:	5c9b      	ldrb	r3, [r3, r2]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d101      	bne.n	80034ea <HAL_I2C_Master_Receive+0x3a>
 80034e6:	2302      	movs	r3, #2
 80034e8:	e0e2      	b.n	80036b0 <HAL_I2C_Master_Receive+0x200>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2240      	movs	r2, #64	; 0x40
 80034ee:	2101      	movs	r1, #1
 80034f0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80034f2:	f7fe fcff 	bl	8001ef4 <HAL_GetTick>
 80034f6:	0003      	movs	r3, r0
 80034f8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034fa:	2380      	movs	r3, #128	; 0x80
 80034fc:	0219      	lsls	r1, r3, #8
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	2319      	movs	r3, #25
 8003506:	2201      	movs	r2, #1
 8003508:	f000 f8fc 	bl	8003704 <I2C_WaitOnFlagUntilTimeout>
 800350c:	1e03      	subs	r3, r0, #0
 800350e:	d001      	beq.n	8003514 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e0cd      	b.n	80036b0 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2241      	movs	r2, #65	; 0x41
 8003518:	2122      	movs	r1, #34	; 0x22
 800351a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2242      	movs	r2, #66	; 0x42
 8003520:	2110      	movs	r1, #16
 8003522:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2208      	movs	r2, #8
 8003534:	18ba      	adds	r2, r7, r2
 8003536:	8812      	ldrh	r2, [r2, #0]
 8003538:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003544:	b29b      	uxth	r3, r3
 8003546:	2bff      	cmp	r3, #255	; 0xff
 8003548:	d911      	bls.n	800356e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	22ff      	movs	r2, #255	; 0xff
 800354e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003554:	b2da      	uxtb	r2, r3
 8003556:	2380      	movs	r3, #128	; 0x80
 8003558:	045c      	lsls	r4, r3, #17
 800355a:	230a      	movs	r3, #10
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	8819      	ldrh	r1, [r3, #0]
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	4b55      	ldr	r3, [pc, #340]	; (80036b8 <HAL_I2C_Master_Receive+0x208>)
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	0023      	movs	r3, r4
 8003568:	f000 fa6c 	bl	8003a44 <I2C_TransferConfig>
 800356c:	e076      	b.n	800365c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003572:	b29a      	uxth	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800357c:	b2da      	uxtb	r2, r3
 800357e:	2380      	movs	r3, #128	; 0x80
 8003580:	049c      	lsls	r4, r3, #18
 8003582:	230a      	movs	r3, #10
 8003584:	18fb      	adds	r3, r7, r3
 8003586:	8819      	ldrh	r1, [r3, #0]
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	4b4b      	ldr	r3, [pc, #300]	; (80036b8 <HAL_I2C_Master_Receive+0x208>)
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	0023      	movs	r3, r4
 8003590:	f000 fa58 	bl	8003a44 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003594:	e062      	b.n	800365c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	0018      	movs	r0, r3
 800359e:	f000 f96b 	bl	8003878 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035a2:	1e03      	subs	r3, r0, #0
 80035a4:	d001      	beq.n	80035aa <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e082      	b.n	80036b0 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	b2d2      	uxtb	r2, r2
 80035b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035bc:	1c5a      	adds	r2, r3, #1
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c6:	3b01      	subs	r3, #1
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	3b01      	subs	r3, #1
 80035d6:	b29a      	uxth	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d03a      	beq.n	800365c <HAL_I2C_Master_Receive+0x1ac>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d136      	bne.n	800365c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	0013      	movs	r3, r2
 80035f8:	2200      	movs	r2, #0
 80035fa:	2180      	movs	r1, #128	; 0x80
 80035fc:	f000 f882 	bl	8003704 <I2C_WaitOnFlagUntilTimeout>
 8003600:	1e03      	subs	r3, r0, #0
 8003602:	d001      	beq.n	8003608 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e053      	b.n	80036b0 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	2bff      	cmp	r3, #255	; 0xff
 8003610:	d911      	bls.n	8003636 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	22ff      	movs	r2, #255	; 0xff
 8003616:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361c:	b2da      	uxtb	r2, r3
 800361e:	2380      	movs	r3, #128	; 0x80
 8003620:	045c      	lsls	r4, r3, #17
 8003622:	230a      	movs	r3, #10
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	8819      	ldrh	r1, [r3, #0]
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	2300      	movs	r3, #0
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	0023      	movs	r3, r4
 8003630:	f000 fa08 	bl	8003a44 <I2C_TransferConfig>
 8003634:	e012      	b.n	800365c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363a:	b29a      	uxth	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003644:	b2da      	uxtb	r2, r3
 8003646:	2380      	movs	r3, #128	; 0x80
 8003648:	049c      	lsls	r4, r3, #18
 800364a:	230a      	movs	r3, #10
 800364c:	18fb      	adds	r3, r7, r3
 800364e:	8819      	ldrh	r1, [r3, #0]
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	2300      	movs	r3, #0
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	0023      	movs	r3, r4
 8003658:	f000 f9f4 	bl	8003a44 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003660:	b29b      	uxth	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d197      	bne.n	8003596 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	0018      	movs	r0, r3
 800366e:	f000 f8c7 	bl	8003800 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003672:	1e03      	subs	r3, r0, #0
 8003674:	d001      	beq.n	800367a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e01a      	b.n	80036b0 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2220      	movs	r2, #32
 8003680:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685a      	ldr	r2, [r3, #4]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	490b      	ldr	r1, [pc, #44]	; (80036bc <HAL_I2C_Master_Receive+0x20c>)
 800368e:	400a      	ands	r2, r1
 8003690:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2241      	movs	r2, #65	; 0x41
 8003696:	2120      	movs	r1, #32
 8003698:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2242      	movs	r2, #66	; 0x42
 800369e:	2100      	movs	r1, #0
 80036a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2240      	movs	r2, #64	; 0x40
 80036a6:	2100      	movs	r1, #0
 80036a8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80036aa:	2300      	movs	r3, #0
 80036ac:	e000      	b.n	80036b0 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80036ae:	2302      	movs	r3, #2
  }
}
 80036b0:	0018      	movs	r0, r3
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b007      	add	sp, #28
 80036b6:	bd90      	pop	{r4, r7, pc}
 80036b8:	80002400 	.word	0x80002400
 80036bc:	fe00e800 	.word	0xfe00e800

080036c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	2202      	movs	r2, #2
 80036d0:	4013      	ands	r3, r2
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d103      	bne.n	80036de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2200      	movs	r2, #0
 80036dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	2201      	movs	r2, #1
 80036e6:	4013      	ands	r3, r2
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d007      	beq.n	80036fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	699a      	ldr	r2, [r3, #24]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2101      	movs	r1, #1
 80036f8:	430a      	orrs	r2, r1
 80036fa:	619a      	str	r2, [r3, #24]
  }
}
 80036fc:	46c0      	nop			; (mov r8, r8)
 80036fe:	46bd      	mov	sp, r7
 8003700:	b002      	add	sp, #8
 8003702:	bd80      	pop	{r7, pc}

08003704 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	603b      	str	r3, [r7, #0]
 8003710:	1dfb      	adds	r3, r7, #7
 8003712:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003714:	e021      	b.n	800375a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	3301      	adds	r3, #1
 800371a:	d01e      	beq.n	800375a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800371c:	f7fe fbea 	bl	8001ef4 <HAL_GetTick>
 8003720:	0002      	movs	r2, r0
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	429a      	cmp	r2, r3
 800372a:	d302      	bcc.n	8003732 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d113      	bne.n	800375a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	2220      	movs	r2, #32
 8003738:	431a      	orrs	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2241      	movs	r2, #65	; 0x41
 8003742:	2120      	movs	r1, #32
 8003744:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2242      	movs	r2, #66	; 0x42
 800374a:	2100      	movs	r1, #0
 800374c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2240      	movs	r2, #64	; 0x40
 8003752:	2100      	movs	r1, #0
 8003754:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e00f      	b.n	800377a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	68ba      	ldr	r2, [r7, #8]
 8003762:	4013      	ands	r3, r2
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	425a      	negs	r2, r3
 800376a:	4153      	adcs	r3, r2
 800376c:	b2db      	uxtb	r3, r3
 800376e:	001a      	movs	r2, r3
 8003770:	1dfb      	adds	r3, r7, #7
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	429a      	cmp	r2, r3
 8003776:	d0ce      	beq.n	8003716 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	0018      	movs	r0, r3
 800377c:	46bd      	mov	sp, r7
 800377e:	b004      	add	sp, #16
 8003780:	bd80      	pop	{r7, pc}

08003782 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b084      	sub	sp, #16
 8003786:	af00      	add	r7, sp, #0
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800378e:	e02b      	b.n	80037e8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	68b9      	ldr	r1, [r7, #8]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	0018      	movs	r0, r3
 8003798:	f000 f8da 	bl	8003950 <I2C_IsAcknowledgeFailed>
 800379c:	1e03      	subs	r3, r0, #0
 800379e:	d001      	beq.n	80037a4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e029      	b.n	80037f8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	3301      	adds	r3, #1
 80037a8:	d01e      	beq.n	80037e8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037aa:	f7fe fba3 	bl	8001ef4 <HAL_GetTick>
 80037ae:	0002      	movs	r2, r0
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d302      	bcc.n	80037c0 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d113      	bne.n	80037e8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c4:	2220      	movs	r2, #32
 80037c6:	431a      	orrs	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2241      	movs	r2, #65	; 0x41
 80037d0:	2120      	movs	r1, #32
 80037d2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2242      	movs	r2, #66	; 0x42
 80037d8:	2100      	movs	r1, #0
 80037da:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2240      	movs	r2, #64	; 0x40
 80037e0:	2100      	movs	r1, #0
 80037e2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e007      	b.n	80037f8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	2202      	movs	r2, #2
 80037f0:	4013      	ands	r3, r2
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d1cc      	bne.n	8003790 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	0018      	movs	r0, r3
 80037fa:	46bd      	mov	sp, r7
 80037fc:	b004      	add	sp, #16
 80037fe:	bd80      	pop	{r7, pc}

08003800 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800380c:	e028      	b.n	8003860 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	68b9      	ldr	r1, [r7, #8]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	0018      	movs	r0, r3
 8003816:	f000 f89b 	bl	8003950 <I2C_IsAcknowledgeFailed>
 800381a:	1e03      	subs	r3, r0, #0
 800381c:	d001      	beq.n	8003822 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e026      	b.n	8003870 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003822:	f7fe fb67 	bl	8001ef4 <HAL_GetTick>
 8003826:	0002      	movs	r2, r0
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	429a      	cmp	r2, r3
 8003830:	d302      	bcc.n	8003838 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d113      	bne.n	8003860 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383c:	2220      	movs	r2, #32
 800383e:	431a      	orrs	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2241      	movs	r2, #65	; 0x41
 8003848:	2120      	movs	r1, #32
 800384a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2242      	movs	r2, #66	; 0x42
 8003850:	2100      	movs	r1, #0
 8003852:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2240      	movs	r2, #64	; 0x40
 8003858:	2100      	movs	r1, #0
 800385a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e007      	b.n	8003870 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	2220      	movs	r2, #32
 8003868:	4013      	ands	r3, r2
 800386a:	2b20      	cmp	r3, #32
 800386c:	d1cf      	bne.n	800380e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	0018      	movs	r0, r3
 8003872:	46bd      	mov	sp, r7
 8003874:	b004      	add	sp, #16
 8003876:	bd80      	pop	{r7, pc}

08003878 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003884:	e055      	b.n	8003932 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	68b9      	ldr	r1, [r7, #8]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	0018      	movs	r0, r3
 800388e:	f000 f85f 	bl	8003950 <I2C_IsAcknowledgeFailed>
 8003892:	1e03      	subs	r3, r0, #0
 8003894:	d001      	beq.n	800389a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e053      	b.n	8003942 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	2220      	movs	r2, #32
 80038a2:	4013      	ands	r3, r2
 80038a4:	2b20      	cmp	r3, #32
 80038a6:	d129      	bne.n	80038fc <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	2204      	movs	r2, #4
 80038b0:	4013      	ands	r3, r2
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	d105      	bne.n	80038c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	e03f      	b.n	8003942 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2220      	movs	r2, #32
 80038c8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	491d      	ldr	r1, [pc, #116]	; (800394c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80038d6:	400a      	ands	r2, r1
 80038d8:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2241      	movs	r2, #65	; 0x41
 80038e4:	2120      	movs	r1, #32
 80038e6:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2242      	movs	r2, #66	; 0x42
 80038ec:	2100      	movs	r1, #0
 80038ee:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2240      	movs	r2, #64	; 0x40
 80038f4:	2100      	movs	r1, #0
 80038f6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e022      	b.n	8003942 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038fc:	f7fe fafa 	bl	8001ef4 <HAL_GetTick>
 8003900:	0002      	movs	r2, r0
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	429a      	cmp	r2, r3
 800390a:	d302      	bcc.n	8003912 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d10f      	bne.n	8003932 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003916:	2220      	movs	r2, #32
 8003918:	431a      	orrs	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2241      	movs	r2, #65	; 0x41
 8003922:	2120      	movs	r1, #32
 8003924:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2240      	movs	r2, #64	; 0x40
 800392a:	2100      	movs	r1, #0
 800392c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e007      	b.n	8003942 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	2204      	movs	r2, #4
 800393a:	4013      	ands	r3, r2
 800393c:	2b04      	cmp	r3, #4
 800393e:	d1a2      	bne.n	8003886 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	0018      	movs	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	b004      	add	sp, #16
 8003948:	bd80      	pop	{r7, pc}
 800394a:	46c0      	nop			; (mov r8, r8)
 800394c:	fe00e800 	.word	0xfe00e800

08003950 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	2210      	movs	r2, #16
 8003964:	4013      	ands	r3, r2
 8003966:	2b10      	cmp	r3, #16
 8003968:	d164      	bne.n	8003a34 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	685a      	ldr	r2, [r3, #4]
 8003970:	2380      	movs	r3, #128	; 0x80
 8003972:	049b      	lsls	r3, r3, #18
 8003974:	401a      	ands	r2, r3
 8003976:	2380      	movs	r3, #128	; 0x80
 8003978:	049b      	lsls	r3, r3, #18
 800397a:	429a      	cmp	r2, r3
 800397c:	d02b      	beq.n	80039d6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2180      	movs	r1, #128	; 0x80
 800398a:	01c9      	lsls	r1, r1, #7
 800398c:	430a      	orrs	r2, r1
 800398e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003990:	e021      	b.n	80039d6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	3301      	adds	r3, #1
 8003996:	d01e      	beq.n	80039d6 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003998:	f7fe faac 	bl	8001ef4 <HAL_GetTick>
 800399c:	0002      	movs	r2, r0
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d302      	bcc.n	80039ae <I2C_IsAcknowledgeFailed+0x5e>
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d113      	bne.n	80039d6 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b2:	2220      	movs	r2, #32
 80039b4:	431a      	orrs	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2241      	movs	r2, #65	; 0x41
 80039be:	2120      	movs	r1, #32
 80039c0:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2242      	movs	r2, #66	; 0x42
 80039c6:	2100      	movs	r1, #0
 80039c8:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2240      	movs	r2, #64	; 0x40
 80039ce:	2100      	movs	r1, #0
 80039d0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e02f      	b.n	8003a36 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	2220      	movs	r2, #32
 80039de:	4013      	ands	r3, r2
 80039e0:	2b20      	cmp	r3, #32
 80039e2:	d1d6      	bne.n	8003992 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2210      	movs	r2, #16
 80039ea:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2220      	movs	r2, #32
 80039f2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	0018      	movs	r0, r3
 80039f8:	f7ff fe62 	bl	80036c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	490e      	ldr	r1, [pc, #56]	; (8003a40 <I2C_IsAcknowledgeFailed+0xf0>)
 8003a08:	400a      	ands	r2, r1
 8003a0a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a10:	2204      	movs	r2, #4
 8003a12:	431a      	orrs	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2241      	movs	r2, #65	; 0x41
 8003a1c:	2120      	movs	r1, #32
 8003a1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2242      	movs	r2, #66	; 0x42
 8003a24:	2100      	movs	r1, #0
 8003a26:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2240      	movs	r2, #64	; 0x40
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e000      	b.n	8003a36 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	0018      	movs	r0, r3
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	b004      	add	sp, #16
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	46c0      	nop			; (mov r8, r8)
 8003a40:	fe00e800 	.word	0xfe00e800

08003a44 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a44:	b590      	push	{r4, r7, lr}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	0008      	movs	r0, r1
 8003a4e:	0011      	movs	r1, r2
 8003a50:	607b      	str	r3, [r7, #4]
 8003a52:	240a      	movs	r4, #10
 8003a54:	193b      	adds	r3, r7, r4
 8003a56:	1c02      	adds	r2, r0, #0
 8003a58:	801a      	strh	r2, [r3, #0]
 8003a5a:	2009      	movs	r0, #9
 8003a5c:	183b      	adds	r3, r7, r0
 8003a5e:	1c0a      	adds	r2, r1, #0
 8003a60:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	6a3a      	ldr	r2, [r7, #32]
 8003a6a:	0d51      	lsrs	r1, r2, #21
 8003a6c:	2280      	movs	r2, #128	; 0x80
 8003a6e:	00d2      	lsls	r2, r2, #3
 8003a70:	400a      	ands	r2, r1
 8003a72:	490e      	ldr	r1, [pc, #56]	; (8003aac <I2C_TransferConfig+0x68>)
 8003a74:	430a      	orrs	r2, r1
 8003a76:	43d2      	mvns	r2, r2
 8003a78:	401a      	ands	r2, r3
 8003a7a:	0011      	movs	r1, r2
 8003a7c:	193b      	adds	r3, r7, r4
 8003a7e:	881b      	ldrh	r3, [r3, #0]
 8003a80:	059b      	lsls	r3, r3, #22
 8003a82:	0d9a      	lsrs	r2, r3, #22
 8003a84:	183b      	adds	r3, r7, r0
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	0418      	lsls	r0, r3, #16
 8003a8a:	23ff      	movs	r3, #255	; 0xff
 8003a8c:	041b      	lsls	r3, r3, #16
 8003a8e:	4003      	ands	r3, r0
 8003a90:	431a      	orrs	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	431a      	orrs	r2, r3
 8003a96:	6a3b      	ldr	r3, [r7, #32]
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003aa2:	46c0      	nop			; (mov r8, r8)
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	b005      	add	sp, #20
 8003aa8:	bd90      	pop	{r4, r7, pc}
 8003aaa:	46c0      	nop			; (mov r8, r8)
 8003aac:	03ff63ff 	.word	0x03ff63ff

08003ab0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2241      	movs	r2, #65	; 0x41
 8003abe:	5c9b      	ldrb	r3, [r3, r2]
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b20      	cmp	r3, #32
 8003ac4:	d138      	bne.n	8003b38 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2240      	movs	r2, #64	; 0x40
 8003aca:	5c9b      	ldrb	r3, [r3, r2]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d101      	bne.n	8003ad4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	e032      	b.n	8003b3a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2240      	movs	r2, #64	; 0x40
 8003ad8:	2101      	movs	r1, #1
 8003ada:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2241      	movs	r2, #65	; 0x41
 8003ae0:	2124      	movs	r1, #36	; 0x24
 8003ae2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2101      	movs	r1, #1
 8003af0:	438a      	bics	r2, r1
 8003af2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4911      	ldr	r1, [pc, #68]	; (8003b44 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003b00:	400a      	ands	r2, r1
 8003b02:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6819      	ldr	r1, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	430a      	orrs	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2101      	movs	r1, #1
 8003b20:	430a      	orrs	r2, r1
 8003b22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2241      	movs	r2, #65	; 0x41
 8003b28:	2120      	movs	r1, #32
 8003b2a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2240      	movs	r2, #64	; 0x40
 8003b30:	2100      	movs	r1, #0
 8003b32:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b34:	2300      	movs	r3, #0
 8003b36:	e000      	b.n	8003b3a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b38:	2302      	movs	r3, #2
  }
}
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	b002      	add	sp, #8
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	46c0      	nop			; (mov r8, r8)
 8003b44:	ffffefff 	.word	0xffffefff

08003b48 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2241      	movs	r2, #65	; 0x41
 8003b56:	5c9b      	ldrb	r3, [r3, r2]
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b20      	cmp	r3, #32
 8003b5c:	d139      	bne.n	8003bd2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2240      	movs	r2, #64	; 0x40
 8003b62:	5c9b      	ldrb	r3, [r3, r2]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e033      	b.n	8003bd4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2240      	movs	r2, #64	; 0x40
 8003b70:	2101      	movs	r1, #1
 8003b72:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2241      	movs	r2, #65	; 0x41
 8003b78:	2124      	movs	r1, #36	; 0x24
 8003b7a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2101      	movs	r1, #1
 8003b88:	438a      	bics	r2, r1
 8003b8a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4a11      	ldr	r2, [pc, #68]	; (8003bdc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003b98:	4013      	ands	r3, r2
 8003b9a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	021b      	lsls	r3, r3, #8
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2101      	movs	r1, #1
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2241      	movs	r2, #65	; 0x41
 8003bc2:	2120      	movs	r1, #32
 8003bc4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2240      	movs	r2, #64	; 0x40
 8003bca:	2100      	movs	r1, #0
 8003bcc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	e000      	b.n	8003bd4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bd2:	2302      	movs	r3, #2
  }
}
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	b004      	add	sp, #16
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	fffff0ff 	.word	0xfffff0ff

08003be0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI:Enter STOP mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter STOP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	000a      	movs	r2, r1
 8003bea:	1cfb      	adds	r3, r7, #3
 8003bec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003bf2:	4b13      	ldr	r3, [pc, #76]	; (8003c40 <HAL_PWR_EnterSTOPMode+0x60>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PDDS and LPDS bits */
  tmpreg &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2203      	movs	r2, #3
 8003bfc:	4393      	bics	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Set LPDS bit according to Regulator value */
  tmpreg |= Regulator;
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR = tmpreg;
 8003c08:	4b0d      	ldr	r3, [pc, #52]	; (8003c40 <HAL_PWR_EnterSTOPMode+0x60>)
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8003c0e:	4b0d      	ldr	r3, [pc, #52]	; (8003c44 <HAL_PWR_EnterSTOPMode+0x64>)
 8003c10:	691a      	ldr	r2, [r3, #16]
 8003c12:	4b0c      	ldr	r3, [pc, #48]	; (8003c44 <HAL_PWR_EnterSTOPMode+0x64>)
 8003c14:	2104      	movs	r1, #4
 8003c16:	430a      	orrs	r2, r1
 8003c18:	611a      	str	r2, [r3, #16]

  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003c1a:	1cfb      	adds	r3, r7, #3
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d101      	bne.n	8003c26 <HAL_PWR_EnterSTOPMode+0x46>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003c22:	bf30      	wfi
 8003c24:	e002      	b.n	8003c2c <HAL_PWR_EnterSTOPMode+0x4c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003c26:	bf40      	sev
    __WFE();
 8003c28:	bf20      	wfe
    __WFE();
 8003c2a:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8003c2c:	4b05      	ldr	r3, [pc, #20]	; (8003c44 <HAL_PWR_EnterSTOPMode+0x64>)
 8003c2e:	691a      	ldr	r2, [r3, #16]
 8003c30:	4b04      	ldr	r3, [pc, #16]	; (8003c44 <HAL_PWR_EnterSTOPMode+0x64>)
 8003c32:	2104      	movs	r1, #4
 8003c34:	438a      	bics	r2, r1
 8003c36:	611a      	str	r2, [r3, #16]
}
 8003c38:	46c0      	nop			; (mov r8, r8)
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	b004      	add	sp, #16
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40007000 	.word	0x40007000
 8003c44:	e000ed00 	.word	0xe000ed00

08003c48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b088      	sub	sp, #32
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e301      	b.n	800425e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	4013      	ands	r3, r2
 8003c62:	d100      	bne.n	8003c66 <HAL_RCC_OscConfig+0x1e>
 8003c64:	e08d      	b.n	8003d82 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003c66:	4bc3      	ldr	r3, [pc, #780]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	220c      	movs	r2, #12
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d00e      	beq.n	8003c90 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c72:	4bc0      	ldr	r3, [pc, #768]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	220c      	movs	r2, #12
 8003c78:	4013      	ands	r3, r2
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d116      	bne.n	8003cac <HAL_RCC_OscConfig+0x64>
 8003c7e:	4bbd      	ldr	r3, [pc, #756]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	2380      	movs	r3, #128	; 0x80
 8003c84:	025b      	lsls	r3, r3, #9
 8003c86:	401a      	ands	r2, r3
 8003c88:	2380      	movs	r3, #128	; 0x80
 8003c8a:	025b      	lsls	r3, r3, #9
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d10d      	bne.n	8003cac <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c90:	4bb8      	ldr	r3, [pc, #736]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	2380      	movs	r3, #128	; 0x80
 8003c96:	029b      	lsls	r3, r3, #10
 8003c98:	4013      	ands	r3, r2
 8003c9a:	d100      	bne.n	8003c9e <HAL_RCC_OscConfig+0x56>
 8003c9c:	e070      	b.n	8003d80 <HAL_RCC_OscConfig+0x138>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d000      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x60>
 8003ca6:	e06b      	b.n	8003d80 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e2d8      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d107      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x7c>
 8003cb4:	4baf      	ldr	r3, [pc, #700]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	4bae      	ldr	r3, [pc, #696]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cba:	2180      	movs	r1, #128	; 0x80
 8003cbc:	0249      	lsls	r1, r1, #9
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	e02f      	b.n	8003d24 <HAL_RCC_OscConfig+0xdc>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10c      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x9e>
 8003ccc:	4ba9      	ldr	r3, [pc, #676]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	4ba8      	ldr	r3, [pc, #672]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cd2:	49a9      	ldr	r1, [pc, #676]	; (8003f78 <HAL_RCC_OscConfig+0x330>)
 8003cd4:	400a      	ands	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]
 8003cd8:	4ba6      	ldr	r3, [pc, #664]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	4ba5      	ldr	r3, [pc, #660]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cde:	49a7      	ldr	r1, [pc, #668]	; (8003f7c <HAL_RCC_OscConfig+0x334>)
 8003ce0:	400a      	ands	r2, r1
 8003ce2:	601a      	str	r2, [r3, #0]
 8003ce4:	e01e      	b.n	8003d24 <HAL_RCC_OscConfig+0xdc>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b05      	cmp	r3, #5
 8003cec:	d10e      	bne.n	8003d0c <HAL_RCC_OscConfig+0xc4>
 8003cee:	4ba1      	ldr	r3, [pc, #644]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	4ba0      	ldr	r3, [pc, #640]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cf4:	2180      	movs	r1, #128	; 0x80
 8003cf6:	02c9      	lsls	r1, r1, #11
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	601a      	str	r2, [r3, #0]
 8003cfc:	4b9d      	ldr	r3, [pc, #628]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	4b9c      	ldr	r3, [pc, #624]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d02:	2180      	movs	r1, #128	; 0x80
 8003d04:	0249      	lsls	r1, r1, #9
 8003d06:	430a      	orrs	r2, r1
 8003d08:	601a      	str	r2, [r3, #0]
 8003d0a:	e00b      	b.n	8003d24 <HAL_RCC_OscConfig+0xdc>
 8003d0c:	4b99      	ldr	r3, [pc, #612]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	4b98      	ldr	r3, [pc, #608]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d12:	4999      	ldr	r1, [pc, #612]	; (8003f78 <HAL_RCC_OscConfig+0x330>)
 8003d14:	400a      	ands	r2, r1
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	4b96      	ldr	r3, [pc, #600]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4b95      	ldr	r3, [pc, #596]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d1e:	4997      	ldr	r1, [pc, #604]	; (8003f7c <HAL_RCC_OscConfig+0x334>)
 8003d20:	400a      	ands	r2, r1
 8003d22:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d014      	beq.n	8003d56 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2c:	f7fe f8e2 	bl	8001ef4 <HAL_GetTick>
 8003d30:	0003      	movs	r3, r0
 8003d32:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d34:	e008      	b.n	8003d48 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d36:	f7fe f8dd 	bl	8001ef4 <HAL_GetTick>
 8003d3a:	0002      	movs	r2, r0
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b64      	cmp	r3, #100	; 0x64
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e28a      	b.n	800425e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d48:	4b8a      	ldr	r3, [pc, #552]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	2380      	movs	r3, #128	; 0x80
 8003d4e:	029b      	lsls	r3, r3, #10
 8003d50:	4013      	ands	r3, r2
 8003d52:	d0f0      	beq.n	8003d36 <HAL_RCC_OscConfig+0xee>
 8003d54:	e015      	b.n	8003d82 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d56:	f7fe f8cd 	bl	8001ef4 <HAL_GetTick>
 8003d5a:	0003      	movs	r3, r0
 8003d5c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d60:	f7fe f8c8 	bl	8001ef4 <HAL_GetTick>
 8003d64:	0002      	movs	r2, r0
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b64      	cmp	r3, #100	; 0x64
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e275      	b.n	800425e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d72:	4b80      	ldr	r3, [pc, #512]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	2380      	movs	r3, #128	; 0x80
 8003d78:	029b      	lsls	r3, r3, #10
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	d1f0      	bne.n	8003d60 <HAL_RCC_OscConfig+0x118>
 8003d7e:	e000      	b.n	8003d82 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d80:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2202      	movs	r2, #2
 8003d88:	4013      	ands	r3, r2
 8003d8a:	d100      	bne.n	8003d8e <HAL_RCC_OscConfig+0x146>
 8003d8c:	e069      	b.n	8003e62 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003d8e:	4b79      	ldr	r3, [pc, #484]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	220c      	movs	r2, #12
 8003d94:	4013      	ands	r3, r2
 8003d96:	d00b      	beq.n	8003db0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d98:	4b76      	ldr	r3, [pc, #472]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	220c      	movs	r2, #12
 8003d9e:	4013      	ands	r3, r2
 8003da0:	2b08      	cmp	r3, #8
 8003da2:	d11c      	bne.n	8003dde <HAL_RCC_OscConfig+0x196>
 8003da4:	4b73      	ldr	r3, [pc, #460]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	2380      	movs	r3, #128	; 0x80
 8003daa:	025b      	lsls	r3, r3, #9
 8003dac:	4013      	ands	r3, r2
 8003dae:	d116      	bne.n	8003dde <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003db0:	4b70      	ldr	r3, [pc, #448]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2202      	movs	r2, #2
 8003db6:	4013      	ands	r3, r2
 8003db8:	d005      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x17e>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d001      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e24b      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dc6:	4b6b      	ldr	r3, [pc, #428]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	22f8      	movs	r2, #248	; 0xf8
 8003dcc:	4393      	bics	r3, r2
 8003dce:	0019      	movs	r1, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	00da      	lsls	r2, r3, #3
 8003dd6:	4b67      	ldr	r3, [pc, #412]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ddc:	e041      	b.n	8003e62 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d024      	beq.n	8003e30 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003de6:	4b63      	ldr	r3, [pc, #396]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	4b62      	ldr	r3, [pc, #392]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003dec:	2101      	movs	r1, #1
 8003dee:	430a      	orrs	r2, r1
 8003df0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df2:	f7fe f87f 	bl	8001ef4 <HAL_GetTick>
 8003df6:	0003      	movs	r3, r0
 8003df8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dfc:	f7fe f87a 	bl	8001ef4 <HAL_GetTick>
 8003e00:	0002      	movs	r2, r0
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e227      	b.n	800425e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e0e:	4b59      	ldr	r3, [pc, #356]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2202      	movs	r2, #2
 8003e14:	4013      	ands	r3, r2
 8003e16:	d0f1      	beq.n	8003dfc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e18:	4b56      	ldr	r3, [pc, #344]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	22f8      	movs	r2, #248	; 0xf8
 8003e1e:	4393      	bics	r3, r2
 8003e20:	0019      	movs	r1, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	00da      	lsls	r2, r3, #3
 8003e28:	4b52      	ldr	r3, [pc, #328]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	e018      	b.n	8003e62 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e30:	4b50      	ldr	r3, [pc, #320]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	4b4f      	ldr	r3, [pc, #316]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e36:	2101      	movs	r1, #1
 8003e38:	438a      	bics	r2, r1
 8003e3a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e3c:	f7fe f85a 	bl	8001ef4 <HAL_GetTick>
 8003e40:	0003      	movs	r3, r0
 8003e42:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e44:	e008      	b.n	8003e58 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e46:	f7fe f855 	bl	8001ef4 <HAL_GetTick>
 8003e4a:	0002      	movs	r2, r0
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d901      	bls.n	8003e58 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e202      	b.n	800425e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e58:	4b46      	ldr	r3, [pc, #280]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	4013      	ands	r3, r2
 8003e60:	d1f1      	bne.n	8003e46 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2208      	movs	r2, #8
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d036      	beq.n	8003eda <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d019      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e74:	4b3f      	ldr	r3, [pc, #252]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e78:	4b3e      	ldr	r3, [pc, #248]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e7a:	2101      	movs	r1, #1
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e80:	f7fe f838 	bl	8001ef4 <HAL_GetTick>
 8003e84:	0003      	movs	r3, r0
 8003e86:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e8a:	f7fe f833 	bl	8001ef4 <HAL_GetTick>
 8003e8e:	0002      	movs	r2, r0
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e1e0      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e9c:	4b35      	ldr	r3, [pc, #212]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d0f1      	beq.n	8003e8a <HAL_RCC_OscConfig+0x242>
 8003ea6:	e018      	b.n	8003eda <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ea8:	4b32      	ldr	r3, [pc, #200]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003eaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003eac:	4b31      	ldr	r3, [pc, #196]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003eae:	2101      	movs	r1, #1
 8003eb0:	438a      	bics	r2, r1
 8003eb2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eb4:	f7fe f81e 	bl	8001ef4 <HAL_GetTick>
 8003eb8:	0003      	movs	r3, r0
 8003eba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ebc:	e008      	b.n	8003ed0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ebe:	f7fe f819 	bl	8001ef4 <HAL_GetTick>
 8003ec2:	0002      	movs	r2, r0
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e1c6      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ed0:	4b28      	ldr	r3, [pc, #160]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	2202      	movs	r2, #2
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	d1f1      	bne.n	8003ebe <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2204      	movs	r2, #4
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	d100      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x29e>
 8003ee4:	e0b4      	b.n	8004050 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ee6:	201f      	movs	r0, #31
 8003ee8:	183b      	adds	r3, r7, r0
 8003eea:	2200      	movs	r2, #0
 8003eec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eee:	4b21      	ldr	r3, [pc, #132]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003ef0:	69da      	ldr	r2, [r3, #28]
 8003ef2:	2380      	movs	r3, #128	; 0x80
 8003ef4:	055b      	lsls	r3, r3, #21
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	d110      	bne.n	8003f1c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003efa:	4b1e      	ldr	r3, [pc, #120]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003efc:	69da      	ldr	r2, [r3, #28]
 8003efe:	4b1d      	ldr	r3, [pc, #116]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003f00:	2180      	movs	r1, #128	; 0x80
 8003f02:	0549      	lsls	r1, r1, #21
 8003f04:	430a      	orrs	r2, r1
 8003f06:	61da      	str	r2, [r3, #28]
 8003f08:	4b1a      	ldr	r3, [pc, #104]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003f0a:	69da      	ldr	r2, [r3, #28]
 8003f0c:	2380      	movs	r3, #128	; 0x80
 8003f0e:	055b      	lsls	r3, r3, #21
 8003f10:	4013      	ands	r3, r2
 8003f12:	60fb      	str	r3, [r7, #12]
 8003f14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003f16:	183b      	adds	r3, r7, r0
 8003f18:	2201      	movs	r2, #1
 8003f1a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1c:	4b18      	ldr	r3, [pc, #96]	; (8003f80 <HAL_RCC_OscConfig+0x338>)
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	2380      	movs	r3, #128	; 0x80
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	4013      	ands	r3, r2
 8003f26:	d11a      	bne.n	8003f5e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f28:	4b15      	ldr	r3, [pc, #84]	; (8003f80 <HAL_RCC_OscConfig+0x338>)
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	4b14      	ldr	r3, [pc, #80]	; (8003f80 <HAL_RCC_OscConfig+0x338>)
 8003f2e:	2180      	movs	r1, #128	; 0x80
 8003f30:	0049      	lsls	r1, r1, #1
 8003f32:	430a      	orrs	r2, r1
 8003f34:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f36:	f7fd ffdd 	bl	8001ef4 <HAL_GetTick>
 8003f3a:	0003      	movs	r3, r0
 8003f3c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f40:	f7fd ffd8 	bl	8001ef4 <HAL_GetTick>
 8003f44:	0002      	movs	r2, r0
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b64      	cmp	r3, #100	; 0x64
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e185      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f52:	4b0b      	ldr	r3, [pc, #44]	; (8003f80 <HAL_RCC_OscConfig+0x338>)
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	2380      	movs	r3, #128	; 0x80
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d0f0      	beq.n	8003f40 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d10e      	bne.n	8003f84 <HAL_RCC_OscConfig+0x33c>
 8003f66:	4b03      	ldr	r3, [pc, #12]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003f68:	6a1a      	ldr	r2, [r3, #32]
 8003f6a:	4b02      	ldr	r3, [pc, #8]	; (8003f74 <HAL_RCC_OscConfig+0x32c>)
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	621a      	str	r2, [r3, #32]
 8003f72:	e035      	b.n	8003fe0 <HAL_RCC_OscConfig+0x398>
 8003f74:	40021000 	.word	0x40021000
 8003f78:	fffeffff 	.word	0xfffeffff
 8003f7c:	fffbffff 	.word	0xfffbffff
 8003f80:	40007000 	.word	0x40007000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d10c      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x35e>
 8003f8c:	4bb6      	ldr	r3, [pc, #728]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003f8e:	6a1a      	ldr	r2, [r3, #32]
 8003f90:	4bb5      	ldr	r3, [pc, #724]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003f92:	2101      	movs	r1, #1
 8003f94:	438a      	bics	r2, r1
 8003f96:	621a      	str	r2, [r3, #32]
 8003f98:	4bb3      	ldr	r3, [pc, #716]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003f9a:	6a1a      	ldr	r2, [r3, #32]
 8003f9c:	4bb2      	ldr	r3, [pc, #712]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003f9e:	2104      	movs	r1, #4
 8003fa0:	438a      	bics	r2, r1
 8003fa2:	621a      	str	r2, [r3, #32]
 8003fa4:	e01c      	b.n	8003fe0 <HAL_RCC_OscConfig+0x398>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	2b05      	cmp	r3, #5
 8003fac:	d10c      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x380>
 8003fae:	4bae      	ldr	r3, [pc, #696]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003fb0:	6a1a      	ldr	r2, [r3, #32]
 8003fb2:	4bad      	ldr	r3, [pc, #692]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003fb4:	2104      	movs	r1, #4
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	621a      	str	r2, [r3, #32]
 8003fba:	4bab      	ldr	r3, [pc, #684]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003fbc:	6a1a      	ldr	r2, [r3, #32]
 8003fbe:	4baa      	ldr	r3, [pc, #680]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	621a      	str	r2, [r3, #32]
 8003fc6:	e00b      	b.n	8003fe0 <HAL_RCC_OscConfig+0x398>
 8003fc8:	4ba7      	ldr	r3, [pc, #668]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003fca:	6a1a      	ldr	r2, [r3, #32]
 8003fcc:	4ba6      	ldr	r3, [pc, #664]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003fce:	2101      	movs	r1, #1
 8003fd0:	438a      	bics	r2, r1
 8003fd2:	621a      	str	r2, [r3, #32]
 8003fd4:	4ba4      	ldr	r3, [pc, #656]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003fd6:	6a1a      	ldr	r2, [r3, #32]
 8003fd8:	4ba3      	ldr	r3, [pc, #652]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8003fda:	2104      	movs	r1, #4
 8003fdc:	438a      	bics	r2, r1
 8003fde:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d014      	beq.n	8004012 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe8:	f7fd ff84 	bl	8001ef4 <HAL_GetTick>
 8003fec:	0003      	movs	r3, r0
 8003fee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff0:	e009      	b.n	8004006 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ff2:	f7fd ff7f 	bl	8001ef4 <HAL_GetTick>
 8003ff6:	0002      	movs	r2, r0
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	4a9b      	ldr	r2, [pc, #620]	; (800426c <HAL_RCC_OscConfig+0x624>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e12b      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004006:	4b98      	ldr	r3, [pc, #608]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	2202      	movs	r2, #2
 800400c:	4013      	ands	r3, r2
 800400e:	d0f0      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x3aa>
 8004010:	e013      	b.n	800403a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004012:	f7fd ff6f 	bl	8001ef4 <HAL_GetTick>
 8004016:	0003      	movs	r3, r0
 8004018:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800401a:	e009      	b.n	8004030 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800401c:	f7fd ff6a 	bl	8001ef4 <HAL_GetTick>
 8004020:	0002      	movs	r2, r0
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	4a91      	ldr	r2, [pc, #580]	; (800426c <HAL_RCC_OscConfig+0x624>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d901      	bls.n	8004030 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e116      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004030:	4b8d      	ldr	r3, [pc, #564]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	2202      	movs	r2, #2
 8004036:	4013      	ands	r3, r2
 8004038:	d1f0      	bne.n	800401c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800403a:	231f      	movs	r3, #31
 800403c:	18fb      	adds	r3, r7, r3
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d105      	bne.n	8004050 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004044:	4b88      	ldr	r3, [pc, #544]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004046:	69da      	ldr	r2, [r3, #28]
 8004048:	4b87      	ldr	r3, [pc, #540]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 800404a:	4989      	ldr	r1, [pc, #548]	; (8004270 <HAL_RCC_OscConfig+0x628>)
 800404c:	400a      	ands	r2, r1
 800404e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2210      	movs	r2, #16
 8004056:	4013      	ands	r3, r2
 8004058:	d063      	beq.n	8004122 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d12a      	bne.n	80040b8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004062:	4b81      	ldr	r3, [pc, #516]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004064:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004066:	4b80      	ldr	r3, [pc, #512]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004068:	2104      	movs	r1, #4
 800406a:	430a      	orrs	r2, r1
 800406c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800406e:	4b7e      	ldr	r3, [pc, #504]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004070:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004072:	4b7d      	ldr	r3, [pc, #500]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004074:	2101      	movs	r1, #1
 8004076:	430a      	orrs	r2, r1
 8004078:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800407a:	f7fd ff3b 	bl	8001ef4 <HAL_GetTick>
 800407e:	0003      	movs	r3, r0
 8004080:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004084:	f7fd ff36 	bl	8001ef4 <HAL_GetTick>
 8004088:	0002      	movs	r2, r0
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e0e3      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004096:	4b74      	ldr	r3, [pc, #464]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409a:	2202      	movs	r2, #2
 800409c:	4013      	ands	r3, r2
 800409e:	d0f1      	beq.n	8004084 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80040a0:	4b71      	ldr	r3, [pc, #452]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a4:	22f8      	movs	r2, #248	; 0xf8
 80040a6:	4393      	bics	r3, r2
 80040a8:	0019      	movs	r1, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	00da      	lsls	r2, r3, #3
 80040b0:	4b6d      	ldr	r3, [pc, #436]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040b2:	430a      	orrs	r2, r1
 80040b4:	635a      	str	r2, [r3, #52]	; 0x34
 80040b6:	e034      	b.n	8004122 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	695b      	ldr	r3, [r3, #20]
 80040bc:	3305      	adds	r3, #5
 80040be:	d111      	bne.n	80040e4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80040c0:	4b69      	ldr	r3, [pc, #420]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040c4:	4b68      	ldr	r3, [pc, #416]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040c6:	2104      	movs	r1, #4
 80040c8:	438a      	bics	r2, r1
 80040ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80040cc:	4b66      	ldr	r3, [pc, #408]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d0:	22f8      	movs	r2, #248	; 0xf8
 80040d2:	4393      	bics	r3, r2
 80040d4:	0019      	movs	r1, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	00da      	lsls	r2, r3, #3
 80040dc:	4b62      	ldr	r3, [pc, #392]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040de:	430a      	orrs	r2, r1
 80040e0:	635a      	str	r2, [r3, #52]	; 0x34
 80040e2:	e01e      	b.n	8004122 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80040e4:	4b60      	ldr	r3, [pc, #384]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040e8:	4b5f      	ldr	r3, [pc, #380]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040ea:	2104      	movs	r1, #4
 80040ec:	430a      	orrs	r2, r1
 80040ee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80040f0:	4b5d      	ldr	r3, [pc, #372]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040f4:	4b5c      	ldr	r3, [pc, #368]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80040f6:	2101      	movs	r1, #1
 80040f8:	438a      	bics	r2, r1
 80040fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040fc:	f7fd fefa 	bl	8001ef4 <HAL_GetTick>
 8004100:	0003      	movs	r3, r0
 8004102:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004104:	e008      	b.n	8004118 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004106:	f7fd fef5 	bl	8001ef4 <HAL_GetTick>
 800410a:	0002      	movs	r2, r0
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	2b02      	cmp	r3, #2
 8004112:	d901      	bls.n	8004118 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e0a2      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004118:	4b53      	ldr	r3, [pc, #332]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 800411a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800411c:	2202      	movs	r2, #2
 800411e:	4013      	ands	r3, r2
 8004120:	d1f1      	bne.n	8004106 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d100      	bne.n	800412c <HAL_RCC_OscConfig+0x4e4>
 800412a:	e097      	b.n	800425c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800412c:	4b4e      	ldr	r3, [pc, #312]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	220c      	movs	r2, #12
 8004132:	4013      	ands	r3, r2
 8004134:	2b08      	cmp	r3, #8
 8004136:	d100      	bne.n	800413a <HAL_RCC_OscConfig+0x4f2>
 8004138:	e06b      	b.n	8004212 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	2b02      	cmp	r3, #2
 8004140:	d14c      	bne.n	80041dc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004142:	4b49      	ldr	r3, [pc, #292]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	4b48      	ldr	r3, [pc, #288]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004148:	494a      	ldr	r1, [pc, #296]	; (8004274 <HAL_RCC_OscConfig+0x62c>)
 800414a:	400a      	ands	r2, r1
 800414c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414e:	f7fd fed1 	bl	8001ef4 <HAL_GetTick>
 8004152:	0003      	movs	r3, r0
 8004154:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004156:	e008      	b.n	800416a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004158:	f7fd fecc 	bl	8001ef4 <HAL_GetTick>
 800415c:	0002      	movs	r2, r0
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	2b02      	cmp	r3, #2
 8004164:	d901      	bls.n	800416a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e079      	b.n	800425e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800416a:	4b3f      	ldr	r3, [pc, #252]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	2380      	movs	r3, #128	; 0x80
 8004170:	049b      	lsls	r3, r3, #18
 8004172:	4013      	ands	r3, r2
 8004174:	d1f0      	bne.n	8004158 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004176:	4b3c      	ldr	r3, [pc, #240]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417a:	220f      	movs	r2, #15
 800417c:	4393      	bics	r3, r2
 800417e:	0019      	movs	r1, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004184:	4b38      	ldr	r3, [pc, #224]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004186:	430a      	orrs	r2, r1
 8004188:	62da      	str	r2, [r3, #44]	; 0x2c
 800418a:	4b37      	ldr	r3, [pc, #220]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	4a3a      	ldr	r2, [pc, #232]	; (8004278 <HAL_RCC_OscConfig+0x630>)
 8004190:	4013      	ands	r3, r2
 8004192:	0019      	movs	r1, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419c:	431a      	orrs	r2, r3
 800419e:	4b32      	ldr	r3, [pc, #200]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80041a0:	430a      	orrs	r2, r1
 80041a2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041a4:	4b30      	ldr	r3, [pc, #192]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	4b2f      	ldr	r3, [pc, #188]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80041aa:	2180      	movs	r1, #128	; 0x80
 80041ac:	0449      	lsls	r1, r1, #17
 80041ae:	430a      	orrs	r2, r1
 80041b0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b2:	f7fd fe9f 	bl	8001ef4 <HAL_GetTick>
 80041b6:	0003      	movs	r3, r0
 80041b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041bc:	f7fd fe9a 	bl	8001ef4 <HAL_GetTick>
 80041c0:	0002      	movs	r2, r0
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e047      	b.n	800425e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041ce:	4b26      	ldr	r3, [pc, #152]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	2380      	movs	r3, #128	; 0x80
 80041d4:	049b      	lsls	r3, r3, #18
 80041d6:	4013      	ands	r3, r2
 80041d8:	d0f0      	beq.n	80041bc <HAL_RCC_OscConfig+0x574>
 80041da:	e03f      	b.n	800425c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041dc:	4b22      	ldr	r3, [pc, #136]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	4b21      	ldr	r3, [pc, #132]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 80041e2:	4924      	ldr	r1, [pc, #144]	; (8004274 <HAL_RCC_OscConfig+0x62c>)
 80041e4:	400a      	ands	r2, r1
 80041e6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e8:	f7fd fe84 	bl	8001ef4 <HAL_GetTick>
 80041ec:	0003      	movs	r3, r0
 80041ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041f2:	f7fd fe7f 	bl	8001ef4 <HAL_GetTick>
 80041f6:	0002      	movs	r2, r0
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e02c      	b.n	800425e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004204:	4b18      	ldr	r3, [pc, #96]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	2380      	movs	r3, #128	; 0x80
 800420a:	049b      	lsls	r3, r3, #18
 800420c:	4013      	ands	r3, r2
 800420e:	d1f0      	bne.n	80041f2 <HAL_RCC_OscConfig+0x5aa>
 8004210:	e024      	b.n	800425c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a1b      	ldr	r3, [r3, #32]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d101      	bne.n	800421e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e01f      	b.n	800425e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800421e:	4b12      	ldr	r3, [pc, #72]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004224:	4b10      	ldr	r3, [pc, #64]	; (8004268 <HAL_RCC_OscConfig+0x620>)
 8004226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004228:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800422a:	697a      	ldr	r2, [r7, #20]
 800422c:	2380      	movs	r3, #128	; 0x80
 800422e:	025b      	lsls	r3, r3, #9
 8004230:	401a      	ands	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004236:	429a      	cmp	r2, r3
 8004238:	d10e      	bne.n	8004258 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	220f      	movs	r2, #15
 800423e:	401a      	ands	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004244:	429a      	cmp	r2, r3
 8004246:	d107      	bne.n	8004258 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	23f0      	movs	r3, #240	; 0xf0
 800424c:	039b      	lsls	r3, r3, #14
 800424e:	401a      	ands	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004254:	429a      	cmp	r2, r3
 8004256:	d001      	beq.n	800425c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e000      	b.n	800425e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	0018      	movs	r0, r3
 8004260:	46bd      	mov	sp, r7
 8004262:	b008      	add	sp, #32
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			; (mov r8, r8)
 8004268:	40021000 	.word	0x40021000
 800426c:	00001388 	.word	0x00001388
 8004270:	efffffff 	.word	0xefffffff
 8004274:	feffffff 	.word	0xfeffffff
 8004278:	ffc2ffff 	.word	0xffc2ffff

0800427c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d101      	bne.n	8004290 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0b3      	b.n	80043f8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004290:	4b5b      	ldr	r3, [pc, #364]	; (8004400 <HAL_RCC_ClockConfig+0x184>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2201      	movs	r2, #1
 8004296:	4013      	ands	r3, r2
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	429a      	cmp	r2, r3
 800429c:	d911      	bls.n	80042c2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800429e:	4b58      	ldr	r3, [pc, #352]	; (8004400 <HAL_RCC_ClockConfig+0x184>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2201      	movs	r2, #1
 80042a4:	4393      	bics	r3, r2
 80042a6:	0019      	movs	r1, r3
 80042a8:	4b55      	ldr	r3, [pc, #340]	; (8004400 <HAL_RCC_ClockConfig+0x184>)
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b0:	4b53      	ldr	r3, [pc, #332]	; (8004400 <HAL_RCC_ClockConfig+0x184>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2201      	movs	r2, #1
 80042b6:	4013      	ands	r3, r2
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d001      	beq.n	80042c2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e09a      	b.n	80043f8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2202      	movs	r2, #2
 80042c8:	4013      	ands	r3, r2
 80042ca:	d015      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2204      	movs	r2, #4
 80042d2:	4013      	ands	r3, r2
 80042d4:	d006      	beq.n	80042e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80042d6:	4b4b      	ldr	r3, [pc, #300]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	4b4a      	ldr	r3, [pc, #296]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 80042dc:	21e0      	movs	r1, #224	; 0xe0
 80042de:	00c9      	lsls	r1, r1, #3
 80042e0:	430a      	orrs	r2, r1
 80042e2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e4:	4b47      	ldr	r3, [pc, #284]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	22f0      	movs	r2, #240	; 0xf0
 80042ea:	4393      	bics	r3, r2
 80042ec:	0019      	movs	r1, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689a      	ldr	r2, [r3, #8]
 80042f2:	4b44      	ldr	r3, [pc, #272]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 80042f4:	430a      	orrs	r2, r1
 80042f6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2201      	movs	r2, #1
 80042fe:	4013      	ands	r3, r2
 8004300:	d040      	beq.n	8004384 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d107      	bne.n	800431a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800430a:	4b3e      	ldr	r3, [pc, #248]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	2380      	movs	r3, #128	; 0x80
 8004310:	029b      	lsls	r3, r3, #10
 8004312:	4013      	ands	r3, r2
 8004314:	d114      	bne.n	8004340 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e06e      	b.n	80043f8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d107      	bne.n	8004332 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004322:	4b38      	ldr	r3, [pc, #224]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	2380      	movs	r3, #128	; 0x80
 8004328:	049b      	lsls	r3, r3, #18
 800432a:	4013      	ands	r3, r2
 800432c:	d108      	bne.n	8004340 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e062      	b.n	80043f8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004332:	4b34      	ldr	r3, [pc, #208]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2202      	movs	r2, #2
 8004338:	4013      	ands	r3, r2
 800433a:	d101      	bne.n	8004340 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e05b      	b.n	80043f8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004340:	4b30      	ldr	r3, [pc, #192]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2203      	movs	r2, #3
 8004346:	4393      	bics	r3, r2
 8004348:	0019      	movs	r1, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	4b2d      	ldr	r3, [pc, #180]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 8004350:	430a      	orrs	r2, r1
 8004352:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004354:	f7fd fdce 	bl	8001ef4 <HAL_GetTick>
 8004358:	0003      	movs	r3, r0
 800435a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435c:	e009      	b.n	8004372 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800435e:	f7fd fdc9 	bl	8001ef4 <HAL_GetTick>
 8004362:	0002      	movs	r2, r0
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	4a27      	ldr	r2, [pc, #156]	; (8004408 <HAL_RCC_ClockConfig+0x18c>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e042      	b.n	80043f8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004372:	4b24      	ldr	r3, [pc, #144]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	220c      	movs	r2, #12
 8004378:	401a      	ands	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	429a      	cmp	r2, r3
 8004382:	d1ec      	bne.n	800435e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004384:	4b1e      	ldr	r3, [pc, #120]	; (8004400 <HAL_RCC_ClockConfig+0x184>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2201      	movs	r2, #1
 800438a:	4013      	ands	r3, r2
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	429a      	cmp	r2, r3
 8004390:	d211      	bcs.n	80043b6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004392:	4b1b      	ldr	r3, [pc, #108]	; (8004400 <HAL_RCC_ClockConfig+0x184>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2201      	movs	r2, #1
 8004398:	4393      	bics	r3, r2
 800439a:	0019      	movs	r1, r3
 800439c:	4b18      	ldr	r3, [pc, #96]	; (8004400 <HAL_RCC_ClockConfig+0x184>)
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	430a      	orrs	r2, r1
 80043a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043a4:	4b16      	ldr	r3, [pc, #88]	; (8004400 <HAL_RCC_ClockConfig+0x184>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2201      	movs	r2, #1
 80043aa:	4013      	ands	r3, r2
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d001      	beq.n	80043b6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e020      	b.n	80043f8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2204      	movs	r2, #4
 80043bc:	4013      	ands	r3, r2
 80043be:	d009      	beq.n	80043d4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80043c0:	4b10      	ldr	r3, [pc, #64]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	4a11      	ldr	r2, [pc, #68]	; (800440c <HAL_RCC_ClockConfig+0x190>)
 80043c6:	4013      	ands	r3, r2
 80043c8:	0019      	movs	r1, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	4b0d      	ldr	r3, [pc, #52]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 80043d0:	430a      	orrs	r2, r1
 80043d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80043d4:	f000 f820 	bl	8004418 <HAL_RCC_GetSysClockFreq>
 80043d8:	0001      	movs	r1, r0
 80043da:	4b0a      	ldr	r3, [pc, #40]	; (8004404 <HAL_RCC_ClockConfig+0x188>)
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	091b      	lsrs	r3, r3, #4
 80043e0:	220f      	movs	r2, #15
 80043e2:	4013      	ands	r3, r2
 80043e4:	4a0a      	ldr	r2, [pc, #40]	; (8004410 <HAL_RCC_ClockConfig+0x194>)
 80043e6:	5cd3      	ldrb	r3, [r2, r3]
 80043e8:	000a      	movs	r2, r1
 80043ea:	40da      	lsrs	r2, r3
 80043ec:	4b09      	ldr	r3, [pc, #36]	; (8004414 <HAL_RCC_ClockConfig+0x198>)
 80043ee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80043f0:	2003      	movs	r0, #3
 80043f2:	f7fd fd39 	bl	8001e68 <HAL_InitTick>
  
  return HAL_OK;
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	0018      	movs	r0, r3
 80043fa:	46bd      	mov	sp, r7
 80043fc:	b004      	add	sp, #16
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	40022000 	.word	0x40022000
 8004404:	40021000 	.word	0x40021000
 8004408:	00001388 	.word	0x00001388
 800440c:	fffff8ff 	.word	0xfffff8ff
 8004410:	08007594 	.word	0x08007594
 8004414:	20000028 	.word	0x20000028

08004418 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004418:	b590      	push	{r4, r7, lr}
 800441a:	b08f      	sub	sp, #60	; 0x3c
 800441c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800441e:	2314      	movs	r3, #20
 8004420:	18fb      	adds	r3, r7, r3
 8004422:	4a2b      	ldr	r2, [pc, #172]	; (80044d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004424:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004426:	c313      	stmia	r3!, {r0, r1, r4}
 8004428:	6812      	ldr	r2, [r2, #0]
 800442a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800442c:	1d3b      	adds	r3, r7, #4
 800442e:	4a29      	ldr	r2, [pc, #164]	; (80044d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004430:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004432:	c313      	stmia	r3!, {r0, r1, r4}
 8004434:	6812      	ldr	r2, [r2, #0]
 8004436:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800443c:	2300      	movs	r3, #0
 800443e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004440:	2300      	movs	r3, #0
 8004442:	637b      	str	r3, [r7, #52]	; 0x34
 8004444:	2300      	movs	r3, #0
 8004446:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004448:	2300      	movs	r3, #0
 800444a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800444c:	4b22      	ldr	r3, [pc, #136]	; (80044d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004454:	220c      	movs	r2, #12
 8004456:	4013      	ands	r3, r2
 8004458:	2b04      	cmp	r3, #4
 800445a:	d002      	beq.n	8004462 <HAL_RCC_GetSysClockFreq+0x4a>
 800445c:	2b08      	cmp	r3, #8
 800445e:	d003      	beq.n	8004468 <HAL_RCC_GetSysClockFreq+0x50>
 8004460:	e02d      	b.n	80044be <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004462:	4b1e      	ldr	r3, [pc, #120]	; (80044dc <HAL_RCC_GetSysClockFreq+0xc4>)
 8004464:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004466:	e02d      	b.n	80044c4 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800446a:	0c9b      	lsrs	r3, r3, #18
 800446c:	220f      	movs	r2, #15
 800446e:	4013      	ands	r3, r2
 8004470:	2214      	movs	r2, #20
 8004472:	18ba      	adds	r2, r7, r2
 8004474:	5cd3      	ldrb	r3, [r2, r3]
 8004476:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004478:	4b17      	ldr	r3, [pc, #92]	; (80044d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800447a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800447c:	220f      	movs	r2, #15
 800447e:	4013      	ands	r3, r2
 8004480:	1d3a      	adds	r2, r7, #4
 8004482:	5cd3      	ldrb	r3, [r2, r3]
 8004484:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004486:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004488:	2380      	movs	r3, #128	; 0x80
 800448a:	025b      	lsls	r3, r3, #9
 800448c:	4013      	ands	r3, r2
 800448e:	d009      	beq.n	80044a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004490:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004492:	4812      	ldr	r0, [pc, #72]	; (80044dc <HAL_RCC_GetSysClockFreq+0xc4>)
 8004494:	f7fb fe38 	bl	8000108 <__udivsi3>
 8004498:	0003      	movs	r3, r0
 800449a:	001a      	movs	r2, r3
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	4353      	muls	r3, r2
 80044a0:	637b      	str	r3, [r7, #52]	; 0x34
 80044a2:	e009      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80044a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044a6:	000a      	movs	r2, r1
 80044a8:	0152      	lsls	r2, r2, #5
 80044aa:	1a52      	subs	r2, r2, r1
 80044ac:	0193      	lsls	r3, r2, #6
 80044ae:	1a9b      	subs	r3, r3, r2
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	185b      	adds	r3, r3, r1
 80044b4:	021b      	lsls	r3, r3, #8
 80044b6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80044b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80044bc:	e002      	b.n	80044c4 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044be:	4b07      	ldr	r3, [pc, #28]	; (80044dc <HAL_RCC_GetSysClockFreq+0xc4>)
 80044c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80044c2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80044c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80044c6:	0018      	movs	r0, r3
 80044c8:	46bd      	mov	sp, r7
 80044ca:	b00f      	add	sp, #60	; 0x3c
 80044cc:	bd90      	pop	{r4, r7, pc}
 80044ce:	46c0      	nop			; (mov r8, r8)
 80044d0:	080074e8 	.word	0x080074e8
 80044d4:	080074f8 	.word	0x080074f8
 80044d8:	40021000 	.word	0x40021000
 80044dc:	007a1200 	.word	0x007a1200

080044e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e4:	4b02      	ldr	r3, [pc, #8]	; (80044f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80044e6:	681b      	ldr	r3, [r3, #0]
}
 80044e8:	0018      	movs	r0, r3
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	20000028 	.word	0x20000028

080044f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80044f8:	f7ff fff2 	bl	80044e0 <HAL_RCC_GetHCLKFreq>
 80044fc:	0001      	movs	r1, r0
 80044fe:	4b06      	ldr	r3, [pc, #24]	; (8004518 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	0a1b      	lsrs	r3, r3, #8
 8004504:	2207      	movs	r2, #7
 8004506:	4013      	ands	r3, r2
 8004508:	4a04      	ldr	r2, [pc, #16]	; (800451c <HAL_RCC_GetPCLK1Freq+0x28>)
 800450a:	5cd3      	ldrb	r3, [r2, r3]
 800450c:	40d9      	lsrs	r1, r3
 800450e:	000b      	movs	r3, r1
}    
 8004510:	0018      	movs	r0, r3
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	46c0      	nop			; (mov r8, r8)
 8004518:	40021000 	.word	0x40021000
 800451c:	080075a4 	.word	0x080075a4

08004520 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b086      	sub	sp, #24
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	2380      	movs	r3, #128	; 0x80
 8004536:	025b      	lsls	r3, r3, #9
 8004538:	4013      	ands	r3, r2
 800453a:	d100      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800453c:	e08e      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800453e:	2017      	movs	r0, #23
 8004540:	183b      	adds	r3, r7, r0
 8004542:	2200      	movs	r2, #0
 8004544:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004546:	4b5f      	ldr	r3, [pc, #380]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004548:	69da      	ldr	r2, [r3, #28]
 800454a:	2380      	movs	r3, #128	; 0x80
 800454c:	055b      	lsls	r3, r3, #21
 800454e:	4013      	ands	r3, r2
 8004550:	d110      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004552:	4b5c      	ldr	r3, [pc, #368]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004554:	69da      	ldr	r2, [r3, #28]
 8004556:	4b5b      	ldr	r3, [pc, #364]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004558:	2180      	movs	r1, #128	; 0x80
 800455a:	0549      	lsls	r1, r1, #21
 800455c:	430a      	orrs	r2, r1
 800455e:	61da      	str	r2, [r3, #28]
 8004560:	4b58      	ldr	r3, [pc, #352]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004562:	69da      	ldr	r2, [r3, #28]
 8004564:	2380      	movs	r3, #128	; 0x80
 8004566:	055b      	lsls	r3, r3, #21
 8004568:	4013      	ands	r3, r2
 800456a:	60bb      	str	r3, [r7, #8]
 800456c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800456e:	183b      	adds	r3, r7, r0
 8004570:	2201      	movs	r2, #1
 8004572:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004574:	4b54      	ldr	r3, [pc, #336]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	2380      	movs	r3, #128	; 0x80
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	4013      	ands	r3, r2
 800457e:	d11a      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004580:	4b51      	ldr	r3, [pc, #324]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	4b50      	ldr	r3, [pc, #320]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004586:	2180      	movs	r1, #128	; 0x80
 8004588:	0049      	lsls	r1, r1, #1
 800458a:	430a      	orrs	r2, r1
 800458c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800458e:	f7fd fcb1 	bl	8001ef4 <HAL_GetTick>
 8004592:	0003      	movs	r3, r0
 8004594:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004596:	e008      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004598:	f7fd fcac 	bl	8001ef4 <HAL_GetTick>
 800459c:	0002      	movs	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b64      	cmp	r3, #100	; 0x64
 80045a4:	d901      	bls.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e087      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045aa:	4b47      	ldr	r3, [pc, #284]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	2380      	movs	r3, #128	; 0x80
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	4013      	ands	r3, r2
 80045b4:	d0f0      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045b6:	4b43      	ldr	r3, [pc, #268]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045b8:	6a1a      	ldr	r2, [r3, #32]
 80045ba:	23c0      	movs	r3, #192	; 0xc0
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4013      	ands	r3, r2
 80045c0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d034      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	23c0      	movs	r3, #192	; 0xc0
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	4013      	ands	r3, r2
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d02c      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045d8:	4b3a      	ldr	r3, [pc, #232]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	4a3b      	ldr	r2, [pc, #236]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045de:	4013      	ands	r3, r2
 80045e0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045e2:	4b38      	ldr	r3, [pc, #224]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045e4:	6a1a      	ldr	r2, [r3, #32]
 80045e6:	4b37      	ldr	r3, [pc, #220]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045e8:	2180      	movs	r1, #128	; 0x80
 80045ea:	0249      	lsls	r1, r1, #9
 80045ec:	430a      	orrs	r2, r1
 80045ee:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045f0:	4b34      	ldr	r3, [pc, #208]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045f2:	6a1a      	ldr	r2, [r3, #32]
 80045f4:	4b33      	ldr	r3, [pc, #204]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045f6:	4936      	ldr	r1, [pc, #216]	; (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80045f8:	400a      	ands	r2, r1
 80045fa:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045fc:	4b31      	ldr	r3, [pc, #196]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2201      	movs	r2, #1
 8004606:	4013      	ands	r3, r2
 8004608:	d013      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460a:	f7fd fc73 	bl	8001ef4 <HAL_GetTick>
 800460e:	0003      	movs	r3, r0
 8004610:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004612:	e009      	b.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004614:	f7fd fc6e 	bl	8001ef4 <HAL_GetTick>
 8004618:	0002      	movs	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	4a2d      	ldr	r2, [pc, #180]	; (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d901      	bls.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e048      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004628:	4b26      	ldr	r3, [pc, #152]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	2202      	movs	r2, #2
 800462e:	4013      	ands	r3, r2
 8004630:	d0f0      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004632:	4b24      	ldr	r3, [pc, #144]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004634:	6a1b      	ldr	r3, [r3, #32]
 8004636:	4a25      	ldr	r2, [pc, #148]	; (80046cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004638:	4013      	ands	r3, r2
 800463a:	0019      	movs	r1, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	4b20      	ldr	r3, [pc, #128]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004642:	430a      	orrs	r2, r1
 8004644:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004646:	2317      	movs	r3, #23
 8004648:	18fb      	adds	r3, r7, r3
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d105      	bne.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004650:	4b1c      	ldr	r3, [pc, #112]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004652:	69da      	ldr	r2, [r3, #28]
 8004654:	4b1b      	ldr	r3, [pc, #108]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004656:	4920      	ldr	r1, [pc, #128]	; (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004658:	400a      	ands	r2, r1
 800465a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2201      	movs	r2, #1
 8004662:	4013      	ands	r3, r2
 8004664:	d009      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004666:	4b17      	ldr	r3, [pc, #92]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800466a:	2203      	movs	r2, #3
 800466c:	4393      	bics	r3, r2
 800466e:	0019      	movs	r1, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689a      	ldr	r2, [r3, #8]
 8004674:	4b13      	ldr	r3, [pc, #76]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004676:	430a      	orrs	r2, r1
 8004678:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2220      	movs	r2, #32
 8004680:	4013      	ands	r3, r2
 8004682:	d009      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004684:	4b0f      	ldr	r3, [pc, #60]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004688:	2210      	movs	r2, #16
 800468a:	4393      	bics	r3, r2
 800468c:	0019      	movs	r1, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68da      	ldr	r2, [r3, #12]
 8004692:	4b0c      	ldr	r3, [pc, #48]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004694:	430a      	orrs	r2, r1
 8004696:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	2380      	movs	r3, #128	; 0x80
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	4013      	ands	r3, r2
 80046a2:	d009      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80046a4:	4b07      	ldr	r3, [pc, #28]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80046a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a8:	2240      	movs	r2, #64	; 0x40
 80046aa:	4393      	bics	r3, r2
 80046ac:	0019      	movs	r1, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	691a      	ldr	r2, [r3, #16]
 80046b2:	4b04      	ldr	r3, [pc, #16]	; (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80046b4:	430a      	orrs	r2, r1
 80046b6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	0018      	movs	r0, r3
 80046bc:	46bd      	mov	sp, r7
 80046be:	b006      	add	sp, #24
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	46c0      	nop			; (mov r8, r8)
 80046c4:	40021000 	.word	0x40021000
 80046c8:	40007000 	.word	0x40007000
 80046cc:	fffffcff 	.word	0xfffffcff
 80046d0:	fffeffff 	.word	0xfffeffff
 80046d4:	00001388 	.word	0x00001388
 80046d8:	efffffff 	.word	0xefffffff

080046dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e0a8      	b.n	8004840 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d109      	bne.n	800470a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	2382      	movs	r3, #130	; 0x82
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	429a      	cmp	r2, r3
 8004700:	d009      	beq.n	8004716 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	61da      	str	r2, [r3, #28]
 8004708:	e005      	b.n	8004716 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	225d      	movs	r2, #93	; 0x5d
 8004720:	5c9b      	ldrb	r3, [r3, r2]
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	d107      	bne.n	8004738 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	225c      	movs	r2, #92	; 0x5c
 800472c:	2100      	movs	r1, #0
 800472e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	0018      	movs	r0, r3
 8004734:	f7fd f96a 	bl	8001a0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	225d      	movs	r2, #93	; 0x5d
 800473c:	2102      	movs	r1, #2
 800473e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2140      	movs	r1, #64	; 0x40
 800474c:	438a      	bics	r2, r1
 800474e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68da      	ldr	r2, [r3, #12]
 8004754:	23e0      	movs	r3, #224	; 0xe0
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	429a      	cmp	r2, r3
 800475a:	d902      	bls.n	8004762 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800475c:	2300      	movs	r3, #0
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	e002      	b.n	8004768 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004762:	2380      	movs	r3, #128	; 0x80
 8004764:	015b      	lsls	r3, r3, #5
 8004766:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	23f0      	movs	r3, #240	; 0xf0
 800476e:	011b      	lsls	r3, r3, #4
 8004770:	429a      	cmp	r2, r3
 8004772:	d008      	beq.n	8004786 <HAL_SPI_Init+0xaa>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68da      	ldr	r2, [r3, #12]
 8004778:	23e0      	movs	r3, #224	; 0xe0
 800477a:	00db      	lsls	r3, r3, #3
 800477c:	429a      	cmp	r2, r3
 800477e:	d002      	beq.n	8004786 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	2382      	movs	r3, #130	; 0x82
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	401a      	ands	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6899      	ldr	r1, [r3, #8]
 8004794:	2384      	movs	r3, #132	; 0x84
 8004796:	021b      	lsls	r3, r3, #8
 8004798:	400b      	ands	r3, r1
 800479a:	431a      	orrs	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	2102      	movs	r1, #2
 80047a2:	400b      	ands	r3, r1
 80047a4:	431a      	orrs	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	2101      	movs	r1, #1
 80047ac:	400b      	ands	r3, r1
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6999      	ldr	r1, [r3, #24]
 80047b4:	2380      	movs	r3, #128	; 0x80
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	400b      	ands	r3, r1
 80047ba:	431a      	orrs	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	2138      	movs	r1, #56	; 0x38
 80047c2:	400b      	ands	r3, r1
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	2180      	movs	r1, #128	; 0x80
 80047cc:	400b      	ands	r3, r1
 80047ce:	431a      	orrs	r2, r3
 80047d0:	0011      	movs	r1, r2
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047d6:	2380      	movs	r3, #128	; 0x80
 80047d8:	019b      	lsls	r3, r3, #6
 80047da:	401a      	ands	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	0c1b      	lsrs	r3, r3, #16
 80047ea:	2204      	movs	r2, #4
 80047ec:	401a      	ands	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f2:	2110      	movs	r1, #16
 80047f4:	400b      	ands	r3, r1
 80047f6:	431a      	orrs	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047fc:	2108      	movs	r1, #8
 80047fe:	400b      	ands	r3, r1
 8004800:	431a      	orrs	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68d9      	ldr	r1, [r3, #12]
 8004806:	23f0      	movs	r3, #240	; 0xf0
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	400b      	ands	r3, r1
 800480c:	431a      	orrs	r2, r3
 800480e:	0011      	movs	r1, r2
 8004810:	68fa      	ldr	r2, [r7, #12]
 8004812:	2380      	movs	r3, #128	; 0x80
 8004814:	015b      	lsls	r3, r3, #5
 8004816:	401a      	ands	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	69da      	ldr	r2, [r3, #28]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4907      	ldr	r1, [pc, #28]	; (8004848 <HAL_SPI_Init+0x16c>)
 800482c:	400a      	ands	r2, r1
 800482e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	225d      	movs	r2, #93	; 0x5d
 800483a:	2101      	movs	r1, #1
 800483c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	0018      	movs	r0, r3
 8004842:	46bd      	mov	sp, r7
 8004844:	b004      	add	sp, #16
 8004846:	bd80      	pop	{r7, pc}
 8004848:	fffff7ff 	.word	0xfffff7ff

0800484c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b088      	sub	sp, #32
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	603b      	str	r3, [r7, #0]
 8004858:	1dbb      	adds	r3, r7, #6
 800485a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800485c:	231f      	movs	r3, #31
 800485e:	18fb      	adds	r3, r7, r3
 8004860:	2200      	movs	r2, #0
 8004862:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	225c      	movs	r2, #92	; 0x5c
 8004868:	5c9b      	ldrb	r3, [r3, r2]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d101      	bne.n	8004872 <HAL_SPI_Transmit+0x26>
 800486e:	2302      	movs	r3, #2
 8004870:	e140      	b.n	8004af4 <HAL_SPI_Transmit+0x2a8>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	225c      	movs	r2, #92	; 0x5c
 8004876:	2101      	movs	r1, #1
 8004878:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800487a:	f7fd fb3b 	bl	8001ef4 <HAL_GetTick>
 800487e:	0003      	movs	r3, r0
 8004880:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004882:	2316      	movs	r3, #22
 8004884:	18fb      	adds	r3, r7, r3
 8004886:	1dba      	adds	r2, r7, #6
 8004888:	8812      	ldrh	r2, [r2, #0]
 800488a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	225d      	movs	r2, #93	; 0x5d
 8004890:	5c9b      	ldrb	r3, [r3, r2]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b01      	cmp	r3, #1
 8004896:	d004      	beq.n	80048a2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004898:	231f      	movs	r3, #31
 800489a:	18fb      	adds	r3, r7, r3
 800489c:	2202      	movs	r2, #2
 800489e:	701a      	strb	r2, [r3, #0]
    goto error;
 80048a0:	e11d      	b.n	8004ade <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d003      	beq.n	80048b0 <HAL_SPI_Transmit+0x64>
 80048a8:	1dbb      	adds	r3, r7, #6
 80048aa:	881b      	ldrh	r3, [r3, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d104      	bne.n	80048ba <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80048b0:	231f      	movs	r3, #31
 80048b2:	18fb      	adds	r3, r7, r3
 80048b4:	2201      	movs	r2, #1
 80048b6:	701a      	strb	r2, [r3, #0]
    goto error;
 80048b8:	e111      	b.n	8004ade <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	225d      	movs	r2, #93	; 0x5d
 80048be:	2103      	movs	r1, #3
 80048c0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	68ba      	ldr	r2, [r7, #8]
 80048cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	1dba      	adds	r2, r7, #6
 80048d2:	8812      	ldrh	r2, [r2, #0]
 80048d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	1dba      	adds	r2, r7, #6
 80048da:	8812      	ldrh	r2, [r2, #0]
 80048dc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2244      	movs	r2, #68	; 0x44
 80048e8:	2100      	movs	r1, #0
 80048ea:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2246      	movs	r2, #70	; 0x46
 80048f0:	2100      	movs	r1, #0
 80048f2:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	2380      	movs	r3, #128	; 0x80
 8004906:	021b      	lsls	r3, r3, #8
 8004908:	429a      	cmp	r2, r3
 800490a:	d110      	bne.n	800492e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2140      	movs	r1, #64	; 0x40
 8004918:	438a      	bics	r2, r1
 800491a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2180      	movs	r1, #128	; 0x80
 8004928:	01c9      	lsls	r1, r1, #7
 800492a:	430a      	orrs	r2, r1
 800492c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2240      	movs	r2, #64	; 0x40
 8004936:	4013      	ands	r3, r2
 8004938:	2b40      	cmp	r3, #64	; 0x40
 800493a:	d007      	beq.n	800494c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2140      	movs	r1, #64	; 0x40
 8004948:	430a      	orrs	r2, r1
 800494a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	23e0      	movs	r3, #224	; 0xe0
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	429a      	cmp	r2, r3
 8004956:	d94e      	bls.n	80049f6 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d004      	beq.n	800496a <HAL_SPI_Transmit+0x11e>
 8004960:	2316      	movs	r3, #22
 8004962:	18fb      	adds	r3, r7, r3
 8004964:	881b      	ldrh	r3, [r3, #0]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d13f      	bne.n	80049ea <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496e:	881a      	ldrh	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497a:	1c9a      	adds	r2, r3, #2
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004984:	b29b      	uxth	r3, r3
 8004986:	3b01      	subs	r3, #1
 8004988:	b29a      	uxth	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800498e:	e02c      	b.n	80049ea <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	2202      	movs	r2, #2
 8004998:	4013      	ands	r3, r2
 800499a:	2b02      	cmp	r3, #2
 800499c:	d112      	bne.n	80049c4 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a2:	881a      	ldrh	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ae:	1c9a      	adds	r2, r3, #2
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	3b01      	subs	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049c2:	e012      	b.n	80049ea <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049c4:	f7fd fa96 	bl	8001ef4 <HAL_GetTick>
 80049c8:	0002      	movs	r2, r0
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d802      	bhi.n	80049da <HAL_SPI_Transmit+0x18e>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	3301      	adds	r3, #1
 80049d8:	d102      	bne.n	80049e0 <HAL_SPI_Transmit+0x194>
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d104      	bne.n	80049ea <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 80049e0:	231f      	movs	r3, #31
 80049e2:	18fb      	adds	r3, r7, r3
 80049e4:	2203      	movs	r2, #3
 80049e6:	701a      	strb	r2, [r3, #0]
          goto error;
 80049e8:	e079      	b.n	8004ade <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1cd      	bne.n	8004990 <HAL_SPI_Transmit+0x144>
 80049f4:	e04f      	b.n	8004a96 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d004      	beq.n	8004a08 <HAL_SPI_Transmit+0x1bc>
 80049fe:	2316      	movs	r3, #22
 8004a00:	18fb      	adds	r3, r7, r3
 8004a02:	881b      	ldrh	r3, [r3, #0]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d141      	bne.n	8004a8c <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	330c      	adds	r3, #12
 8004a12:	7812      	ldrb	r2, [r2, #0]
 8004a14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8004a2e:	e02d      	b.n	8004a8c <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	2202      	movs	r2, #2
 8004a38:	4013      	ands	r3, r2
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d113      	bne.n	8004a66 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	330c      	adds	r3, #12
 8004a48:	7812      	ldrb	r2, [r2, #0]
 8004a4a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a64:	e012      	b.n	8004a8c <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a66:	f7fd fa45 	bl	8001ef4 <HAL_GetTick>
 8004a6a:	0002      	movs	r2, r0
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	683a      	ldr	r2, [r7, #0]
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d802      	bhi.n	8004a7c <HAL_SPI_Transmit+0x230>
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	3301      	adds	r3, #1
 8004a7a:	d102      	bne.n	8004a82 <HAL_SPI_Transmit+0x236>
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d104      	bne.n	8004a8c <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8004a82:	231f      	movs	r3, #31
 8004a84:	18fb      	adds	r3, r7, r3
 8004a86:	2203      	movs	r2, #3
 8004a88:	701a      	strb	r2, [r3, #0]
          goto error;
 8004a8a:	e028      	b.n	8004ade <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1cc      	bne.n	8004a30 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	6839      	ldr	r1, [r7, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	f000 f95d 	bl	8004d5c <SPI_EndRxTxTransaction>
 8004aa2:	1e03      	subs	r3, r0, #0
 8004aa4:	d002      	beq.n	8004aac <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d10a      	bne.n	8004aca <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	613b      	str	r3, [r7, #16]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	613b      	str	r3, [r7, #16]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	613b      	str	r3, [r7, #16]
 8004ac8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d004      	beq.n	8004adc <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8004ad2:	231f      	movs	r3, #31
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	701a      	strb	r2, [r3, #0]
 8004ada:	e000      	b.n	8004ade <HAL_SPI_Transmit+0x292>
  }

error:
 8004adc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	225d      	movs	r2, #93	; 0x5d
 8004ae2:	2101      	movs	r1, #1
 8004ae4:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	225c      	movs	r2, #92	; 0x5c
 8004aea:	2100      	movs	r1, #0
 8004aec:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004aee:	231f      	movs	r3, #31
 8004af0:	18fb      	adds	r3, r7, r3
 8004af2:	781b      	ldrb	r3, [r3, #0]
}
 8004af4:	0018      	movs	r0, r3
 8004af6:	46bd      	mov	sp, r7
 8004af8:	b008      	add	sp, #32
 8004afa:	bd80      	pop	{r7, pc}

08004afc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b088      	sub	sp, #32
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	603b      	str	r3, [r7, #0]
 8004b08:	1dfb      	adds	r3, r7, #7
 8004b0a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b0c:	f7fd f9f2 	bl	8001ef4 <HAL_GetTick>
 8004b10:	0002      	movs	r2, r0
 8004b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b14:	1a9b      	subs	r3, r3, r2
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	18d3      	adds	r3, r2, r3
 8004b1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b1c:	f7fd f9ea 	bl	8001ef4 <HAL_GetTick>
 8004b20:	0003      	movs	r3, r0
 8004b22:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b24:	4b3a      	ldr	r3, [pc, #232]	; (8004c10 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	015b      	lsls	r3, r3, #5
 8004b2a:	0d1b      	lsrs	r3, r3, #20
 8004b2c:	69fa      	ldr	r2, [r7, #28]
 8004b2e:	4353      	muls	r3, r2
 8004b30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b32:	e058      	b.n	8004be6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	3301      	adds	r3, #1
 8004b38:	d055      	beq.n	8004be6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b3a:	f7fd f9db 	bl	8001ef4 <HAL_GetTick>
 8004b3e:	0002      	movs	r2, r0
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	69fa      	ldr	r2, [r7, #28]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d902      	bls.n	8004b50 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d142      	bne.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	21e0      	movs	r1, #224	; 0xe0
 8004b5c:	438a      	bics	r2, r1
 8004b5e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	2382      	movs	r3, #130	; 0x82
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d113      	bne.n	8004b94 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	689a      	ldr	r2, [r3, #8]
 8004b70:	2380      	movs	r3, #128	; 0x80
 8004b72:	021b      	lsls	r3, r3, #8
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d005      	beq.n	8004b84 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	2380      	movs	r3, #128	; 0x80
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d107      	bne.n	8004b94 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2140      	movs	r1, #64	; 0x40
 8004b90:	438a      	bics	r2, r1
 8004b92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b98:	2380      	movs	r3, #128	; 0x80
 8004b9a:	019b      	lsls	r3, r3, #6
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d110      	bne.n	8004bc2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	491a      	ldr	r1, [pc, #104]	; (8004c14 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004bac:	400a      	ands	r2, r1
 8004bae:	601a      	str	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2180      	movs	r1, #128	; 0x80
 8004bbc:	0189      	lsls	r1, r1, #6
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	225d      	movs	r2, #93	; 0x5d
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	225c      	movs	r2, #92	; 0x5c
 8004bce:	2100      	movs	r1, #0
 8004bd0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e017      	b.n	8004c06 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	425a      	negs	r2, r3
 8004bf6:	4153      	adcs	r3, r2
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	001a      	movs	r2, r3
 8004bfc:	1dfb      	adds	r3, r7, #7
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d197      	bne.n	8004b34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	0018      	movs	r0, r3
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	b008      	add	sp, #32
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	46c0      	nop			; (mov r8, r8)
 8004c10:	20000028 	.word	0x20000028
 8004c14:	ffffdfff 	.word	0xffffdfff

08004c18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b08a      	sub	sp, #40	; 0x28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004c26:	2317      	movs	r3, #23
 8004c28:	18fb      	adds	r3, r7, r3
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004c2e:	f7fd f961 	bl	8001ef4 <HAL_GetTick>
 8004c32:	0002      	movs	r2, r0
 8004c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c36:	1a9b      	subs	r3, r3, r2
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	18d3      	adds	r3, r2, r3
 8004c3c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004c3e:	f7fd f959 	bl	8001ef4 <HAL_GetTick>
 8004c42:	0003      	movs	r3, r0
 8004c44:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	330c      	adds	r3, #12
 8004c4c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004c4e:	4b41      	ldr	r3, [pc, #260]	; (8004d54 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	0013      	movs	r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	189b      	adds	r3, r3, r2
 8004c58:	00da      	lsls	r2, r3, #3
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	0d1b      	lsrs	r3, r3, #20
 8004c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c60:	4353      	muls	r3, r2
 8004c62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004c64:	e068      	b.n	8004d38 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	23c0      	movs	r3, #192	; 0xc0
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d10a      	bne.n	8004c86 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d107      	bne.n	8004c86 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	2117      	movs	r1, #23
 8004c7e:	187b      	adds	r3, r7, r1
 8004c80:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004c82:	187b      	adds	r3, r7, r1
 8004c84:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	d055      	beq.n	8004d38 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c8c:	f7fd f932 	bl	8001ef4 <HAL_GetTick>
 8004c90:	0002      	movs	r2, r0
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d902      	bls.n	8004ca2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d142      	bne.n	8004d28 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	21e0      	movs	r1, #224	; 0xe0
 8004cae:	438a      	bics	r2, r1
 8004cb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	2382      	movs	r3, #130	; 0x82
 8004cb8:	005b      	lsls	r3, r3, #1
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d113      	bne.n	8004ce6 <SPI_WaitFifoStateUntilTimeout+0xce>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	689a      	ldr	r2, [r3, #8]
 8004cc2:	2380      	movs	r3, #128	; 0x80
 8004cc4:	021b      	lsls	r3, r3, #8
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d005      	beq.n	8004cd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	689a      	ldr	r2, [r3, #8]
 8004cce:	2380      	movs	r3, #128	; 0x80
 8004cd0:	00db      	lsls	r3, r3, #3
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d107      	bne.n	8004ce6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2140      	movs	r1, #64	; 0x40
 8004ce2:	438a      	bics	r2, r1
 8004ce4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cea:	2380      	movs	r3, #128	; 0x80
 8004cec:	019b      	lsls	r3, r3, #6
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d110      	bne.n	8004d14 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4916      	ldr	r1, [pc, #88]	; (8004d58 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004cfe:	400a      	ands	r2, r1
 8004d00:	601a      	str	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2180      	movs	r1, #128	; 0x80
 8004d0e:	0189      	lsls	r1, r1, #6
 8004d10:	430a      	orrs	r2, r1
 8004d12:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	225d      	movs	r2, #93	; 0x5d
 8004d18:	2101      	movs	r1, #1
 8004d1a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	225c      	movs	r2, #92	; 0x5c
 8004d20:	2100      	movs	r1, #0
 8004d22:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e010      	b.n	8004d4a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d101      	bne.n	8004d32 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	3b01      	subs	r3, #1
 8004d36:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	4013      	ands	r3, r2
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d18e      	bne.n	8004c66 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	b00a      	add	sp, #40	; 0x28
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	20000028 	.word	0x20000028
 8004d58:	ffffdfff 	.word	0xffffdfff

08004d5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	23c0      	movs	r3, #192	; 0xc0
 8004d6c:	0159      	lsls	r1, r3, #5
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	9300      	str	r3, [sp, #0]
 8004d74:	0013      	movs	r3, r2
 8004d76:	2200      	movs	r2, #0
 8004d78:	f7ff ff4e 	bl	8004c18 <SPI_WaitFifoStateUntilTimeout>
 8004d7c:	1e03      	subs	r3, r0, #0
 8004d7e:	d007      	beq.n	8004d90 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d84:	2220      	movs	r2, #32
 8004d86:	431a      	orrs	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e027      	b.n	8004de0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	0013      	movs	r3, r2
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	2180      	movs	r1, #128	; 0x80
 8004d9e:	f7ff fead 	bl	8004afc <SPI_WaitFlagStateUntilTimeout>
 8004da2:	1e03      	subs	r3, r0, #0
 8004da4:	d007      	beq.n	8004db6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004daa:	2220      	movs	r2, #32
 8004dac:	431a      	orrs	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e014      	b.n	8004de0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	23c0      	movs	r3, #192	; 0xc0
 8004dba:	00d9      	lsls	r1, r3, #3
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	0013      	movs	r3, r2
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f7ff ff27 	bl	8004c18 <SPI_WaitFifoStateUntilTimeout>
 8004dca:	1e03      	subs	r3, r0, #0
 8004dcc:	d007      	beq.n	8004dde <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e000      	b.n	8004de0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	0018      	movs	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b004      	add	sp, #16
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e042      	b.n	8004e80 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	223d      	movs	r2, #61	; 0x3d
 8004dfe:	5c9b      	ldrb	r3, [r3, r2]
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d107      	bne.n	8004e16 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	223c      	movs	r2, #60	; 0x3c
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	0018      	movs	r0, r3
 8004e12:	f7fc fe83 	bl	8001b1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	223d      	movs	r2, #61	; 0x3d
 8004e1a:	2102      	movs	r1, #2
 8004e1c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	3304      	adds	r3, #4
 8004e26:	0019      	movs	r1, r3
 8004e28:	0010      	movs	r0, r2
 8004e2a:	f000 fc55 	bl	80056d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2246      	movs	r2, #70	; 0x46
 8004e32:	2101      	movs	r1, #1
 8004e34:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	223e      	movs	r2, #62	; 0x3e
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	5499      	strb	r1, [r3, r2]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	223f      	movs	r2, #63	; 0x3f
 8004e42:	2101      	movs	r1, #1
 8004e44:	5499      	strb	r1, [r3, r2]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2240      	movs	r2, #64	; 0x40
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	5499      	strb	r1, [r3, r2]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2241      	movs	r2, #65	; 0x41
 8004e52:	2101      	movs	r1, #1
 8004e54:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2242      	movs	r2, #66	; 0x42
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	5499      	strb	r1, [r3, r2]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2243      	movs	r2, #67	; 0x43
 8004e62:	2101      	movs	r1, #1
 8004e64:	5499      	strb	r1, [r3, r2]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2244      	movs	r2, #68	; 0x44
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	5499      	strb	r1, [r3, r2]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2245      	movs	r2, #69	; 0x45
 8004e72:	2101      	movs	r1, #1
 8004e74:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	223d      	movs	r2, #61	; 0x3d
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	0018      	movs	r0, r3
 8004e82:	46bd      	mov	sp, r7
 8004e84:	b002      	add	sp, #8
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e92:	230f      	movs	r3, #15
 8004e94:	18fb      	adds	r3, r7, r3
 8004e96:	2200      	movs	r2, #0
 8004e98:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d108      	bne.n	8004eb2 <HAL_TIM_OC_Start_IT+0x2a>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	223e      	movs	r2, #62	; 0x3e
 8004ea4:	5c9b      	ldrb	r3, [r3, r2]
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	1e5a      	subs	r2, r3, #1
 8004eac:	4193      	sbcs	r3, r2
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	e01f      	b.n	8004ef2 <HAL_TIM_OC_Start_IT+0x6a>
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b04      	cmp	r3, #4
 8004eb6:	d108      	bne.n	8004eca <HAL_TIM_OC_Start_IT+0x42>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	223f      	movs	r2, #63	; 0x3f
 8004ebc:	5c9b      	ldrb	r3, [r3, r2]
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	1e5a      	subs	r2, r3, #1
 8004ec4:	4193      	sbcs	r3, r2
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	e013      	b.n	8004ef2 <HAL_TIM_OC_Start_IT+0x6a>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b08      	cmp	r3, #8
 8004ece:	d108      	bne.n	8004ee2 <HAL_TIM_OC_Start_IT+0x5a>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2240      	movs	r2, #64	; 0x40
 8004ed4:	5c9b      	ldrb	r3, [r3, r2]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	1e5a      	subs	r2, r3, #1
 8004edc:	4193      	sbcs	r3, r2
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	e007      	b.n	8004ef2 <HAL_TIM_OC_Start_IT+0x6a>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2241      	movs	r2, #65	; 0x41
 8004ee6:	5c9b      	ldrb	r3, [r3, r2]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	3b01      	subs	r3, #1
 8004eec:	1e5a      	subs	r2, r3, #1
 8004eee:	4193      	sbcs	r3, r2
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e0b7      	b.n	800506a <HAL_TIM_OC_Start_IT+0x1e2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d104      	bne.n	8004f0a <HAL_TIM_OC_Start_IT+0x82>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	223e      	movs	r2, #62	; 0x3e
 8004f04:	2102      	movs	r1, #2
 8004f06:	5499      	strb	r1, [r3, r2]
 8004f08:	e013      	b.n	8004f32 <HAL_TIM_OC_Start_IT+0xaa>
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	2b04      	cmp	r3, #4
 8004f0e:	d104      	bne.n	8004f1a <HAL_TIM_OC_Start_IT+0x92>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	223f      	movs	r2, #63	; 0x3f
 8004f14:	2102      	movs	r1, #2
 8004f16:	5499      	strb	r1, [r3, r2]
 8004f18:	e00b      	b.n	8004f32 <HAL_TIM_OC_Start_IT+0xaa>
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d104      	bne.n	8004f2a <HAL_TIM_OC_Start_IT+0xa2>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2240      	movs	r2, #64	; 0x40
 8004f24:	2102      	movs	r1, #2
 8004f26:	5499      	strb	r1, [r3, r2]
 8004f28:	e003      	b.n	8004f32 <HAL_TIM_OC_Start_IT+0xaa>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2241      	movs	r2, #65	; 0x41
 8004f2e:	2102      	movs	r1, #2
 8004f30:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	2b0c      	cmp	r3, #12
 8004f36:	d02a      	beq.n	8004f8e <HAL_TIM_OC_Start_IT+0x106>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	2b0c      	cmp	r3, #12
 8004f3c:	d830      	bhi.n	8004fa0 <HAL_TIM_OC_Start_IT+0x118>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d01b      	beq.n	8004f7c <HAL_TIM_OC_Start_IT+0xf4>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	2b08      	cmp	r3, #8
 8004f48:	d82a      	bhi.n	8004fa0 <HAL_TIM_OC_Start_IT+0x118>
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d003      	beq.n	8004f58 <HAL_TIM_OC_Start_IT+0xd0>
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d009      	beq.n	8004f6a <HAL_TIM_OC_Start_IT+0xe2>
 8004f56:	e023      	b.n	8004fa0 <HAL_TIM_OC_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2102      	movs	r1, #2
 8004f64:	430a      	orrs	r2, r1
 8004f66:	60da      	str	r2, [r3, #12]
      break;
 8004f68:	e01f      	b.n	8004faa <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68da      	ldr	r2, [r3, #12]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2104      	movs	r1, #4
 8004f76:	430a      	orrs	r2, r1
 8004f78:	60da      	str	r2, [r3, #12]
      break;
 8004f7a:	e016      	b.n	8004faa <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68da      	ldr	r2, [r3, #12]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2108      	movs	r1, #8
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	60da      	str	r2, [r3, #12]
      break;
 8004f8c:	e00d      	b.n	8004faa <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2110      	movs	r1, #16
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	60da      	str	r2, [r3, #12]
      break;
 8004f9e:	e004      	b.n	8004faa <HAL_TIM_OC_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 8004fa0:	230f      	movs	r3, #15
 8004fa2:	18fb      	adds	r3, r7, r3
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	701a      	strb	r2, [r3, #0]
      break;
 8004fa8:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8004faa:	230f      	movs	r3, #15
 8004fac:	18fb      	adds	r3, r7, r3
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d157      	bne.n	8005064 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6839      	ldr	r1, [r7, #0]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	f000 fea1 	bl	8005d04 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a2b      	ldr	r2, [pc, #172]	; (8005074 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d00e      	beq.n	8004fea <HAL_TIM_OC_Start_IT+0x162>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a29      	ldr	r2, [pc, #164]	; (8005078 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d009      	beq.n	8004fea <HAL_TIM_OC_Start_IT+0x162>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a28      	ldr	r2, [pc, #160]	; (800507c <HAL_TIM_OC_Start_IT+0x1f4>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d004      	beq.n	8004fea <HAL_TIM_OC_Start_IT+0x162>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a26      	ldr	r2, [pc, #152]	; (8005080 <HAL_TIM_OC_Start_IT+0x1f8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d101      	bne.n	8004fee <HAL_TIM_OC_Start_IT+0x166>
 8004fea:	2301      	movs	r3, #1
 8004fec:	e000      	b.n	8004ff0 <HAL_TIM_OC_Start_IT+0x168>
 8004fee:	2300      	movs	r3, #0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d008      	beq.n	8005006 <HAL_TIM_OC_Start_IT+0x17e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2180      	movs	r1, #128	; 0x80
 8005000:	0209      	lsls	r1, r1, #8
 8005002:	430a      	orrs	r2, r1
 8005004:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a1a      	ldr	r2, [pc, #104]	; (8005074 <HAL_TIM_OC_Start_IT+0x1ec>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d00f      	beq.n	8005030 <HAL_TIM_OC_Start_IT+0x1a8>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	2380      	movs	r3, #128	; 0x80
 8005016:	05db      	lsls	r3, r3, #23
 8005018:	429a      	cmp	r2, r3
 800501a:	d009      	beq.n	8005030 <HAL_TIM_OC_Start_IT+0x1a8>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a18      	ldr	r2, [pc, #96]	; (8005084 <HAL_TIM_OC_Start_IT+0x1fc>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d004      	beq.n	8005030 <HAL_TIM_OC_Start_IT+0x1a8>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a13      	ldr	r2, [pc, #76]	; (8005078 <HAL_TIM_OC_Start_IT+0x1f0>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d111      	bne.n	8005054 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	2207      	movs	r2, #7
 8005038:	4013      	ands	r3, r2
 800503a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	2b06      	cmp	r3, #6
 8005040:	d010      	beq.n	8005064 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2101      	movs	r1, #1
 800504e:	430a      	orrs	r2, r1
 8005050:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005052:	e007      	b.n	8005064 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2101      	movs	r1, #1
 8005060:	430a      	orrs	r2, r1
 8005062:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005064:	230f      	movs	r3, #15
 8005066:	18fb      	adds	r3, r7, r3
 8005068:	781b      	ldrb	r3, [r3, #0]
}
 800506a:	0018      	movs	r0, r3
 800506c:	46bd      	mov	sp, r7
 800506e:	b004      	add	sp, #16
 8005070:	bd80      	pop	{r7, pc}
 8005072:	46c0      	nop			; (mov r8, r8)
 8005074:	40012c00 	.word	0x40012c00
 8005078:	40014000 	.word	0x40014000
 800507c:	40014400 	.word	0x40014400
 8005080:	40014800 	.word	0x40014800
 8005084:	40000400 	.word	0x40000400

08005088 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d101      	bne.n	800509a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e042      	b.n	8005120 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	223d      	movs	r2, #61	; 0x3d
 800509e:	5c9b      	ldrb	r3, [r3, r2]
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d107      	bne.n	80050b6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	223c      	movs	r2, #60	; 0x3c
 80050aa:	2100      	movs	r1, #0
 80050ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	0018      	movs	r0, r3
 80050b2:	f000 f839 	bl	8005128 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	223d      	movs	r2, #61	; 0x3d
 80050ba:	2102      	movs	r1, #2
 80050bc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	3304      	adds	r3, #4
 80050c6:	0019      	movs	r1, r3
 80050c8:	0010      	movs	r0, r2
 80050ca:	f000 fb05 	bl	80056d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2246      	movs	r2, #70	; 0x46
 80050d2:	2101      	movs	r1, #1
 80050d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	223e      	movs	r2, #62	; 0x3e
 80050da:	2101      	movs	r1, #1
 80050dc:	5499      	strb	r1, [r3, r2]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	223f      	movs	r2, #63	; 0x3f
 80050e2:	2101      	movs	r1, #1
 80050e4:	5499      	strb	r1, [r3, r2]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2240      	movs	r2, #64	; 0x40
 80050ea:	2101      	movs	r1, #1
 80050ec:	5499      	strb	r1, [r3, r2]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2241      	movs	r2, #65	; 0x41
 80050f2:	2101      	movs	r1, #1
 80050f4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2242      	movs	r2, #66	; 0x42
 80050fa:	2101      	movs	r1, #1
 80050fc:	5499      	strb	r1, [r3, r2]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2243      	movs	r2, #67	; 0x43
 8005102:	2101      	movs	r1, #1
 8005104:	5499      	strb	r1, [r3, r2]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2244      	movs	r2, #68	; 0x44
 800510a:	2101      	movs	r1, #1
 800510c:	5499      	strb	r1, [r3, r2]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2245      	movs	r2, #69	; 0x45
 8005112:	2101      	movs	r1, #1
 8005114:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	223d      	movs	r2, #61	; 0x3d
 800511a:	2101      	movs	r1, #1
 800511c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	0018      	movs	r0, r3
 8005122:	46bd      	mov	sp, r7
 8005124:	b002      	add	sp, #8
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005130:	46c0      	nop			; (mov r8, r8)
 8005132:	46bd      	mov	sp, r7
 8005134:	b002      	add	sp, #8
 8005136:	bd80      	pop	{r7, pc}

08005138 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	2202      	movs	r2, #2
 8005148:	4013      	ands	r3, r2
 800514a:	2b02      	cmp	r3, #2
 800514c:	d124      	bne.n	8005198 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	2202      	movs	r2, #2
 8005156:	4013      	ands	r3, r2
 8005158:	2b02      	cmp	r3, #2
 800515a:	d11d      	bne.n	8005198 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2203      	movs	r2, #3
 8005162:	4252      	negs	r2, r2
 8005164:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	2203      	movs	r2, #3
 8005174:	4013      	ands	r3, r2
 8005176:	d004      	beq.n	8005182 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	0018      	movs	r0, r3
 800517c:	f000 fa94 	bl	80056a8 <HAL_TIM_IC_CaptureCallback>
 8005180:	e007      	b.n	8005192 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	0018      	movs	r0, r3
 8005186:	f7fb f85d 	bl	8000244 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	0018      	movs	r0, r3
 800518e:	f000 fa93 	bl	80056b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	2204      	movs	r2, #4
 80051a0:	4013      	ands	r3, r2
 80051a2:	2b04      	cmp	r3, #4
 80051a4:	d125      	bne.n	80051f2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	2204      	movs	r2, #4
 80051ae:	4013      	ands	r3, r2
 80051b0:	2b04      	cmp	r3, #4
 80051b2:	d11e      	bne.n	80051f2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2205      	movs	r2, #5
 80051ba:	4252      	negs	r2, r2
 80051bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2202      	movs	r2, #2
 80051c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	699a      	ldr	r2, [r3, #24]
 80051ca:	23c0      	movs	r3, #192	; 0xc0
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	4013      	ands	r3, r2
 80051d0:	d004      	beq.n	80051dc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	0018      	movs	r0, r3
 80051d6:	f000 fa67 	bl	80056a8 <HAL_TIM_IC_CaptureCallback>
 80051da:	e007      	b.n	80051ec <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	0018      	movs	r0, r3
 80051e0:	f7fb f830 	bl	8000244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	0018      	movs	r0, r3
 80051e8:	f000 fa66 	bl	80056b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	2208      	movs	r2, #8
 80051fa:	4013      	ands	r3, r2
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d124      	bne.n	800524a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	2208      	movs	r2, #8
 8005208:	4013      	ands	r3, r2
 800520a:	2b08      	cmp	r3, #8
 800520c:	d11d      	bne.n	800524a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2209      	movs	r2, #9
 8005214:	4252      	negs	r2, r2
 8005216:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2204      	movs	r2, #4
 800521c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	69db      	ldr	r3, [r3, #28]
 8005224:	2203      	movs	r2, #3
 8005226:	4013      	ands	r3, r2
 8005228:	d004      	beq.n	8005234 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	0018      	movs	r0, r3
 800522e:	f000 fa3b 	bl	80056a8 <HAL_TIM_IC_CaptureCallback>
 8005232:	e007      	b.n	8005244 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	0018      	movs	r0, r3
 8005238:	f7fb f804 	bl	8000244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	0018      	movs	r0, r3
 8005240:	f000 fa3a 	bl	80056b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	2210      	movs	r2, #16
 8005252:	4013      	ands	r3, r2
 8005254:	2b10      	cmp	r3, #16
 8005256:	d125      	bne.n	80052a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	2210      	movs	r2, #16
 8005260:	4013      	ands	r3, r2
 8005262:	2b10      	cmp	r3, #16
 8005264:	d11e      	bne.n	80052a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2211      	movs	r2, #17
 800526c:	4252      	negs	r2, r2
 800526e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2208      	movs	r2, #8
 8005274:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	69da      	ldr	r2, [r3, #28]
 800527c:	23c0      	movs	r3, #192	; 0xc0
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4013      	ands	r3, r2
 8005282:	d004      	beq.n	800528e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	0018      	movs	r0, r3
 8005288:	f000 fa0e 	bl	80056a8 <HAL_TIM_IC_CaptureCallback>
 800528c:	e007      	b.n	800529e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	0018      	movs	r0, r3
 8005292:	f7fa ffd7 	bl	8000244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	0018      	movs	r0, r3
 800529a:	f000 fa0d 	bl	80056b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	2201      	movs	r2, #1
 80052ac:	4013      	ands	r3, r2
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d10f      	bne.n	80052d2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	2201      	movs	r2, #1
 80052ba:	4013      	ands	r3, r2
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d108      	bne.n	80052d2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2202      	movs	r2, #2
 80052c6:	4252      	negs	r2, r2
 80052c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	0018      	movs	r0, r3
 80052ce:	f000 f9e3 	bl	8005698 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	2280      	movs	r2, #128	; 0x80
 80052da:	4013      	ands	r3, r2
 80052dc:	2b80      	cmp	r3, #128	; 0x80
 80052de:	d10f      	bne.n	8005300 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	2280      	movs	r2, #128	; 0x80
 80052e8:	4013      	ands	r3, r2
 80052ea:	2b80      	cmp	r3, #128	; 0x80
 80052ec:	d108      	bne.n	8005300 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2281      	movs	r2, #129	; 0x81
 80052f4:	4252      	negs	r2, r2
 80052f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	0018      	movs	r0, r3
 80052fc:	f000 fdea 	bl	8005ed4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	2240      	movs	r2, #64	; 0x40
 8005308:	4013      	ands	r3, r2
 800530a:	2b40      	cmp	r3, #64	; 0x40
 800530c:	d10f      	bne.n	800532e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	2240      	movs	r2, #64	; 0x40
 8005316:	4013      	ands	r3, r2
 8005318:	2b40      	cmp	r3, #64	; 0x40
 800531a:	d108      	bne.n	800532e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2241      	movs	r2, #65	; 0x41
 8005322:	4252      	negs	r2, r2
 8005324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	0018      	movs	r0, r3
 800532a:	f000 f9cd 	bl	80056c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	2220      	movs	r2, #32
 8005336:	4013      	ands	r3, r2
 8005338:	2b20      	cmp	r3, #32
 800533a:	d10f      	bne.n	800535c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	2220      	movs	r2, #32
 8005344:	4013      	ands	r3, r2
 8005346:	2b20      	cmp	r3, #32
 8005348:	d108      	bne.n	800535c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2221      	movs	r2, #33	; 0x21
 8005350:	4252      	negs	r2, r2
 8005352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	0018      	movs	r0, r3
 8005358:	f000 fdb4 	bl	8005ec4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800535c:	46c0      	nop			; (mov r8, r8)
 800535e:	46bd      	mov	sp, r7
 8005360:	b002      	add	sp, #8
 8005362:	bd80      	pop	{r7, pc}

08005364 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005370:	2317      	movs	r3, #23
 8005372:	18fb      	adds	r3, r7, r3
 8005374:	2200      	movs	r2, #0
 8005376:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	223c      	movs	r2, #60	; 0x3c
 800537c:	5c9b      	ldrb	r3, [r3, r2]
 800537e:	2b01      	cmp	r3, #1
 8005380:	d101      	bne.n	8005386 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005382:	2302      	movs	r3, #2
 8005384:	e0ad      	b.n	80054e2 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	223c      	movs	r2, #60	; 0x3c
 800538a:	2101      	movs	r1, #1
 800538c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2b0c      	cmp	r3, #12
 8005392:	d100      	bne.n	8005396 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005394:	e076      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x120>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2b0c      	cmp	r3, #12
 800539a:	d900      	bls.n	800539e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800539c:	e095      	b.n	80054ca <HAL_TIM_PWM_ConfigChannel+0x166>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2b08      	cmp	r3, #8
 80053a2:	d04e      	beq.n	8005442 <HAL_TIM_PWM_ConfigChannel+0xde>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2b08      	cmp	r3, #8
 80053a8:	d900      	bls.n	80053ac <HAL_TIM_PWM_ConfigChannel+0x48>
 80053aa:	e08e      	b.n	80054ca <HAL_TIM_PWM_ConfigChannel+0x166>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <HAL_TIM_PWM_ConfigChannel+0x56>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2b04      	cmp	r3, #4
 80053b6:	d021      	beq.n	80053fc <HAL_TIM_PWM_ConfigChannel+0x98>
 80053b8:	e087      	b.n	80054ca <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	0011      	movs	r1, r2
 80053c2:	0018      	movs	r0, r3
 80053c4:	f000 fa08 	bl	80057d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699a      	ldr	r2, [r3, #24]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2108      	movs	r1, #8
 80053d4:	430a      	orrs	r2, r1
 80053d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	699a      	ldr	r2, [r3, #24]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2104      	movs	r1, #4
 80053e4:	438a      	bics	r2, r1
 80053e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6999      	ldr	r1, [r3, #24]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	691a      	ldr	r2, [r3, #16]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	619a      	str	r2, [r3, #24]
      break;
 80053fa:	e06b      	b.n	80054d4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	0011      	movs	r1, r2
 8005404:	0018      	movs	r0, r3
 8005406:	f000 fa6f 	bl	80058e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	699a      	ldr	r2, [r3, #24]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2180      	movs	r1, #128	; 0x80
 8005416:	0109      	lsls	r1, r1, #4
 8005418:	430a      	orrs	r2, r1
 800541a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	699a      	ldr	r2, [r3, #24]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4931      	ldr	r1, [pc, #196]	; (80054ec <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005428:	400a      	ands	r2, r1
 800542a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6999      	ldr	r1, [r3, #24]
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	021a      	lsls	r2, r3, #8
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	430a      	orrs	r2, r1
 800543e:	619a      	str	r2, [r3, #24]
      break;
 8005440:	e048      	b.n	80054d4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	0011      	movs	r1, r2
 800544a:	0018      	movs	r0, r3
 800544c:	f000 fad0 	bl	80059f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	69da      	ldr	r2, [r3, #28]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2108      	movs	r1, #8
 800545c:	430a      	orrs	r2, r1
 800545e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	69da      	ldr	r2, [r3, #28]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2104      	movs	r1, #4
 800546c:	438a      	bics	r2, r1
 800546e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	69d9      	ldr	r1, [r3, #28]
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	691a      	ldr	r2, [r3, #16]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	61da      	str	r2, [r3, #28]
      break;
 8005482:	e027      	b.n	80054d4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	0011      	movs	r1, r2
 800548c:	0018      	movs	r0, r3
 800548e:	f000 fb35 	bl	8005afc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	69da      	ldr	r2, [r3, #28]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2180      	movs	r1, #128	; 0x80
 800549e:	0109      	lsls	r1, r1, #4
 80054a0:	430a      	orrs	r2, r1
 80054a2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	69da      	ldr	r2, [r3, #28]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	490f      	ldr	r1, [pc, #60]	; (80054ec <HAL_TIM_PWM_ConfigChannel+0x188>)
 80054b0:	400a      	ands	r2, r1
 80054b2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	69d9      	ldr	r1, [r3, #28]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	021a      	lsls	r2, r3, #8
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	430a      	orrs	r2, r1
 80054c6:	61da      	str	r2, [r3, #28]
      break;
 80054c8:	e004      	b.n	80054d4 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80054ca:	2317      	movs	r3, #23
 80054cc:	18fb      	adds	r3, r7, r3
 80054ce:	2201      	movs	r2, #1
 80054d0:	701a      	strb	r2, [r3, #0]
      break;
 80054d2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	223c      	movs	r2, #60	; 0x3c
 80054d8:	2100      	movs	r1, #0
 80054da:	5499      	strb	r1, [r3, r2]

  return status;
 80054dc:	2317      	movs	r3, #23
 80054de:	18fb      	adds	r3, r7, r3
 80054e0:	781b      	ldrb	r3, [r3, #0]
}
 80054e2:	0018      	movs	r0, r3
 80054e4:	46bd      	mov	sp, r7
 80054e6:	b006      	add	sp, #24
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	46c0      	nop			; (mov r8, r8)
 80054ec:	fffffbff 	.word	0xfffffbff

080054f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054fa:	230f      	movs	r3, #15
 80054fc:	18fb      	adds	r3, r7, r3
 80054fe:	2200      	movs	r2, #0
 8005500:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	223c      	movs	r2, #60	; 0x3c
 8005506:	5c9b      	ldrb	r3, [r3, r2]
 8005508:	2b01      	cmp	r3, #1
 800550a:	d101      	bne.n	8005510 <HAL_TIM_ConfigClockSource+0x20>
 800550c:	2302      	movs	r3, #2
 800550e:	e0bc      	b.n	800568a <HAL_TIM_ConfigClockSource+0x19a>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	223c      	movs	r2, #60	; 0x3c
 8005514:	2101      	movs	r1, #1
 8005516:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	223d      	movs	r2, #61	; 0x3d
 800551c:	2102      	movs	r1, #2
 800551e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	2277      	movs	r2, #119	; 0x77
 800552c:	4393      	bics	r3, r2
 800552e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	4a58      	ldr	r2, [pc, #352]	; (8005694 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005534:	4013      	ands	r3, r2
 8005536:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68ba      	ldr	r2, [r7, #8]
 800553e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2280      	movs	r2, #128	; 0x80
 8005546:	0192      	lsls	r2, r2, #6
 8005548:	4293      	cmp	r3, r2
 800554a:	d040      	beq.n	80055ce <HAL_TIM_ConfigClockSource+0xde>
 800554c:	2280      	movs	r2, #128	; 0x80
 800554e:	0192      	lsls	r2, r2, #6
 8005550:	4293      	cmp	r3, r2
 8005552:	d900      	bls.n	8005556 <HAL_TIM_ConfigClockSource+0x66>
 8005554:	e088      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
 8005556:	2280      	movs	r2, #128	; 0x80
 8005558:	0152      	lsls	r2, r2, #5
 800555a:	4293      	cmp	r3, r2
 800555c:	d100      	bne.n	8005560 <HAL_TIM_ConfigClockSource+0x70>
 800555e:	e088      	b.n	8005672 <HAL_TIM_ConfigClockSource+0x182>
 8005560:	2280      	movs	r2, #128	; 0x80
 8005562:	0152      	lsls	r2, r2, #5
 8005564:	4293      	cmp	r3, r2
 8005566:	d900      	bls.n	800556a <HAL_TIM_ConfigClockSource+0x7a>
 8005568:	e07e      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
 800556a:	2b70      	cmp	r3, #112	; 0x70
 800556c:	d018      	beq.n	80055a0 <HAL_TIM_ConfigClockSource+0xb0>
 800556e:	d900      	bls.n	8005572 <HAL_TIM_ConfigClockSource+0x82>
 8005570:	e07a      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
 8005572:	2b60      	cmp	r3, #96	; 0x60
 8005574:	d04f      	beq.n	8005616 <HAL_TIM_ConfigClockSource+0x126>
 8005576:	d900      	bls.n	800557a <HAL_TIM_ConfigClockSource+0x8a>
 8005578:	e076      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
 800557a:	2b50      	cmp	r3, #80	; 0x50
 800557c:	d03b      	beq.n	80055f6 <HAL_TIM_ConfigClockSource+0x106>
 800557e:	d900      	bls.n	8005582 <HAL_TIM_ConfigClockSource+0x92>
 8005580:	e072      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
 8005582:	2b40      	cmp	r3, #64	; 0x40
 8005584:	d057      	beq.n	8005636 <HAL_TIM_ConfigClockSource+0x146>
 8005586:	d900      	bls.n	800558a <HAL_TIM_ConfigClockSource+0x9a>
 8005588:	e06e      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
 800558a:	2b30      	cmp	r3, #48	; 0x30
 800558c:	d063      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0x166>
 800558e:	d86b      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
 8005590:	2b20      	cmp	r3, #32
 8005592:	d060      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0x166>
 8005594:	d868      	bhi.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
 8005596:	2b00      	cmp	r3, #0
 8005598:	d05d      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0x166>
 800559a:	2b10      	cmp	r3, #16
 800559c:	d05b      	beq.n	8005656 <HAL_TIM_ConfigClockSource+0x166>
 800559e:	e063      	b.n	8005668 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6818      	ldr	r0, [r3, #0]
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	6899      	ldr	r1, [r3, #8]
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f000 fb88 	bl	8005cc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	2277      	movs	r2, #119	; 0x77
 80055c0:	4313      	orrs	r3, r2
 80055c2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	609a      	str	r2, [r3, #8]
      break;
 80055cc:	e052      	b.n	8005674 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6818      	ldr	r0, [r3, #0]
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	6899      	ldr	r1, [r3, #8]
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f000 fb71 	bl	8005cc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689a      	ldr	r2, [r3, #8]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2180      	movs	r1, #128	; 0x80
 80055ee:	01c9      	lsls	r1, r1, #7
 80055f0:	430a      	orrs	r2, r1
 80055f2:	609a      	str	r2, [r3, #8]
      break;
 80055f4:	e03e      	b.n	8005674 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6859      	ldr	r1, [r3, #4]
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	001a      	movs	r2, r3
 8005604:	f000 fae4 	bl	8005bd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2150      	movs	r1, #80	; 0x50
 800560e:	0018      	movs	r0, r3
 8005610:	f000 fb3e 	bl	8005c90 <TIM_ITRx_SetConfig>
      break;
 8005614:	e02e      	b.n	8005674 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6818      	ldr	r0, [r3, #0]
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	6859      	ldr	r1, [r3, #4]
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	001a      	movs	r2, r3
 8005624:	f000 fb02 	bl	8005c2c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2160      	movs	r1, #96	; 0x60
 800562e:	0018      	movs	r0, r3
 8005630:	f000 fb2e 	bl	8005c90 <TIM_ITRx_SetConfig>
      break;
 8005634:	e01e      	b.n	8005674 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6818      	ldr	r0, [r3, #0]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	6859      	ldr	r1, [r3, #4]
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	001a      	movs	r2, r3
 8005644:	f000 fac4 	bl	8005bd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2140      	movs	r1, #64	; 0x40
 800564e:	0018      	movs	r0, r3
 8005650:	f000 fb1e 	bl	8005c90 <TIM_ITRx_SetConfig>
      break;
 8005654:	e00e      	b.n	8005674 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	0019      	movs	r1, r3
 8005660:	0010      	movs	r0, r2
 8005662:	f000 fb15 	bl	8005c90 <TIM_ITRx_SetConfig>
      break;
 8005666:	e005      	b.n	8005674 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005668:	230f      	movs	r3, #15
 800566a:	18fb      	adds	r3, r7, r3
 800566c:	2201      	movs	r2, #1
 800566e:	701a      	strb	r2, [r3, #0]
      break;
 8005670:	e000      	b.n	8005674 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005672:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	223d      	movs	r2, #61	; 0x3d
 8005678:	2101      	movs	r1, #1
 800567a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	223c      	movs	r2, #60	; 0x3c
 8005680:	2100      	movs	r1, #0
 8005682:	5499      	strb	r1, [r3, r2]

  return status;
 8005684:	230f      	movs	r3, #15
 8005686:	18fb      	adds	r3, r7, r3
 8005688:	781b      	ldrb	r3, [r3, #0]
}
 800568a:	0018      	movs	r0, r3
 800568c:	46bd      	mov	sp, r7
 800568e:	b004      	add	sp, #16
 8005690:	bd80      	pop	{r7, pc}
 8005692:	46c0      	nop			; (mov r8, r8)
 8005694:	ffff00ff 	.word	0xffff00ff

08005698 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80056a0:	46c0      	nop			; (mov r8, r8)
 80056a2:	46bd      	mov	sp, r7
 80056a4:	b002      	add	sp, #8
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056b0:	46c0      	nop			; (mov r8, r8)
 80056b2:	46bd      	mov	sp, r7
 80056b4:	b002      	add	sp, #8
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056c0:	46c0      	nop			; (mov r8, r8)
 80056c2:	46bd      	mov	sp, r7
 80056c4:	b002      	add	sp, #8
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056d0:	46c0      	nop			; (mov r8, r8)
 80056d2:	46bd      	mov	sp, r7
 80056d4:	b002      	add	sp, #8
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a34      	ldr	r2, [pc, #208]	; (80057bc <TIM_Base_SetConfig+0xe4>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d008      	beq.n	8005702 <TIM_Base_SetConfig+0x2a>
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	2380      	movs	r3, #128	; 0x80
 80056f4:	05db      	lsls	r3, r3, #23
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d003      	beq.n	8005702 <TIM_Base_SetConfig+0x2a>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a30      	ldr	r2, [pc, #192]	; (80057c0 <TIM_Base_SetConfig+0xe8>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d108      	bne.n	8005714 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2270      	movs	r2, #112	; 0x70
 8005706:	4393      	bics	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	4313      	orrs	r3, r2
 8005712:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a29      	ldr	r2, [pc, #164]	; (80057bc <TIM_Base_SetConfig+0xe4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d018      	beq.n	800574e <TIM_Base_SetConfig+0x76>
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	2380      	movs	r3, #128	; 0x80
 8005720:	05db      	lsls	r3, r3, #23
 8005722:	429a      	cmp	r2, r3
 8005724:	d013      	beq.n	800574e <TIM_Base_SetConfig+0x76>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a25      	ldr	r2, [pc, #148]	; (80057c0 <TIM_Base_SetConfig+0xe8>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d00f      	beq.n	800574e <TIM_Base_SetConfig+0x76>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a24      	ldr	r2, [pc, #144]	; (80057c4 <TIM_Base_SetConfig+0xec>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d00b      	beq.n	800574e <TIM_Base_SetConfig+0x76>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a23      	ldr	r2, [pc, #140]	; (80057c8 <TIM_Base_SetConfig+0xf0>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d007      	beq.n	800574e <TIM_Base_SetConfig+0x76>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a22      	ldr	r2, [pc, #136]	; (80057cc <TIM_Base_SetConfig+0xf4>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d003      	beq.n	800574e <TIM_Base_SetConfig+0x76>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a21      	ldr	r2, [pc, #132]	; (80057d0 <TIM_Base_SetConfig+0xf8>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d108      	bne.n	8005760 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	4a20      	ldr	r2, [pc, #128]	; (80057d4 <TIM_Base_SetConfig+0xfc>)
 8005752:	4013      	ands	r3, r2
 8005754:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	4313      	orrs	r3, r2
 800575e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2280      	movs	r2, #128	; 0x80
 8005764:	4393      	bics	r3, r2
 8005766:	001a      	movs	r2, r3
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	695b      	ldr	r3, [r3, #20]
 800576c:	4313      	orrs	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	689a      	ldr	r2, [r3, #8]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a0c      	ldr	r2, [pc, #48]	; (80057bc <TIM_Base_SetConfig+0xe4>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d00b      	beq.n	80057a6 <TIM_Base_SetConfig+0xce>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a0d      	ldr	r2, [pc, #52]	; (80057c8 <TIM_Base_SetConfig+0xf0>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d007      	beq.n	80057a6 <TIM_Base_SetConfig+0xce>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a0c      	ldr	r2, [pc, #48]	; (80057cc <TIM_Base_SetConfig+0xf4>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d003      	beq.n	80057a6 <TIM_Base_SetConfig+0xce>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a0b      	ldr	r2, [pc, #44]	; (80057d0 <TIM_Base_SetConfig+0xf8>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d103      	bne.n	80057ae <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	691a      	ldr	r2, [r3, #16]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	615a      	str	r2, [r3, #20]
}
 80057b4:	46c0      	nop			; (mov r8, r8)
 80057b6:	46bd      	mov	sp, r7
 80057b8:	b004      	add	sp, #16
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	40012c00 	.word	0x40012c00
 80057c0:	40000400 	.word	0x40000400
 80057c4:	40002000 	.word	0x40002000
 80057c8:	40014000 	.word	0x40014000
 80057cc:	40014400 	.word	0x40014400
 80057d0:	40014800 	.word	0x40014800
 80057d4:	fffffcff 	.word	0xfffffcff

080057d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b086      	sub	sp, #24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	2201      	movs	r2, #1
 80057e8:	4393      	bics	r3, r2
 80057ea:	001a      	movs	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2270      	movs	r2, #112	; 0x70
 8005806:	4393      	bics	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2203      	movs	r2, #3
 800580e:	4393      	bics	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	4313      	orrs	r3, r2
 800581a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	2202      	movs	r2, #2
 8005820:	4393      	bics	r3, r2
 8005822:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	4313      	orrs	r3, r2
 800582c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a27      	ldr	r2, [pc, #156]	; (80058d0 <TIM_OC1_SetConfig+0xf8>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d00b      	beq.n	800584e <TIM_OC1_SetConfig+0x76>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a26      	ldr	r2, [pc, #152]	; (80058d4 <TIM_OC1_SetConfig+0xfc>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d007      	beq.n	800584e <TIM_OC1_SetConfig+0x76>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a25      	ldr	r2, [pc, #148]	; (80058d8 <TIM_OC1_SetConfig+0x100>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d003      	beq.n	800584e <TIM_OC1_SetConfig+0x76>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a24      	ldr	r2, [pc, #144]	; (80058dc <TIM_OC1_SetConfig+0x104>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d10c      	bne.n	8005868 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	2208      	movs	r2, #8
 8005852:	4393      	bics	r3, r2
 8005854:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	4313      	orrs	r3, r2
 800585e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	2204      	movs	r2, #4
 8005864:	4393      	bics	r3, r2
 8005866:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a19      	ldr	r2, [pc, #100]	; (80058d0 <TIM_OC1_SetConfig+0xf8>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d00b      	beq.n	8005888 <TIM_OC1_SetConfig+0xb0>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a18      	ldr	r2, [pc, #96]	; (80058d4 <TIM_OC1_SetConfig+0xfc>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d007      	beq.n	8005888 <TIM_OC1_SetConfig+0xb0>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a17      	ldr	r2, [pc, #92]	; (80058d8 <TIM_OC1_SetConfig+0x100>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d003      	beq.n	8005888 <TIM_OC1_SetConfig+0xb0>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a16      	ldr	r2, [pc, #88]	; (80058dc <TIM_OC1_SetConfig+0x104>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d111      	bne.n	80058ac <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	4a15      	ldr	r2, [pc, #84]	; (80058e0 <TIM_OC1_SetConfig+0x108>)
 800588c:	4013      	ands	r3, r2
 800588e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	4a14      	ldr	r2, [pc, #80]	; (80058e4 <TIM_OC1_SetConfig+0x10c>)
 8005894:	4013      	ands	r3, r2
 8005896:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	4313      	orrs	r3, r2
 80058a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	697a      	ldr	r2, [r7, #20]
 80058c4:	621a      	str	r2, [r3, #32]
}
 80058c6:	46c0      	nop			; (mov r8, r8)
 80058c8:	46bd      	mov	sp, r7
 80058ca:	b006      	add	sp, #24
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	46c0      	nop			; (mov r8, r8)
 80058d0:	40012c00 	.word	0x40012c00
 80058d4:	40014000 	.word	0x40014000
 80058d8:	40014400 	.word	0x40014400
 80058dc:	40014800 	.word	0x40014800
 80058e0:	fffffeff 	.word	0xfffffeff
 80058e4:	fffffdff 	.word	0xfffffdff

080058e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	2210      	movs	r2, #16
 80058f8:	4393      	bics	r3, r2
 80058fa:	001a      	movs	r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a1b      	ldr	r3, [r3, #32]
 8005904:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	4a2e      	ldr	r2, [pc, #184]	; (80059d0 <TIM_OC2_SetConfig+0xe8>)
 8005916:	4013      	ands	r3, r2
 8005918:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	4a2d      	ldr	r2, [pc, #180]	; (80059d4 <TIM_OC2_SetConfig+0xec>)
 800591e:	4013      	ands	r3, r2
 8005920:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	021b      	lsls	r3, r3, #8
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	4313      	orrs	r3, r2
 800592c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2220      	movs	r2, #32
 8005932:	4393      	bics	r3, r2
 8005934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	011b      	lsls	r3, r3, #4
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	4313      	orrs	r3, r2
 8005940:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a24      	ldr	r2, [pc, #144]	; (80059d8 <TIM_OC2_SetConfig+0xf0>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d10d      	bne.n	8005966 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	2280      	movs	r2, #128	; 0x80
 800594e:	4393      	bics	r3, r2
 8005950:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	4313      	orrs	r3, r2
 800595c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	2240      	movs	r2, #64	; 0x40
 8005962:	4393      	bics	r3, r2
 8005964:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a1b      	ldr	r2, [pc, #108]	; (80059d8 <TIM_OC2_SetConfig+0xf0>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d00b      	beq.n	8005986 <TIM_OC2_SetConfig+0x9e>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a1a      	ldr	r2, [pc, #104]	; (80059dc <TIM_OC2_SetConfig+0xf4>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d007      	beq.n	8005986 <TIM_OC2_SetConfig+0x9e>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a19      	ldr	r2, [pc, #100]	; (80059e0 <TIM_OC2_SetConfig+0xf8>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d003      	beq.n	8005986 <TIM_OC2_SetConfig+0x9e>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a18      	ldr	r2, [pc, #96]	; (80059e4 <TIM_OC2_SetConfig+0xfc>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d113      	bne.n	80059ae <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	4a17      	ldr	r2, [pc, #92]	; (80059e8 <TIM_OC2_SetConfig+0x100>)
 800598a:	4013      	ands	r3, r2
 800598c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	4a16      	ldr	r2, [pc, #88]	; (80059ec <TIM_OC2_SetConfig+0x104>)
 8005992:	4013      	ands	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	4313      	orrs	r3, r2
 80059a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	693a      	ldr	r2, [r7, #16]
 80059b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685a      	ldr	r2, [r3, #4]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	621a      	str	r2, [r3, #32]
}
 80059c8:	46c0      	nop			; (mov r8, r8)
 80059ca:	46bd      	mov	sp, r7
 80059cc:	b006      	add	sp, #24
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	ffff8fff 	.word	0xffff8fff
 80059d4:	fffffcff 	.word	0xfffffcff
 80059d8:	40012c00 	.word	0x40012c00
 80059dc:	40014000 	.word	0x40014000
 80059e0:	40014400 	.word	0x40014400
 80059e4:	40014800 	.word	0x40014800
 80059e8:	fffffbff 	.word	0xfffffbff
 80059ec:	fffff7ff 	.word	0xfffff7ff

080059f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	4a35      	ldr	r2, [pc, #212]	; (8005ad4 <TIM_OC3_SetConfig+0xe4>)
 8005a00:	401a      	ands	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2270      	movs	r2, #112	; 0x70
 8005a1c:	4393      	bics	r3, r2
 8005a1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2203      	movs	r2, #3
 8005a24:	4393      	bics	r3, r2
 8005a26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	4a28      	ldr	r2, [pc, #160]	; (8005ad8 <TIM_OC3_SetConfig+0xe8>)
 8005a36:	4013      	ands	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	021b      	lsls	r3, r3, #8
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a24      	ldr	r2, [pc, #144]	; (8005adc <TIM_OC3_SetConfig+0xec>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d10d      	bne.n	8005a6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	4a23      	ldr	r2, [pc, #140]	; (8005ae0 <TIM_OC3_SetConfig+0xf0>)
 8005a52:	4013      	ands	r3, r2
 8005a54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	021b      	lsls	r3, r3, #8
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	4a1f      	ldr	r2, [pc, #124]	; (8005ae4 <TIM_OC3_SetConfig+0xf4>)
 8005a66:	4013      	ands	r3, r2
 8005a68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a1b      	ldr	r2, [pc, #108]	; (8005adc <TIM_OC3_SetConfig+0xec>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00b      	beq.n	8005a8a <TIM_OC3_SetConfig+0x9a>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a1c      	ldr	r2, [pc, #112]	; (8005ae8 <TIM_OC3_SetConfig+0xf8>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d007      	beq.n	8005a8a <TIM_OC3_SetConfig+0x9a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a1b      	ldr	r2, [pc, #108]	; (8005aec <TIM_OC3_SetConfig+0xfc>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d003      	beq.n	8005a8a <TIM_OC3_SetConfig+0x9a>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a1a      	ldr	r2, [pc, #104]	; (8005af0 <TIM_OC3_SetConfig+0x100>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d113      	bne.n	8005ab2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	4a19      	ldr	r2, [pc, #100]	; (8005af4 <TIM_OC3_SetConfig+0x104>)
 8005a8e:	4013      	ands	r3, r2
 8005a90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	4a18      	ldr	r2, [pc, #96]	; (8005af8 <TIM_OC3_SetConfig+0x108>)
 8005a96:	4013      	ands	r3, r2
 8005a98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	693a      	ldr	r2, [r7, #16]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	011b      	lsls	r3, r3, #4
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	621a      	str	r2, [r3, #32]
}
 8005acc:	46c0      	nop			; (mov r8, r8)
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	b006      	add	sp, #24
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	fffffeff 	.word	0xfffffeff
 8005ad8:	fffffdff 	.word	0xfffffdff
 8005adc:	40012c00 	.word	0x40012c00
 8005ae0:	fffff7ff 	.word	0xfffff7ff
 8005ae4:	fffffbff 	.word	0xfffffbff
 8005ae8:	40014000 	.word	0x40014000
 8005aec:	40014400 	.word	0x40014400
 8005af0:	40014800 	.word	0x40014800
 8005af4:	ffffefff 	.word	0xffffefff
 8005af8:	ffffdfff 	.word	0xffffdfff

08005afc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	4a28      	ldr	r2, [pc, #160]	; (8005bac <TIM_OC4_SetConfig+0xb0>)
 8005b0c:	401a      	ands	r2, r3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	4a22      	ldr	r2, [pc, #136]	; (8005bb0 <TIM_OC4_SetConfig+0xb4>)
 8005b28:	4013      	ands	r3, r2
 8005b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	4a21      	ldr	r2, [pc, #132]	; (8005bb4 <TIM_OC4_SetConfig+0xb8>)
 8005b30:	4013      	ands	r3, r2
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	021b      	lsls	r3, r3, #8
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	4a1d      	ldr	r2, [pc, #116]	; (8005bb8 <TIM_OC4_SetConfig+0xbc>)
 8005b44:	4013      	ands	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	031b      	lsls	r3, r3, #12
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a19      	ldr	r2, [pc, #100]	; (8005bbc <TIM_OC4_SetConfig+0xc0>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00b      	beq.n	8005b74 <TIM_OC4_SetConfig+0x78>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a18      	ldr	r2, [pc, #96]	; (8005bc0 <TIM_OC4_SetConfig+0xc4>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d007      	beq.n	8005b74 <TIM_OC4_SetConfig+0x78>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a17      	ldr	r2, [pc, #92]	; (8005bc4 <TIM_OC4_SetConfig+0xc8>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d003      	beq.n	8005b74 <TIM_OC4_SetConfig+0x78>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a16      	ldr	r2, [pc, #88]	; (8005bc8 <TIM_OC4_SetConfig+0xcc>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d109      	bne.n	8005b88 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	4a15      	ldr	r2, [pc, #84]	; (8005bcc <TIM_OC4_SetConfig+0xd0>)
 8005b78:	4013      	ands	r3, r2
 8005b7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	695b      	ldr	r3, [r3, #20]
 8005b80:	019b      	lsls	r3, r3, #6
 8005b82:	697a      	ldr	r2, [r7, #20]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	685a      	ldr	r2, [r3, #4]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	621a      	str	r2, [r3, #32]
}
 8005ba2:	46c0      	nop			; (mov r8, r8)
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	b006      	add	sp, #24
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	46c0      	nop			; (mov r8, r8)
 8005bac:	ffffefff 	.word	0xffffefff
 8005bb0:	ffff8fff 	.word	0xffff8fff
 8005bb4:	fffffcff 	.word	0xfffffcff
 8005bb8:	ffffdfff 	.word	0xffffdfff
 8005bbc:	40012c00 	.word	0x40012c00
 8005bc0:	40014000 	.word	0x40014000
 8005bc4:	40014400 	.word	0x40014400
 8005bc8:	40014800 	.word	0x40014800
 8005bcc:	ffffbfff 	.word	0xffffbfff

08005bd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b086      	sub	sp, #24
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	2201      	movs	r2, #1
 8005be8:	4393      	bics	r3, r2
 8005bea:	001a      	movs	r2, r3
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	22f0      	movs	r2, #240	; 0xf0
 8005bfa:	4393      	bics	r3, r2
 8005bfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	011b      	lsls	r3, r3, #4
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	220a      	movs	r2, #10
 8005c0c:	4393      	bics	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	693a      	ldr	r2, [r7, #16]
 8005c1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	621a      	str	r2, [r3, #32]
}
 8005c24:	46c0      	nop			; (mov r8, r8)
 8005c26:	46bd      	mov	sp, r7
 8005c28:	b006      	add	sp, #24
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b086      	sub	sp, #24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6a1b      	ldr	r3, [r3, #32]
 8005c3c:	2210      	movs	r2, #16
 8005c3e:	4393      	bics	r3, r2
 8005c40:	001a      	movs	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	4a0d      	ldr	r2, [pc, #52]	; (8005c8c <TIM_TI2_ConfigInputStage+0x60>)
 8005c56:	4013      	ands	r3, r2
 8005c58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	031b      	lsls	r3, r3, #12
 8005c5e:	697a      	ldr	r2, [r7, #20]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	22a0      	movs	r2, #160	; 0xa0
 8005c68:	4393      	bics	r3, r2
 8005c6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	011b      	lsls	r3, r3, #4
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	621a      	str	r2, [r3, #32]
}
 8005c82:	46c0      	nop			; (mov r8, r8)
 8005c84:	46bd      	mov	sp, r7
 8005c86:	b006      	add	sp, #24
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	46c0      	nop			; (mov r8, r8)
 8005c8c:	ffff0fff 	.word	0xffff0fff

08005c90 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2270      	movs	r2, #112	; 0x70
 8005ca4:	4393      	bics	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	2207      	movs	r2, #7
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	609a      	str	r2, [r3, #8]
}
 8005cba:	46c0      	nop			; (mov r8, r8)
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	b004      	add	sp, #16
 8005cc0:	bd80      	pop	{r7, pc}
	...

08005cc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b086      	sub	sp, #24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
 8005cd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	4a09      	ldr	r2, [pc, #36]	; (8005d00 <TIM_ETR_SetConfig+0x3c>)
 8005cdc:	4013      	ands	r3, r2
 8005cde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	021a      	lsls	r2, r3, #8
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	431a      	orrs	r2, r3
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	609a      	str	r2, [r3, #8]
}
 8005cf8:	46c0      	nop			; (mov r8, r8)
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	b006      	add	sp, #24
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	ffff00ff 	.word	0xffff00ff

08005d04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	221f      	movs	r2, #31
 8005d14:	4013      	ands	r3, r2
 8005d16:	2201      	movs	r2, #1
 8005d18:	409a      	lsls	r2, r3
 8005d1a:	0013      	movs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	43d2      	mvns	r2, r2
 8005d26:	401a      	ands	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6a1a      	ldr	r2, [r3, #32]
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	211f      	movs	r1, #31
 8005d34:	400b      	ands	r3, r1
 8005d36:	6879      	ldr	r1, [r7, #4]
 8005d38:	4099      	lsls	r1, r3
 8005d3a:	000b      	movs	r3, r1
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	621a      	str	r2, [r3, #32]
}
 8005d42:	46c0      	nop			; (mov r8, r8)
 8005d44:	46bd      	mov	sp, r7
 8005d46:	b006      	add	sp, #24
 8005d48:	bd80      	pop	{r7, pc}
	...

08005d4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	223c      	movs	r2, #60	; 0x3c
 8005d5a:	5c9b      	ldrb	r3, [r3, r2]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d101      	bne.n	8005d64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d60:	2302      	movs	r3, #2
 8005d62:	e047      	b.n	8005df4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	223c      	movs	r2, #60	; 0x3c
 8005d68:	2101      	movs	r1, #1
 8005d6a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	223d      	movs	r2, #61	; 0x3d
 8005d70:	2102      	movs	r1, #2
 8005d72:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2270      	movs	r2, #112	; 0x70
 8005d88:	4393      	bics	r3, r2
 8005d8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a16      	ldr	r2, [pc, #88]	; (8005dfc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d00f      	beq.n	8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	2380      	movs	r3, #128	; 0x80
 8005dae:	05db      	lsls	r3, r3, #23
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d009      	beq.n	8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a11      	ldr	r2, [pc, #68]	; (8005e00 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d004      	beq.n	8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a10      	ldr	r2, [pc, #64]	; (8005e04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d10c      	bne.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	2280      	movs	r2, #128	; 0x80
 8005dcc:	4393      	bics	r3, r2
 8005dce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68ba      	ldr	r2, [r7, #8]
 8005de0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	223d      	movs	r2, #61	; 0x3d
 8005de6:	2101      	movs	r1, #1
 8005de8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	223c      	movs	r2, #60	; 0x3c
 8005dee:	2100      	movs	r1, #0
 8005df0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	0018      	movs	r0, r3
 8005df6:	46bd      	mov	sp, r7
 8005df8:	b004      	add	sp, #16
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	40012c00 	.word	0x40012c00
 8005e00:	40000400 	.word	0x40000400
 8005e04:	40014000 	.word	0x40014000

08005e08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e12:	2300      	movs	r3, #0
 8005e14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	223c      	movs	r2, #60	; 0x3c
 8005e1a:	5c9b      	ldrb	r3, [r3, r2]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d101      	bne.n	8005e24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e20:	2302      	movs	r3, #2
 8005e22:	e03e      	b.n	8005ea2 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	223c      	movs	r2, #60	; 0x3c
 8005e28:	2101      	movs	r1, #1
 8005e2a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	22ff      	movs	r2, #255	; 0xff
 8005e30:	4393      	bics	r3, r2
 8005e32:	001a      	movs	r2, r3
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	4a1b      	ldr	r2, [pc, #108]	; (8005eac <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8005e40:	401a      	ands	r2, r3
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4a18      	ldr	r2, [pc, #96]	; (8005eb0 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8005e4e:	401a      	ands	r2, r3
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	4a16      	ldr	r2, [pc, #88]	; (8005eb4 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8005e5c:	401a      	ands	r2, r3
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	4a13      	ldr	r2, [pc, #76]	; (8005eb8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8005e6a:	401a      	ands	r2, r3
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	4a11      	ldr	r2, [pc, #68]	; (8005ebc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8005e78:	401a      	ands	r2, r3
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4a0e      	ldr	r2, [pc, #56]	; (8005ec0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8005e86:	401a      	ands	r2, r3
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	223c      	movs	r2, #60	; 0x3c
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	0018      	movs	r0, r3
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	b004      	add	sp, #16
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	46c0      	nop			; (mov r8, r8)
 8005eac:	fffffcff 	.word	0xfffffcff
 8005eb0:	fffffbff 	.word	0xfffffbff
 8005eb4:	fffff7ff 	.word	0xfffff7ff
 8005eb8:	ffffefff 	.word	0xffffefff
 8005ebc:	ffffdfff 	.word	0xffffdfff
 8005ec0:	ffffbfff 	.word	0xffffbfff

08005ec4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ecc:	46c0      	nop			; (mov r8, r8)
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	b002      	add	sp, #8
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005edc:	46c0      	nop			; (mov r8, r8)
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	b002      	add	sp, #8
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e044      	b.n	8005f80 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d107      	bne.n	8005f0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2274      	movs	r2, #116	; 0x74
 8005f02:	2100      	movs	r1, #0
 8005f04:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	0018      	movs	r0, r3
 8005f0a:	f7fb febf 	bl	8001c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2224      	movs	r2, #36	; 0x24
 8005f12:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2101      	movs	r1, #1
 8005f20:	438a      	bics	r2, r1
 8005f22:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	0018      	movs	r0, r3
 8005f28:	f000 fc2e 	bl	8006788 <UART_SetConfig>
 8005f2c:	0003      	movs	r3, r0
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d101      	bne.n	8005f36 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e024      	b.n	8005f80 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	0018      	movs	r0, r3
 8005f42:	f000 fd61 	bl	8006a08 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	490d      	ldr	r1, [pc, #52]	; (8005f88 <HAL_UART_Init+0xa4>)
 8005f52:	400a      	ands	r2, r1
 8005f54:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	212a      	movs	r1, #42	; 0x2a
 8005f62:	438a      	bics	r2, r1
 8005f64:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2101      	movs	r1, #1
 8005f72:	430a      	orrs	r2, r1
 8005f74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	0018      	movs	r0, r3
 8005f7a:	f000 fdf9 	bl	8006b70 <UART_CheckIdleState>
 8005f7e:	0003      	movs	r3, r0
}
 8005f80:	0018      	movs	r0, r3
 8005f82:	46bd      	mov	sp, r7
 8005f84:	b002      	add	sp, #8
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	ffffb7ff 	.word	0xffffb7ff

08005f8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b08a      	sub	sp, #40	; 0x28
 8005f90:	af02      	add	r7, sp, #8
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	603b      	str	r3, [r7, #0]
 8005f98:	1dbb      	adds	r3, r7, #6
 8005f9a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fa0:	2b20      	cmp	r3, #32
 8005fa2:	d000      	beq.n	8005fa6 <HAL_UART_Transmit+0x1a>
 8005fa4:	e096      	b.n	80060d4 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d003      	beq.n	8005fb4 <HAL_UART_Transmit+0x28>
 8005fac:	1dbb      	adds	r3, r7, #6
 8005fae:	881b      	ldrh	r3, [r3, #0]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e08e      	b.n	80060d6 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	689a      	ldr	r2, [r3, #8]
 8005fbc:	2380      	movs	r3, #128	; 0x80
 8005fbe:	015b      	lsls	r3, r3, #5
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d109      	bne.n	8005fd8 <HAL_UART_Transmit+0x4c>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d105      	bne.n	8005fd8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	d001      	beq.n	8005fd8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e07e      	b.n	80060d6 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2274      	movs	r2, #116	; 0x74
 8005fdc:	5c9b      	ldrb	r3, [r3, r2]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d101      	bne.n	8005fe6 <HAL_UART_Transmit+0x5a>
 8005fe2:	2302      	movs	r3, #2
 8005fe4:	e077      	b.n	80060d6 <HAL_UART_Transmit+0x14a>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2274      	movs	r2, #116	; 0x74
 8005fea:	2101      	movs	r1, #1
 8005fec:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2280      	movs	r2, #128	; 0x80
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2221      	movs	r2, #33	; 0x21
 8005ffa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ffc:	f7fb ff7a 	bl	8001ef4 <HAL_GetTick>
 8006000:	0003      	movs	r3, r0
 8006002:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	1dba      	adds	r2, r7, #6
 8006008:	2150      	movs	r1, #80	; 0x50
 800600a:	8812      	ldrh	r2, [r2, #0]
 800600c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	1dba      	adds	r2, r7, #6
 8006012:	2152      	movs	r1, #82	; 0x52
 8006014:	8812      	ldrh	r2, [r2, #0]
 8006016:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	2380      	movs	r3, #128	; 0x80
 800601e:	015b      	lsls	r3, r3, #5
 8006020:	429a      	cmp	r2, r3
 8006022:	d108      	bne.n	8006036 <HAL_UART_Transmit+0xaa>
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d104      	bne.n	8006036 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 800602c:	2300      	movs	r3, #0
 800602e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	61bb      	str	r3, [r7, #24]
 8006034:	e003      	b.n	800603e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800603a:	2300      	movs	r3, #0
 800603c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2274      	movs	r2, #116	; 0x74
 8006042:	2100      	movs	r1, #0
 8006044:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8006046:	e02d      	b.n	80060a4 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006048:	697a      	ldr	r2, [r7, #20]
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	0013      	movs	r3, r2
 8006052:	2200      	movs	r2, #0
 8006054:	2180      	movs	r1, #128	; 0x80
 8006056:	f000 fdd3 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 800605a:	1e03      	subs	r3, r0, #0
 800605c:	d001      	beq.n	8006062 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e039      	b.n	80060d6 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d10b      	bne.n	8006080 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	881a      	ldrh	r2, [r3, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	05d2      	lsls	r2, r2, #23
 8006072:	0dd2      	lsrs	r2, r2, #23
 8006074:	b292      	uxth	r2, r2
 8006076:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	3302      	adds	r3, #2
 800607c:	61bb      	str	r3, [r7, #24]
 800607e:	e008      	b.n	8006092 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	781a      	ldrb	r2, [r3, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	b292      	uxth	r2, r2
 800608a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	3301      	adds	r3, #1
 8006090:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2252      	movs	r2, #82	; 0x52
 8006096:	5a9b      	ldrh	r3, [r3, r2]
 8006098:	b29b      	uxth	r3, r3
 800609a:	3b01      	subs	r3, #1
 800609c:	b299      	uxth	r1, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2252      	movs	r2, #82	; 0x52
 80060a2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2252      	movs	r2, #82	; 0x52
 80060a8:	5a9b      	ldrh	r3, [r3, r2]
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d1cb      	bne.n	8006048 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	0013      	movs	r3, r2
 80060ba:	2200      	movs	r2, #0
 80060bc:	2140      	movs	r1, #64	; 0x40
 80060be:	f000 fd9f 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 80060c2:	1e03      	subs	r3, r0, #0
 80060c4:	d001      	beq.n	80060ca <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e005      	b.n	80060d6 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2220      	movs	r2, #32
 80060ce:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80060d0:	2300      	movs	r3, #0
 80060d2:	e000      	b.n	80060d6 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80060d4:	2302      	movs	r3, #2
  }
}
 80060d6:	0018      	movs	r0, r3
 80060d8:	46bd      	mov	sp, r7
 80060da:	b008      	add	sp, #32
 80060dc:	bd80      	pop	{r7, pc}

080060de <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b088      	sub	sp, #32
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	60f8      	str	r0, [r7, #12]
 80060e6:	60b9      	str	r1, [r7, #8]
 80060e8:	1dbb      	adds	r3, r7, #6
 80060ea:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80060f0:	2b20      	cmp	r3, #32
 80060f2:	d150      	bne.n	8006196 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_UART_Receive_IT+0x24>
 80060fa:	1dbb      	adds	r3, r7, #6
 80060fc:	881b      	ldrh	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d101      	bne.n	8006106 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e048      	b.n	8006198 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689a      	ldr	r2, [r3, #8]
 800610a:	2380      	movs	r3, #128	; 0x80
 800610c:	015b      	lsls	r3, r3, #5
 800610e:	429a      	cmp	r2, r3
 8006110:	d109      	bne.n	8006126 <HAL_UART_Receive_IT+0x48>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	691b      	ldr	r3, [r3, #16]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d105      	bne.n	8006126 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2201      	movs	r2, #1
 800611e:	4013      	ands	r3, r2
 8006120:	d001      	beq.n	8006126 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e038      	b.n	8006198 <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2274      	movs	r2, #116	; 0x74
 800612a:	5c9b      	ldrb	r3, [r3, r2]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d101      	bne.n	8006134 <HAL_UART_Receive_IT+0x56>
 8006130:	2302      	movs	r3, #2
 8006132:	e031      	b.n	8006198 <HAL_UART_Receive_IT+0xba>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2274      	movs	r2, #116	; 0x74
 8006138:	2101      	movs	r1, #1
 800613a:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	685a      	ldr	r2, [r3, #4]
 8006148:	2380      	movs	r3, #128	; 0x80
 800614a:	041b      	lsls	r3, r3, #16
 800614c:	4013      	ands	r3, r2
 800614e:	d019      	beq.n	8006184 <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006150:	f3ef 8310 	mrs	r3, PRIMASK
 8006154:	613b      	str	r3, [r7, #16]
  return(result);
 8006156:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006158:	61fb      	str	r3, [r7, #28]
 800615a:	2301      	movs	r3, #1
 800615c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f383 8810 	msr	PRIMASK, r3
}
 8006164:	46c0      	nop			; (mov r8, r8)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2180      	movs	r1, #128	; 0x80
 8006172:	04c9      	lsls	r1, r1, #19
 8006174:	430a      	orrs	r2, r1
 8006176:	601a      	str	r2, [r3, #0]
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	f383 8810 	msr	PRIMASK, r3
}
 8006182:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006184:	1dbb      	adds	r3, r7, #6
 8006186:	881a      	ldrh	r2, [r3, #0]
 8006188:	68b9      	ldr	r1, [r7, #8]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	0018      	movs	r0, r3
 800618e:	f000 fdfb 	bl	8006d88 <UART_Start_Receive_IT>
 8006192:	0003      	movs	r3, r0
 8006194:	e000      	b.n	8006198 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8006196:	2302      	movs	r3, #2
  }
}
 8006198:	0018      	movs	r0, r3
 800619a:	46bd      	mov	sp, r7
 800619c:	b008      	add	sp, #32
 800619e:	bd80      	pop	{r7, pc}

080061a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80061a0:	b590      	push	{r4, r7, lr}
 80061a2:	b0ab      	sub	sp, #172	; 0xac
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	69db      	ldr	r3, [r3, #28]
 80061ae:	22a4      	movs	r2, #164	; 0xa4
 80061b0:	18b9      	adds	r1, r7, r2
 80061b2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	20a0      	movs	r0, #160	; 0xa0
 80061bc:	1839      	adds	r1, r7, r0
 80061be:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	219c      	movs	r1, #156	; 0x9c
 80061c8:	1879      	adds	r1, r7, r1
 80061ca:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80061cc:	0011      	movs	r1, r2
 80061ce:	18bb      	adds	r3, r7, r2
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a99      	ldr	r2, [pc, #612]	; (8006438 <HAL_UART_IRQHandler+0x298>)
 80061d4:	4013      	ands	r3, r2
 80061d6:	2298      	movs	r2, #152	; 0x98
 80061d8:	18bc      	adds	r4, r7, r2
 80061da:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80061dc:	18bb      	adds	r3, r7, r2
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d114      	bne.n	800620e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80061e4:	187b      	adds	r3, r7, r1
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2220      	movs	r2, #32
 80061ea:	4013      	ands	r3, r2
 80061ec:	d00f      	beq.n	800620e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80061ee:	183b      	adds	r3, r7, r0
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2220      	movs	r2, #32
 80061f4:	4013      	ands	r3, r2
 80061f6:	d00a      	beq.n	800620e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d100      	bne.n	8006202 <HAL_UART_IRQHandler+0x62>
 8006200:	e296      	b.n	8006730 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	0010      	movs	r0, r2
 800620a:	4798      	blx	r3
      }
      return;
 800620c:	e290      	b.n	8006730 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800620e:	2398      	movs	r3, #152	; 0x98
 8006210:	18fb      	adds	r3, r7, r3
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d100      	bne.n	800621a <HAL_UART_IRQHandler+0x7a>
 8006218:	e114      	b.n	8006444 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800621a:	239c      	movs	r3, #156	; 0x9c
 800621c:	18fb      	adds	r3, r7, r3
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2201      	movs	r2, #1
 8006222:	4013      	ands	r3, r2
 8006224:	d106      	bne.n	8006234 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006226:	23a0      	movs	r3, #160	; 0xa0
 8006228:	18fb      	adds	r3, r7, r3
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a83      	ldr	r2, [pc, #524]	; (800643c <HAL_UART_IRQHandler+0x29c>)
 800622e:	4013      	ands	r3, r2
 8006230:	d100      	bne.n	8006234 <HAL_UART_IRQHandler+0x94>
 8006232:	e107      	b.n	8006444 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006234:	23a4      	movs	r3, #164	; 0xa4
 8006236:	18fb      	adds	r3, r7, r3
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2201      	movs	r2, #1
 800623c:	4013      	ands	r3, r2
 800623e:	d012      	beq.n	8006266 <HAL_UART_IRQHandler+0xc6>
 8006240:	23a0      	movs	r3, #160	; 0xa0
 8006242:	18fb      	adds	r3, r7, r3
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	2380      	movs	r3, #128	; 0x80
 8006248:	005b      	lsls	r3, r3, #1
 800624a:	4013      	ands	r3, r2
 800624c:	d00b      	beq.n	8006266 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2201      	movs	r2, #1
 8006254:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2280      	movs	r2, #128	; 0x80
 800625a:	589b      	ldr	r3, [r3, r2]
 800625c:	2201      	movs	r2, #1
 800625e:	431a      	orrs	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2180      	movs	r1, #128	; 0x80
 8006264:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006266:	23a4      	movs	r3, #164	; 0xa4
 8006268:	18fb      	adds	r3, r7, r3
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2202      	movs	r2, #2
 800626e:	4013      	ands	r3, r2
 8006270:	d011      	beq.n	8006296 <HAL_UART_IRQHandler+0xf6>
 8006272:	239c      	movs	r3, #156	; 0x9c
 8006274:	18fb      	adds	r3, r7, r3
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2201      	movs	r2, #1
 800627a:	4013      	ands	r3, r2
 800627c:	d00b      	beq.n	8006296 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2202      	movs	r2, #2
 8006284:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2280      	movs	r2, #128	; 0x80
 800628a:	589b      	ldr	r3, [r3, r2]
 800628c:	2204      	movs	r2, #4
 800628e:	431a      	orrs	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2180      	movs	r1, #128	; 0x80
 8006294:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006296:	23a4      	movs	r3, #164	; 0xa4
 8006298:	18fb      	adds	r3, r7, r3
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2204      	movs	r2, #4
 800629e:	4013      	ands	r3, r2
 80062a0:	d011      	beq.n	80062c6 <HAL_UART_IRQHandler+0x126>
 80062a2:	239c      	movs	r3, #156	; 0x9c
 80062a4:	18fb      	adds	r3, r7, r3
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2201      	movs	r2, #1
 80062aa:	4013      	ands	r3, r2
 80062ac:	d00b      	beq.n	80062c6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2204      	movs	r2, #4
 80062b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2280      	movs	r2, #128	; 0x80
 80062ba:	589b      	ldr	r3, [r3, r2]
 80062bc:	2202      	movs	r2, #2
 80062be:	431a      	orrs	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2180      	movs	r1, #128	; 0x80
 80062c4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80062c6:	23a4      	movs	r3, #164	; 0xa4
 80062c8:	18fb      	adds	r3, r7, r3
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2208      	movs	r2, #8
 80062ce:	4013      	ands	r3, r2
 80062d0:	d017      	beq.n	8006302 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80062d2:	23a0      	movs	r3, #160	; 0xa0
 80062d4:	18fb      	adds	r3, r7, r3
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2220      	movs	r2, #32
 80062da:	4013      	ands	r3, r2
 80062dc:	d105      	bne.n	80062ea <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80062de:	239c      	movs	r3, #156	; 0x9c
 80062e0:	18fb      	adds	r3, r7, r3
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2201      	movs	r2, #1
 80062e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80062e8:	d00b      	beq.n	8006302 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2208      	movs	r2, #8
 80062f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2280      	movs	r2, #128	; 0x80
 80062f6:	589b      	ldr	r3, [r3, r2]
 80062f8:	2208      	movs	r2, #8
 80062fa:	431a      	orrs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2180      	movs	r1, #128	; 0x80
 8006300:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006302:	23a4      	movs	r3, #164	; 0xa4
 8006304:	18fb      	adds	r3, r7, r3
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	2380      	movs	r3, #128	; 0x80
 800630a:	011b      	lsls	r3, r3, #4
 800630c:	4013      	ands	r3, r2
 800630e:	d013      	beq.n	8006338 <HAL_UART_IRQHandler+0x198>
 8006310:	23a0      	movs	r3, #160	; 0xa0
 8006312:	18fb      	adds	r3, r7, r3
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	2380      	movs	r3, #128	; 0x80
 8006318:	04db      	lsls	r3, r3, #19
 800631a:	4013      	ands	r3, r2
 800631c:	d00c      	beq.n	8006338 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2280      	movs	r2, #128	; 0x80
 8006324:	0112      	lsls	r2, r2, #4
 8006326:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2280      	movs	r2, #128	; 0x80
 800632c:	589b      	ldr	r3, [r3, r2]
 800632e:	2220      	movs	r2, #32
 8006330:	431a      	orrs	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2180      	movs	r1, #128	; 0x80
 8006336:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2280      	movs	r2, #128	; 0x80
 800633c:	589b      	ldr	r3, [r3, r2]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d100      	bne.n	8006344 <HAL_UART_IRQHandler+0x1a4>
 8006342:	e1f7      	b.n	8006734 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006344:	23a4      	movs	r3, #164	; 0xa4
 8006346:	18fb      	adds	r3, r7, r3
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2220      	movs	r2, #32
 800634c:	4013      	ands	r3, r2
 800634e:	d00e      	beq.n	800636e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006350:	23a0      	movs	r3, #160	; 0xa0
 8006352:	18fb      	adds	r3, r7, r3
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2220      	movs	r2, #32
 8006358:	4013      	ands	r3, r2
 800635a:	d008      	beq.n	800636e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006360:	2b00      	cmp	r3, #0
 8006362:	d004      	beq.n	800636e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	0010      	movs	r0, r2
 800636c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2280      	movs	r2, #128	; 0x80
 8006372:	589b      	ldr	r3, [r3, r2]
 8006374:	2194      	movs	r1, #148	; 0x94
 8006376:	187a      	adds	r2, r7, r1
 8006378:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	2240      	movs	r2, #64	; 0x40
 8006382:	4013      	ands	r3, r2
 8006384:	2b40      	cmp	r3, #64	; 0x40
 8006386:	d004      	beq.n	8006392 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006388:	187b      	adds	r3, r7, r1
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2228      	movs	r2, #40	; 0x28
 800638e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006390:	d047      	beq.n	8006422 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	0018      	movs	r0, r3
 8006396:	f000 fd93 	bl	8006ec0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	2240      	movs	r2, #64	; 0x40
 80063a2:	4013      	ands	r3, r2
 80063a4:	2b40      	cmp	r3, #64	; 0x40
 80063a6:	d137      	bne.n	8006418 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063a8:	f3ef 8310 	mrs	r3, PRIMASK
 80063ac:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80063ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063b0:	2090      	movs	r0, #144	; 0x90
 80063b2:	183a      	adds	r2, r7, r0
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	2301      	movs	r3, #1
 80063b8:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063bc:	f383 8810 	msr	PRIMASK, r3
}
 80063c0:	46c0      	nop			; (mov r8, r8)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	689a      	ldr	r2, [r3, #8]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2140      	movs	r1, #64	; 0x40
 80063ce:	438a      	bics	r2, r1
 80063d0:	609a      	str	r2, [r3, #8]
 80063d2:	183b      	adds	r3, r7, r0
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80063da:	f383 8810 	msr	PRIMASK, r3
}
 80063de:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d012      	beq.n	800640e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063ec:	4a14      	ldr	r2, [pc, #80]	; (8006440 <HAL_UART_IRQHandler+0x2a0>)
 80063ee:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f4:	0018      	movs	r0, r3
 80063f6:	f7fc fbe3 	bl	8002bc0 <HAL_DMA_Abort_IT>
 80063fa:	1e03      	subs	r3, r0, #0
 80063fc:	d01a      	beq.n	8006434 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006402:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006408:	0018      	movs	r0, r3
 800640a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800640c:	e012      	b.n	8006434 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	0018      	movs	r0, r3
 8006412:	f000 f9a5 	bl	8006760 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006416:	e00d      	b.n	8006434 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	0018      	movs	r0, r3
 800641c:	f000 f9a0 	bl	8006760 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006420:	e008      	b.n	8006434 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	0018      	movs	r0, r3
 8006426:	f000 f99b 	bl	8006760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2280      	movs	r2, #128	; 0x80
 800642e:	2100      	movs	r1, #0
 8006430:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006432:	e17f      	b.n	8006734 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006434:	46c0      	nop			; (mov r8, r8)
    return;
 8006436:	e17d      	b.n	8006734 <HAL_UART_IRQHandler+0x594>
 8006438:	0000080f 	.word	0x0000080f
 800643c:	04000120 	.word	0x04000120
 8006440:	08006f85 	.word	0x08006f85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006448:	2b01      	cmp	r3, #1
 800644a:	d000      	beq.n	800644e <HAL_UART_IRQHandler+0x2ae>
 800644c:	e131      	b.n	80066b2 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800644e:	23a4      	movs	r3, #164	; 0xa4
 8006450:	18fb      	adds	r3, r7, r3
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	2210      	movs	r2, #16
 8006456:	4013      	ands	r3, r2
 8006458:	d100      	bne.n	800645c <HAL_UART_IRQHandler+0x2bc>
 800645a:	e12a      	b.n	80066b2 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800645c:	23a0      	movs	r3, #160	; 0xa0
 800645e:	18fb      	adds	r3, r7, r3
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2210      	movs	r2, #16
 8006464:	4013      	ands	r3, r2
 8006466:	d100      	bne.n	800646a <HAL_UART_IRQHandler+0x2ca>
 8006468:	e123      	b.n	80066b2 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	2210      	movs	r2, #16
 8006470:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	2240      	movs	r2, #64	; 0x40
 800647a:	4013      	ands	r3, r2
 800647c:	2b40      	cmp	r3, #64	; 0x40
 800647e:	d000      	beq.n	8006482 <HAL_UART_IRQHandler+0x2e2>
 8006480:	e09b      	b.n	80065ba <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	685a      	ldr	r2, [r3, #4]
 800648a:	217e      	movs	r1, #126	; 0x7e
 800648c:	187b      	adds	r3, r7, r1
 800648e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006490:	187b      	adds	r3, r7, r1
 8006492:	881b      	ldrh	r3, [r3, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d100      	bne.n	800649a <HAL_UART_IRQHandler+0x2fa>
 8006498:	e14e      	b.n	8006738 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2258      	movs	r2, #88	; 0x58
 800649e:	5a9b      	ldrh	r3, [r3, r2]
 80064a0:	187a      	adds	r2, r7, r1
 80064a2:	8812      	ldrh	r2, [r2, #0]
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d300      	bcc.n	80064aa <HAL_UART_IRQHandler+0x30a>
 80064a8:	e146      	b.n	8006738 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	187a      	adds	r2, r7, r1
 80064ae:	215a      	movs	r1, #90	; 0x5a
 80064b0:	8812      	ldrh	r2, [r2, #0]
 80064b2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	2b20      	cmp	r3, #32
 80064bc:	d06e      	beq.n	800659c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064be:	f3ef 8310 	mrs	r3, PRIMASK
 80064c2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80064c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064c6:	67bb      	str	r3, [r7, #120]	; 0x78
 80064c8:	2301      	movs	r3, #1
 80064ca:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064ce:	f383 8810 	msr	PRIMASK, r3
}
 80064d2:	46c0      	nop			; (mov r8, r8)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	499a      	ldr	r1, [pc, #616]	; (8006748 <HAL_UART_IRQHandler+0x5a8>)
 80064e0:	400a      	ands	r2, r1
 80064e2:	601a      	str	r2, [r3, #0]
 80064e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064e6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ea:	f383 8810 	msr	PRIMASK, r3
}
 80064ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064f0:	f3ef 8310 	mrs	r3, PRIMASK
 80064f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80064f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f8:	677b      	str	r3, [r7, #116]	; 0x74
 80064fa:	2301      	movs	r3, #1
 80064fc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006500:	f383 8810 	msr	PRIMASK, r3
}
 8006504:	46c0      	nop			; (mov r8, r8)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	689a      	ldr	r2, [r3, #8]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2101      	movs	r1, #1
 8006512:	438a      	bics	r2, r1
 8006514:	609a      	str	r2, [r3, #8]
 8006516:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006518:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800651a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800651c:	f383 8810 	msr	PRIMASK, r3
}
 8006520:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006522:	f3ef 8310 	mrs	r3, PRIMASK
 8006526:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006528:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800652a:	673b      	str	r3, [r7, #112]	; 0x70
 800652c:	2301      	movs	r3, #1
 800652e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006530:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006532:	f383 8810 	msr	PRIMASK, r3
}
 8006536:	46c0      	nop			; (mov r8, r8)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	689a      	ldr	r2, [r3, #8]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2140      	movs	r1, #64	; 0x40
 8006544:	438a      	bics	r2, r1
 8006546:	609a      	str	r2, [r3, #8]
 8006548:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800654a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800654c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800654e:	f383 8810 	msr	PRIMASK, r3
}
 8006552:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2220      	movs	r2, #32
 8006558:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006560:	f3ef 8310 	mrs	r3, PRIMASK
 8006564:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006566:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006568:	66fb      	str	r3, [r7, #108]	; 0x6c
 800656a:	2301      	movs	r3, #1
 800656c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800656e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006570:	f383 8810 	msr	PRIMASK, r3
}
 8006574:	46c0      	nop			; (mov r8, r8)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2110      	movs	r1, #16
 8006582:	438a      	bics	r2, r1
 8006584:	601a      	str	r2, [r3, #0]
 8006586:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006588:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800658a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800658c:	f383 8810 	msr	PRIMASK, r3
}
 8006590:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006596:	0018      	movs	r0, r3
 8006598:	f7fc fada 	bl	8002b50 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2258      	movs	r2, #88	; 0x58
 80065a0:	5a9a      	ldrh	r2, [r3, r2]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	215a      	movs	r1, #90	; 0x5a
 80065a6:	5a5b      	ldrh	r3, [r3, r1]
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	b29a      	uxth	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	0011      	movs	r1, r2
 80065b2:	0018      	movs	r0, r3
 80065b4:	f000 f8dc 	bl	8006770 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80065b8:	e0be      	b.n	8006738 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2258      	movs	r2, #88	; 0x58
 80065be:	5a99      	ldrh	r1, [r3, r2]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	225a      	movs	r2, #90	; 0x5a
 80065c4:	5a9b      	ldrh	r3, [r3, r2]
 80065c6:	b29a      	uxth	r2, r3
 80065c8:	208e      	movs	r0, #142	; 0x8e
 80065ca:	183b      	adds	r3, r7, r0
 80065cc:	1a8a      	subs	r2, r1, r2
 80065ce:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	225a      	movs	r2, #90	; 0x5a
 80065d4:	5a9b      	ldrh	r3, [r3, r2]
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d100      	bne.n	80065de <HAL_UART_IRQHandler+0x43e>
 80065dc:	e0ae      	b.n	800673c <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80065de:	183b      	adds	r3, r7, r0
 80065e0:	881b      	ldrh	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d100      	bne.n	80065e8 <HAL_UART_IRQHandler+0x448>
 80065e6:	e0a9      	b.n	800673c <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065e8:	f3ef 8310 	mrs	r3, PRIMASK
 80065ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80065ee:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065f0:	2488      	movs	r4, #136	; 0x88
 80065f2:	193a      	adds	r2, r7, r4
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	2301      	movs	r3, #1
 80065f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	f383 8810 	msr	PRIMASK, r3
}
 8006600:	46c0      	nop			; (mov r8, r8)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	494f      	ldr	r1, [pc, #316]	; (800674c <HAL_UART_IRQHandler+0x5ac>)
 800660e:	400a      	ands	r2, r1
 8006610:	601a      	str	r2, [r3, #0]
 8006612:	193b      	adds	r3, r7, r4
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f383 8810 	msr	PRIMASK, r3
}
 800661e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006620:	f3ef 8310 	mrs	r3, PRIMASK
 8006624:	61bb      	str	r3, [r7, #24]
  return(result);
 8006626:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006628:	2484      	movs	r4, #132	; 0x84
 800662a:	193a      	adds	r2, r7, r4
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	2301      	movs	r3, #1
 8006630:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	f383 8810 	msr	PRIMASK, r3
}
 8006638:	46c0      	nop			; (mov r8, r8)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	689a      	ldr	r2, [r3, #8]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2101      	movs	r1, #1
 8006646:	438a      	bics	r2, r1
 8006648:	609a      	str	r2, [r3, #8]
 800664a:	193b      	adds	r3, r7, r4
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006650:	6a3b      	ldr	r3, [r7, #32]
 8006652:	f383 8810 	msr	PRIMASK, r3
}
 8006656:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2220      	movs	r2, #32
 800665c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800666a:	f3ef 8310 	mrs	r3, PRIMASK
 800666e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006670:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006672:	2480      	movs	r4, #128	; 0x80
 8006674:	193a      	adds	r2, r7, r4
 8006676:	6013      	str	r3, [r2, #0]
 8006678:	2301      	movs	r3, #1
 800667a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800667c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800667e:	f383 8810 	msr	PRIMASK, r3
}
 8006682:	46c0      	nop			; (mov r8, r8)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2110      	movs	r1, #16
 8006690:	438a      	bics	r2, r1
 8006692:	601a      	str	r2, [r3, #0]
 8006694:	193b      	adds	r3, r7, r4
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800669a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800669c:	f383 8810 	msr	PRIMASK, r3
}
 80066a0:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80066a2:	183b      	adds	r3, r7, r0
 80066a4:	881a      	ldrh	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	0011      	movs	r1, r2
 80066aa:	0018      	movs	r0, r3
 80066ac:	f000 f860 	bl	8006770 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80066b0:	e044      	b.n	800673c <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80066b2:	23a4      	movs	r3, #164	; 0xa4
 80066b4:	18fb      	adds	r3, r7, r3
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	2380      	movs	r3, #128	; 0x80
 80066ba:	035b      	lsls	r3, r3, #13
 80066bc:	4013      	ands	r3, r2
 80066be:	d010      	beq.n	80066e2 <HAL_UART_IRQHandler+0x542>
 80066c0:	239c      	movs	r3, #156	; 0x9c
 80066c2:	18fb      	adds	r3, r7, r3
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	2380      	movs	r3, #128	; 0x80
 80066c8:	03db      	lsls	r3, r3, #15
 80066ca:	4013      	ands	r3, r2
 80066cc:	d009      	beq.n	80066e2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2280      	movs	r2, #128	; 0x80
 80066d4:	0352      	lsls	r2, r2, #13
 80066d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	0018      	movs	r0, r3
 80066dc:	f000 fdfc 	bl	80072d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80066e0:	e02f      	b.n	8006742 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80066e2:	23a4      	movs	r3, #164	; 0xa4
 80066e4:	18fb      	adds	r3, r7, r3
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	2280      	movs	r2, #128	; 0x80
 80066ea:	4013      	ands	r3, r2
 80066ec:	d00f      	beq.n	800670e <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80066ee:	23a0      	movs	r3, #160	; 0xa0
 80066f0:	18fb      	adds	r3, r7, r3
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2280      	movs	r2, #128	; 0x80
 80066f6:	4013      	ands	r3, r2
 80066f8:	d009      	beq.n	800670e <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d01e      	beq.n	8006740 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	0010      	movs	r0, r2
 800670a:	4798      	blx	r3
    }
    return;
 800670c:	e018      	b.n	8006740 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800670e:	23a4      	movs	r3, #164	; 0xa4
 8006710:	18fb      	adds	r3, r7, r3
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2240      	movs	r2, #64	; 0x40
 8006716:	4013      	ands	r3, r2
 8006718:	d013      	beq.n	8006742 <HAL_UART_IRQHandler+0x5a2>
 800671a:	23a0      	movs	r3, #160	; 0xa0
 800671c:	18fb      	adds	r3, r7, r3
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2240      	movs	r2, #64	; 0x40
 8006722:	4013      	ands	r3, r2
 8006724:	d00d      	beq.n	8006742 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	0018      	movs	r0, r3
 800672a:	f000 fc42 	bl	8006fb2 <UART_EndTransmit_IT>
    return;
 800672e:	e008      	b.n	8006742 <HAL_UART_IRQHandler+0x5a2>
      return;
 8006730:	46c0      	nop			; (mov r8, r8)
 8006732:	e006      	b.n	8006742 <HAL_UART_IRQHandler+0x5a2>
    return;
 8006734:	46c0      	nop			; (mov r8, r8)
 8006736:	e004      	b.n	8006742 <HAL_UART_IRQHandler+0x5a2>
      return;
 8006738:	46c0      	nop			; (mov r8, r8)
 800673a:	e002      	b.n	8006742 <HAL_UART_IRQHandler+0x5a2>
      return;
 800673c:	46c0      	nop			; (mov r8, r8)
 800673e:	e000      	b.n	8006742 <HAL_UART_IRQHandler+0x5a2>
    return;
 8006740:	46c0      	nop			; (mov r8, r8)
  }

}
 8006742:	46bd      	mov	sp, r7
 8006744:	b02b      	add	sp, #172	; 0xac
 8006746:	bd90      	pop	{r4, r7, pc}
 8006748:	fffffeff 	.word	0xfffffeff
 800674c:	fffffedf 	.word	0xfffffedf

08006750 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006758:	46c0      	nop			; (mov r8, r8)
 800675a:	46bd      	mov	sp, r7
 800675c:	b002      	add	sp, #8
 800675e:	bd80      	pop	{r7, pc}

08006760 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006768:	46c0      	nop			; (mov r8, r8)
 800676a:	46bd      	mov	sp, r7
 800676c:	b002      	add	sp, #8
 800676e:	bd80      	pop	{r7, pc}

08006770 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	000a      	movs	r2, r1
 800677a:	1cbb      	adds	r3, r7, #2
 800677c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800677e:	46c0      	nop			; (mov r8, r8)
 8006780:	46bd      	mov	sp, r7
 8006782:	b002      	add	sp, #8
 8006784:	bd80      	pop	{r7, pc}
	...

08006788 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b088      	sub	sp, #32
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006790:	231e      	movs	r3, #30
 8006792:	18fb      	adds	r3, r7, r3
 8006794:	2200      	movs	r2, #0
 8006796:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	689a      	ldr	r2, [r3, #8]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	431a      	orrs	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	431a      	orrs	r2, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	69db      	ldr	r3, [r3, #28]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a8d      	ldr	r2, [pc, #564]	; (80069ec <UART_SetConfig+0x264>)
 80067b8:	4013      	ands	r3, r2
 80067ba:	0019      	movs	r1, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	697a      	ldr	r2, [r7, #20]
 80067c2:	430a      	orrs	r2, r1
 80067c4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	4a88      	ldr	r2, [pc, #544]	; (80069f0 <UART_SetConfig+0x268>)
 80067ce:	4013      	ands	r3, r2
 80067d0:	0019      	movs	r1, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	430a      	orrs	r2, r1
 80067dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a1b      	ldr	r3, [r3, #32]
 80067e8:	697a      	ldr	r2, [r7, #20]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	4a7f      	ldr	r2, [pc, #508]	; (80069f4 <UART_SetConfig+0x26c>)
 80067f6:	4013      	ands	r3, r2
 80067f8:	0019      	movs	r1, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	430a      	orrs	r2, r1
 8006802:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a7b      	ldr	r2, [pc, #492]	; (80069f8 <UART_SetConfig+0x270>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d127      	bne.n	800685e <UART_SetConfig+0xd6>
 800680e:	4b7b      	ldr	r3, [pc, #492]	; (80069fc <UART_SetConfig+0x274>)
 8006810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006812:	2203      	movs	r2, #3
 8006814:	4013      	ands	r3, r2
 8006816:	2b03      	cmp	r3, #3
 8006818:	d00d      	beq.n	8006836 <UART_SetConfig+0xae>
 800681a:	d81b      	bhi.n	8006854 <UART_SetConfig+0xcc>
 800681c:	2b02      	cmp	r3, #2
 800681e:	d014      	beq.n	800684a <UART_SetConfig+0xc2>
 8006820:	d818      	bhi.n	8006854 <UART_SetConfig+0xcc>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d002      	beq.n	800682c <UART_SetConfig+0xa4>
 8006826:	2b01      	cmp	r3, #1
 8006828:	d00a      	beq.n	8006840 <UART_SetConfig+0xb8>
 800682a:	e013      	b.n	8006854 <UART_SetConfig+0xcc>
 800682c:	231f      	movs	r3, #31
 800682e:	18fb      	adds	r3, r7, r3
 8006830:	2200      	movs	r2, #0
 8006832:	701a      	strb	r2, [r3, #0]
 8006834:	e021      	b.n	800687a <UART_SetConfig+0xf2>
 8006836:	231f      	movs	r3, #31
 8006838:	18fb      	adds	r3, r7, r3
 800683a:	2202      	movs	r2, #2
 800683c:	701a      	strb	r2, [r3, #0]
 800683e:	e01c      	b.n	800687a <UART_SetConfig+0xf2>
 8006840:	231f      	movs	r3, #31
 8006842:	18fb      	adds	r3, r7, r3
 8006844:	2204      	movs	r2, #4
 8006846:	701a      	strb	r2, [r3, #0]
 8006848:	e017      	b.n	800687a <UART_SetConfig+0xf2>
 800684a:	231f      	movs	r3, #31
 800684c:	18fb      	adds	r3, r7, r3
 800684e:	2208      	movs	r2, #8
 8006850:	701a      	strb	r2, [r3, #0]
 8006852:	e012      	b.n	800687a <UART_SetConfig+0xf2>
 8006854:	231f      	movs	r3, #31
 8006856:	18fb      	adds	r3, r7, r3
 8006858:	2210      	movs	r2, #16
 800685a:	701a      	strb	r2, [r3, #0]
 800685c:	e00d      	b.n	800687a <UART_SetConfig+0xf2>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a67      	ldr	r2, [pc, #412]	; (8006a00 <UART_SetConfig+0x278>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d104      	bne.n	8006872 <UART_SetConfig+0xea>
 8006868:	231f      	movs	r3, #31
 800686a:	18fb      	adds	r3, r7, r3
 800686c:	2200      	movs	r2, #0
 800686e:	701a      	strb	r2, [r3, #0]
 8006870:	e003      	b.n	800687a <UART_SetConfig+0xf2>
 8006872:	231f      	movs	r3, #31
 8006874:	18fb      	adds	r3, r7, r3
 8006876:	2210      	movs	r2, #16
 8006878:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	69da      	ldr	r2, [r3, #28]
 800687e:	2380      	movs	r3, #128	; 0x80
 8006880:	021b      	lsls	r3, r3, #8
 8006882:	429a      	cmp	r2, r3
 8006884:	d15d      	bne.n	8006942 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8006886:	231f      	movs	r3, #31
 8006888:	18fb      	adds	r3, r7, r3
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	2b08      	cmp	r3, #8
 800688e:	d015      	beq.n	80068bc <UART_SetConfig+0x134>
 8006890:	dc18      	bgt.n	80068c4 <UART_SetConfig+0x13c>
 8006892:	2b04      	cmp	r3, #4
 8006894:	d00d      	beq.n	80068b2 <UART_SetConfig+0x12a>
 8006896:	dc15      	bgt.n	80068c4 <UART_SetConfig+0x13c>
 8006898:	2b00      	cmp	r3, #0
 800689a:	d002      	beq.n	80068a2 <UART_SetConfig+0x11a>
 800689c:	2b02      	cmp	r3, #2
 800689e:	d005      	beq.n	80068ac <UART_SetConfig+0x124>
 80068a0:	e010      	b.n	80068c4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068a2:	f7fd fe27 	bl	80044f4 <HAL_RCC_GetPCLK1Freq>
 80068a6:	0003      	movs	r3, r0
 80068a8:	61bb      	str	r3, [r7, #24]
        break;
 80068aa:	e012      	b.n	80068d2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068ac:	4b55      	ldr	r3, [pc, #340]	; (8006a04 <UART_SetConfig+0x27c>)
 80068ae:	61bb      	str	r3, [r7, #24]
        break;
 80068b0:	e00f      	b.n	80068d2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068b2:	f7fd fdb1 	bl	8004418 <HAL_RCC_GetSysClockFreq>
 80068b6:	0003      	movs	r3, r0
 80068b8:	61bb      	str	r3, [r7, #24]
        break;
 80068ba:	e00a      	b.n	80068d2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068bc:	2380      	movs	r3, #128	; 0x80
 80068be:	021b      	lsls	r3, r3, #8
 80068c0:	61bb      	str	r3, [r7, #24]
        break;
 80068c2:	e006      	b.n	80068d2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80068c4:	2300      	movs	r3, #0
 80068c6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068c8:	231e      	movs	r3, #30
 80068ca:	18fb      	adds	r3, r7, r3
 80068cc:	2201      	movs	r2, #1
 80068ce:	701a      	strb	r2, [r3, #0]
        break;
 80068d0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068d2:	69bb      	ldr	r3, [r7, #24]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d100      	bne.n	80068da <UART_SetConfig+0x152>
 80068d8:	e07b      	b.n	80069d2 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	005a      	lsls	r2, r3, #1
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	085b      	lsrs	r3, r3, #1
 80068e4:	18d2      	adds	r2, r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	0019      	movs	r1, r3
 80068ec:	0010      	movs	r0, r2
 80068ee:	f7f9 fc0b 	bl	8000108 <__udivsi3>
 80068f2:	0003      	movs	r3, r0
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	2b0f      	cmp	r3, #15
 80068fc:	d91c      	bls.n	8006938 <UART_SetConfig+0x1b0>
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	2380      	movs	r3, #128	; 0x80
 8006902:	025b      	lsls	r3, r3, #9
 8006904:	429a      	cmp	r2, r3
 8006906:	d217      	bcs.n	8006938 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	b29a      	uxth	r2, r3
 800690c:	200e      	movs	r0, #14
 800690e:	183b      	adds	r3, r7, r0
 8006910:	210f      	movs	r1, #15
 8006912:	438a      	bics	r2, r1
 8006914:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	085b      	lsrs	r3, r3, #1
 800691a:	b29b      	uxth	r3, r3
 800691c:	2207      	movs	r2, #7
 800691e:	4013      	ands	r3, r2
 8006920:	b299      	uxth	r1, r3
 8006922:	183b      	adds	r3, r7, r0
 8006924:	183a      	adds	r2, r7, r0
 8006926:	8812      	ldrh	r2, [r2, #0]
 8006928:	430a      	orrs	r2, r1
 800692a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	183a      	adds	r2, r7, r0
 8006932:	8812      	ldrh	r2, [r2, #0]
 8006934:	60da      	str	r2, [r3, #12]
 8006936:	e04c      	b.n	80069d2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8006938:	231e      	movs	r3, #30
 800693a:	18fb      	adds	r3, r7, r3
 800693c:	2201      	movs	r2, #1
 800693e:	701a      	strb	r2, [r3, #0]
 8006940:	e047      	b.n	80069d2 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006942:	231f      	movs	r3, #31
 8006944:	18fb      	adds	r3, r7, r3
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	2b08      	cmp	r3, #8
 800694a:	d015      	beq.n	8006978 <UART_SetConfig+0x1f0>
 800694c:	dc18      	bgt.n	8006980 <UART_SetConfig+0x1f8>
 800694e:	2b04      	cmp	r3, #4
 8006950:	d00d      	beq.n	800696e <UART_SetConfig+0x1e6>
 8006952:	dc15      	bgt.n	8006980 <UART_SetConfig+0x1f8>
 8006954:	2b00      	cmp	r3, #0
 8006956:	d002      	beq.n	800695e <UART_SetConfig+0x1d6>
 8006958:	2b02      	cmp	r3, #2
 800695a:	d005      	beq.n	8006968 <UART_SetConfig+0x1e0>
 800695c:	e010      	b.n	8006980 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800695e:	f7fd fdc9 	bl	80044f4 <HAL_RCC_GetPCLK1Freq>
 8006962:	0003      	movs	r3, r0
 8006964:	61bb      	str	r3, [r7, #24]
        break;
 8006966:	e012      	b.n	800698e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006968:	4b26      	ldr	r3, [pc, #152]	; (8006a04 <UART_SetConfig+0x27c>)
 800696a:	61bb      	str	r3, [r7, #24]
        break;
 800696c:	e00f      	b.n	800698e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800696e:	f7fd fd53 	bl	8004418 <HAL_RCC_GetSysClockFreq>
 8006972:	0003      	movs	r3, r0
 8006974:	61bb      	str	r3, [r7, #24]
        break;
 8006976:	e00a      	b.n	800698e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006978:	2380      	movs	r3, #128	; 0x80
 800697a:	021b      	lsls	r3, r3, #8
 800697c:	61bb      	str	r3, [r7, #24]
        break;
 800697e:	e006      	b.n	800698e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8006980:	2300      	movs	r3, #0
 8006982:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006984:	231e      	movs	r3, #30
 8006986:	18fb      	adds	r3, r7, r3
 8006988:	2201      	movs	r2, #1
 800698a:	701a      	strb	r2, [r3, #0]
        break;
 800698c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d01e      	beq.n	80069d2 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	085a      	lsrs	r2, r3, #1
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	18d2      	adds	r2, r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	0019      	movs	r1, r3
 80069a4:	0010      	movs	r0, r2
 80069a6:	f7f9 fbaf 	bl	8000108 <__udivsi3>
 80069aa:	0003      	movs	r3, r0
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	2b0f      	cmp	r3, #15
 80069b4:	d909      	bls.n	80069ca <UART_SetConfig+0x242>
 80069b6:	693a      	ldr	r2, [r7, #16]
 80069b8:	2380      	movs	r3, #128	; 0x80
 80069ba:	025b      	lsls	r3, r3, #9
 80069bc:	429a      	cmp	r2, r3
 80069be:	d204      	bcs.n	80069ca <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	60da      	str	r2, [r3, #12]
 80069c8:	e003      	b.n	80069d2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80069ca:	231e      	movs	r3, #30
 80069cc:	18fb      	adds	r3, r7, r3
 80069ce:	2201      	movs	r2, #1
 80069d0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80069de:	231e      	movs	r3, #30
 80069e0:	18fb      	adds	r3, r7, r3
 80069e2:	781b      	ldrb	r3, [r3, #0]
}
 80069e4:	0018      	movs	r0, r3
 80069e6:	46bd      	mov	sp, r7
 80069e8:	b008      	add	sp, #32
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	ffff69f3 	.word	0xffff69f3
 80069f0:	ffffcfff 	.word	0xffffcfff
 80069f4:	fffff4ff 	.word	0xfffff4ff
 80069f8:	40013800 	.word	0x40013800
 80069fc:	40021000 	.word	0x40021000
 8006a00:	40004400 	.word	0x40004400
 8006a04:	007a1200 	.word	0x007a1200

08006a08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a14:	2201      	movs	r2, #1
 8006a16:	4013      	ands	r3, r2
 8006a18:	d00b      	beq.n	8006a32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	4a4a      	ldr	r2, [pc, #296]	; (8006b4c <UART_AdvFeatureConfig+0x144>)
 8006a22:	4013      	ands	r3, r2
 8006a24:	0019      	movs	r1, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a36:	2202      	movs	r2, #2
 8006a38:	4013      	ands	r3, r2
 8006a3a:	d00b      	beq.n	8006a54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	4a43      	ldr	r2, [pc, #268]	; (8006b50 <UART_AdvFeatureConfig+0x148>)
 8006a44:	4013      	ands	r3, r2
 8006a46:	0019      	movs	r1, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	430a      	orrs	r2, r1
 8006a52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a58:	2204      	movs	r2, #4
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	d00b      	beq.n	8006a76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	4a3b      	ldr	r2, [pc, #236]	; (8006b54 <UART_AdvFeatureConfig+0x14c>)
 8006a66:	4013      	ands	r3, r2
 8006a68:	0019      	movs	r1, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7a:	2208      	movs	r2, #8
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	d00b      	beq.n	8006a98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	4a34      	ldr	r2, [pc, #208]	; (8006b58 <UART_AdvFeatureConfig+0x150>)
 8006a88:	4013      	ands	r3, r2
 8006a8a:	0019      	movs	r1, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	430a      	orrs	r2, r1
 8006a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9c:	2210      	movs	r2, #16
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	d00b      	beq.n	8006aba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	4a2c      	ldr	r2, [pc, #176]	; (8006b5c <UART_AdvFeatureConfig+0x154>)
 8006aaa:	4013      	ands	r3, r2
 8006aac:	0019      	movs	r1, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abe:	2220      	movs	r2, #32
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	d00b      	beq.n	8006adc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	4a25      	ldr	r2, [pc, #148]	; (8006b60 <UART_AdvFeatureConfig+0x158>)
 8006acc:	4013      	ands	r3, r2
 8006ace:	0019      	movs	r1, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	2240      	movs	r2, #64	; 0x40
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	d01d      	beq.n	8006b22 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	4a1d      	ldr	r2, [pc, #116]	; (8006b64 <UART_AdvFeatureConfig+0x15c>)
 8006aee:	4013      	ands	r3, r2
 8006af0:	0019      	movs	r1, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b02:	2380      	movs	r3, #128	; 0x80
 8006b04:	035b      	lsls	r3, r3, #13
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d10b      	bne.n	8006b22 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	4a15      	ldr	r2, [pc, #84]	; (8006b68 <UART_AdvFeatureConfig+0x160>)
 8006b12:	4013      	ands	r3, r2
 8006b14:	0019      	movs	r1, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b26:	2280      	movs	r2, #128	; 0x80
 8006b28:	4013      	ands	r3, r2
 8006b2a:	d00b      	beq.n	8006b44 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	4a0e      	ldr	r2, [pc, #56]	; (8006b6c <UART_AdvFeatureConfig+0x164>)
 8006b34:	4013      	ands	r3, r2
 8006b36:	0019      	movs	r1, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	430a      	orrs	r2, r1
 8006b42:	605a      	str	r2, [r3, #4]
  }
}
 8006b44:	46c0      	nop			; (mov r8, r8)
 8006b46:	46bd      	mov	sp, r7
 8006b48:	b002      	add	sp, #8
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	fffdffff 	.word	0xfffdffff
 8006b50:	fffeffff 	.word	0xfffeffff
 8006b54:	fffbffff 	.word	0xfffbffff
 8006b58:	ffff7fff 	.word	0xffff7fff
 8006b5c:	ffffefff 	.word	0xffffefff
 8006b60:	ffffdfff 	.word	0xffffdfff
 8006b64:	ffefffff 	.word	0xffefffff
 8006b68:	ff9fffff 	.word	0xff9fffff
 8006b6c:	fff7ffff 	.word	0xfff7ffff

08006b70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b086      	sub	sp, #24
 8006b74:	af02      	add	r7, sp, #8
 8006b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2280      	movs	r2, #128	; 0x80
 8006b7c:	2100      	movs	r1, #0
 8006b7e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b80:	f7fb f9b8 	bl	8001ef4 <HAL_GetTick>
 8006b84:	0003      	movs	r3, r0
 8006b86:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	2208      	movs	r2, #8
 8006b90:	4013      	ands	r3, r2
 8006b92:	2b08      	cmp	r3, #8
 8006b94:	d10c      	bne.n	8006bb0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2280      	movs	r2, #128	; 0x80
 8006b9a:	0391      	lsls	r1, r2, #14
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	4a17      	ldr	r2, [pc, #92]	; (8006bfc <UART_CheckIdleState+0x8c>)
 8006ba0:	9200      	str	r2, [sp, #0]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f000 f82c 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 8006ba8:	1e03      	subs	r3, r0, #0
 8006baa:	d001      	beq.n	8006bb0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bac:	2303      	movs	r3, #3
 8006bae:	e021      	b.n	8006bf4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2204      	movs	r2, #4
 8006bb8:	4013      	ands	r3, r2
 8006bba:	2b04      	cmp	r3, #4
 8006bbc:	d10c      	bne.n	8006bd8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2280      	movs	r2, #128	; 0x80
 8006bc2:	03d1      	lsls	r1, r2, #15
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	4a0d      	ldr	r2, [pc, #52]	; (8006bfc <UART_CheckIdleState+0x8c>)
 8006bc8:	9200      	str	r2, [sp, #0]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f000 f818 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 8006bd0:	1e03      	subs	r3, r0, #0
 8006bd2:	d001      	beq.n	8006bd8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bd4:	2303      	movs	r3, #3
 8006bd6:	e00d      	b.n	8006bf4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2220      	movs	r2, #32
 8006be2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2274      	movs	r2, #116	; 0x74
 8006bee:	2100      	movs	r1, #0
 8006bf0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	b004      	add	sp, #16
 8006bfa:	bd80      	pop	{r7, pc}
 8006bfc:	01ffffff 	.word	0x01ffffff

08006c00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b094      	sub	sp, #80	; 0x50
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	603b      	str	r3, [r7, #0]
 8006c0c:	1dfb      	adds	r3, r7, #7
 8006c0e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c10:	e0a3      	b.n	8006d5a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c14:	3301      	adds	r3, #1
 8006c16:	d100      	bne.n	8006c1a <UART_WaitOnFlagUntilTimeout+0x1a>
 8006c18:	e09f      	b.n	8006d5a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c1a:	f7fb f96b 	bl	8001ef4 <HAL_GetTick>
 8006c1e:	0002      	movs	r2, r0
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	1ad3      	subs	r3, r2, r3
 8006c24:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d302      	bcc.n	8006c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d13d      	bne.n	8006cac <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c30:	f3ef 8310 	mrs	r3, PRIMASK
 8006c34:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c38:	647b      	str	r3, [r7, #68]	; 0x44
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c40:	f383 8810 	msr	PRIMASK, r3
}
 8006c44:	46c0      	nop			; (mov r8, r8)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	494c      	ldr	r1, [pc, #304]	; (8006d84 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006c52:	400a      	ands	r2, r1
 8006c54:	601a      	str	r2, [r3, #0]
 8006c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c58:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5c:	f383 8810 	msr	PRIMASK, r3
}
 8006c60:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c62:	f3ef 8310 	mrs	r3, PRIMASK
 8006c66:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c6a:	643b      	str	r3, [r7, #64]	; 0x40
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c72:	f383 8810 	msr	PRIMASK, r3
}
 8006c76:	46c0      	nop			; (mov r8, r8)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689a      	ldr	r2, [r3, #8]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	2101      	movs	r1, #1
 8006c84:	438a      	bics	r2, r1
 8006c86:	609a      	str	r2, [r3, #8]
 8006c88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c8e:	f383 8810 	msr	PRIMASK, r3
}
 8006c92:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2220      	movs	r2, #32
 8006c98:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2274      	movs	r2, #116	; 0x74
 8006ca4:	2100      	movs	r1, #0
 8006ca6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e067      	b.n	8006d7c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2204      	movs	r2, #4
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	d050      	beq.n	8006d5a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	69da      	ldr	r2, [r3, #28]
 8006cbe:	2380      	movs	r3, #128	; 0x80
 8006cc0:	011b      	lsls	r3, r3, #4
 8006cc2:	401a      	ands	r2, r3
 8006cc4:	2380      	movs	r3, #128	; 0x80
 8006cc6:	011b      	lsls	r3, r3, #4
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d146      	bne.n	8006d5a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2280      	movs	r2, #128	; 0x80
 8006cd2:	0112      	lsls	r2, r2, #4
 8006cd4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8006cda:	613b      	str	r3, [r7, #16]
  return(result);
 8006cdc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006cde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	f383 8810 	msr	PRIMASK, r3
}
 8006cea:	46c0      	nop			; (mov r8, r8)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4923      	ldr	r1, [pc, #140]	; (8006d84 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006cf8:	400a      	ands	r2, r1
 8006cfa:	601a      	str	r2, [r3, #0]
 8006cfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cfe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	f383 8810 	msr	PRIMASK, r3
}
 8006d06:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d08:	f3ef 8310 	mrs	r3, PRIMASK
 8006d0c:	61fb      	str	r3, [r7, #28]
  return(result);
 8006d0e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d10:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d12:	2301      	movs	r3, #1
 8006d14:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d16:	6a3b      	ldr	r3, [r7, #32]
 8006d18:	f383 8810 	msr	PRIMASK, r3
}
 8006d1c:	46c0      	nop			; (mov r8, r8)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2101      	movs	r1, #1
 8006d2a:	438a      	bics	r2, r1
 8006d2c:	609a      	str	r2, [r3, #8]
 8006d2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d30:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d34:	f383 8810 	msr	PRIMASK, r3
}
 8006d38:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2220      	movs	r2, #32
 8006d44:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2280      	movs	r2, #128	; 0x80
 8006d4a:	2120      	movs	r1, #32
 8006d4c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2274      	movs	r2, #116	; 0x74
 8006d52:	2100      	movs	r1, #0
 8006d54:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e010      	b.n	8006d7c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	69db      	ldr	r3, [r3, #28]
 8006d60:	68ba      	ldr	r2, [r7, #8]
 8006d62:	4013      	ands	r3, r2
 8006d64:	68ba      	ldr	r2, [r7, #8]
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	425a      	negs	r2, r3
 8006d6a:	4153      	adcs	r3, r2
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	001a      	movs	r2, r3
 8006d70:	1dfb      	adds	r3, r7, #7
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d100      	bne.n	8006d7a <UART_WaitOnFlagUntilTimeout+0x17a>
 8006d78:	e74b      	b.n	8006c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	0018      	movs	r0, r3
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	b014      	add	sp, #80	; 0x50
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	fffffe5f 	.word	0xfffffe5f

08006d88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b08c      	sub	sp, #48	; 0x30
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	1dbb      	adds	r3, r7, #6
 8006d94:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	1dba      	adds	r2, r7, #6
 8006da0:	2158      	movs	r1, #88	; 0x58
 8006da2:	8812      	ldrh	r2, [r2, #0]
 8006da4:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	1dba      	adds	r2, r7, #6
 8006daa:	215a      	movs	r1, #90	; 0x5a
 8006dac:	8812      	ldrh	r2, [r2, #0]
 8006dae:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2200      	movs	r2, #0
 8006db4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	689a      	ldr	r2, [r3, #8]
 8006dba:	2380      	movs	r3, #128	; 0x80
 8006dbc:	015b      	lsls	r3, r3, #5
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d10d      	bne.n	8006dde <UART_Start_Receive_IT+0x56>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d104      	bne.n	8006dd4 <UART_Start_Receive_IT+0x4c>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	225c      	movs	r2, #92	; 0x5c
 8006dce:	4939      	ldr	r1, [pc, #228]	; (8006eb4 <UART_Start_Receive_IT+0x12c>)
 8006dd0:	5299      	strh	r1, [r3, r2]
 8006dd2:	e01a      	b.n	8006e0a <UART_Start_Receive_IT+0x82>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	225c      	movs	r2, #92	; 0x5c
 8006dd8:	21ff      	movs	r1, #255	; 0xff
 8006dda:	5299      	strh	r1, [r3, r2]
 8006ddc:	e015      	b.n	8006e0a <UART_Start_Receive_IT+0x82>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10d      	bne.n	8006e02 <UART_Start_Receive_IT+0x7a>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d104      	bne.n	8006df8 <UART_Start_Receive_IT+0x70>
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	225c      	movs	r2, #92	; 0x5c
 8006df2:	21ff      	movs	r1, #255	; 0xff
 8006df4:	5299      	strh	r1, [r3, r2]
 8006df6:	e008      	b.n	8006e0a <UART_Start_Receive_IT+0x82>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	225c      	movs	r2, #92	; 0x5c
 8006dfc:	217f      	movs	r1, #127	; 0x7f
 8006dfe:	5299      	strh	r1, [r3, r2]
 8006e00:	e003      	b.n	8006e0a <UART_Start_Receive_IT+0x82>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	225c      	movs	r2, #92	; 0x5c
 8006e06:	2100      	movs	r1, #0
 8006e08:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2280      	movs	r2, #128	; 0x80
 8006e0e:	2100      	movs	r1, #0
 8006e10:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2222      	movs	r2, #34	; 0x22
 8006e16:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e18:	f3ef 8310 	mrs	r3, PRIMASK
 8006e1c:	61fb      	str	r3, [r7, #28]
  return(result);
 8006e1e:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e22:	2301      	movs	r3, #1
 8006e24:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	f383 8810 	msr	PRIMASK, r3
}
 8006e2c:	46c0      	nop			; (mov r8, r8)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2101      	movs	r1, #1
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	609a      	str	r2, [r3, #8]
 8006e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e40:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e44:	f383 8810 	msr	PRIMASK, r3
}
 8006e48:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	689a      	ldr	r2, [r3, #8]
 8006e4e:	2380      	movs	r3, #128	; 0x80
 8006e50:	015b      	lsls	r3, r3, #5
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d107      	bne.n	8006e66 <UART_Start_Receive_IT+0xde>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d103      	bne.n	8006e66 <UART_Start_Receive_IT+0xde>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	4a15      	ldr	r2, [pc, #84]	; (8006eb8 <UART_Start_Receive_IT+0x130>)
 8006e62:	665a      	str	r2, [r3, #100]	; 0x64
 8006e64:	e002      	b.n	8006e6c <UART_Start_Receive_IT+0xe4>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	4a14      	ldr	r2, [pc, #80]	; (8006ebc <UART_Start_Receive_IT+0x134>)
 8006e6a:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2274      	movs	r2, #116	; 0x74
 8006e70:	2100      	movs	r1, #0
 8006e72:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e74:	f3ef 8310 	mrs	r3, PRIMASK
 8006e78:	613b      	str	r3, [r7, #16]
  return(result);
 8006e7a:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006e7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e7e:	2301      	movs	r3, #1
 8006e80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	f383 8810 	msr	PRIMASK, r3
}
 8006e88:	46c0      	nop			; (mov r8, r8)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2190      	movs	r1, #144	; 0x90
 8006e96:	0049      	lsls	r1, r1, #1
 8006e98:	430a      	orrs	r2, r1
 8006e9a:	601a      	str	r2, [r3, #0]
 8006e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e9e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	f383 8810 	msr	PRIMASK, r3
}
 8006ea6:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8006ea8:	2300      	movs	r3, #0
}
 8006eaa:	0018      	movs	r0, r3
 8006eac:	46bd      	mov	sp, r7
 8006eae:	b00c      	add	sp, #48	; 0x30
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	46c0      	nop			; (mov r8, r8)
 8006eb4:	000001ff 	.word	0x000001ff
 8006eb8:	08007171 	.word	0x08007171
 8006ebc:	08007009 	.word	0x08007009

08006ec0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b08e      	sub	sp, #56	; 0x38
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ec8:	f3ef 8310 	mrs	r3, PRIMASK
 8006ecc:	617b      	str	r3, [r7, #20]
  return(result);
 8006ece:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ed0:	637b      	str	r3, [r7, #52]	; 0x34
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	f383 8810 	msr	PRIMASK, r3
}
 8006edc:	46c0      	nop			; (mov r8, r8)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4925      	ldr	r1, [pc, #148]	; (8006f80 <UART_EndRxTransfer+0xc0>)
 8006eea:	400a      	ands	r2, r1
 8006eec:	601a      	str	r2, [r3, #0]
 8006eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ef0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	f383 8810 	msr	PRIMASK, r3
}
 8006ef8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006efa:	f3ef 8310 	mrs	r3, PRIMASK
 8006efe:	623b      	str	r3, [r7, #32]
  return(result);
 8006f00:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f02:	633b      	str	r3, [r7, #48]	; 0x30
 8006f04:	2301      	movs	r3, #1
 8006f06:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0a:	f383 8810 	msr	PRIMASK, r3
}
 8006f0e:	46c0      	nop			; (mov r8, r8)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689a      	ldr	r2, [r3, #8]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	438a      	bics	r2, r1
 8006f1e:	609a      	str	r2, [r3, #8]
 8006f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f22:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f26:	f383 8810 	msr	PRIMASK, r3
}
 8006f2a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d118      	bne.n	8006f66 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f34:	f3ef 8310 	mrs	r3, PRIMASK
 8006f38:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f3a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f3e:	2301      	movs	r3, #1
 8006f40:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f383 8810 	msr	PRIMASK, r3
}
 8006f48:	46c0      	nop			; (mov r8, r8)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2110      	movs	r1, #16
 8006f56:	438a      	bics	r2, r1
 8006f58:	601a      	str	r2, [r3, #0]
 8006f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	f383 8810 	msr	PRIMASK, r3
}
 8006f64:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2220      	movs	r2, #32
 8006f6a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006f78:	46c0      	nop			; (mov r8, r8)
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	b00e      	add	sp, #56	; 0x38
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	fffffedf 	.word	0xfffffedf

08006f84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	225a      	movs	r2, #90	; 0x5a
 8006f96:	2100      	movs	r1, #0
 8006f98:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2252      	movs	r2, #82	; 0x52
 8006f9e:	2100      	movs	r1, #0
 8006fa0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	f7ff fbdb 	bl	8006760 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006faa:	46c0      	nop			; (mov r8, r8)
 8006fac:	46bd      	mov	sp, r7
 8006fae:	b004      	add	sp, #16
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006fb2:	b580      	push	{r7, lr}
 8006fb4:	b086      	sub	sp, #24
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fba:	f3ef 8310 	mrs	r3, PRIMASK
 8006fbe:	60bb      	str	r3, [r7, #8]
  return(result);
 8006fc0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006fc2:	617b      	str	r3, [r7, #20]
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f383 8810 	msr	PRIMASK, r3
}
 8006fce:	46c0      	nop			; (mov r8, r8)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	2140      	movs	r1, #64	; 0x40
 8006fdc:	438a      	bics	r2, r1
 8006fde:	601a      	str	r2, [r3, #0]
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	f383 8810 	msr	PRIMASK, r3
}
 8006fea:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2220      	movs	r2, #32
 8006ff0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	0018      	movs	r0, r3
 8006ffc:	f7ff fba8 	bl	8006750 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007000:	46c0      	nop			; (mov r8, r8)
 8007002:	46bd      	mov	sp, r7
 8007004:	b006      	add	sp, #24
 8007006:	bd80      	pop	{r7, pc}

08007008 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b090      	sub	sp, #64	; 0x40
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007010:	203e      	movs	r0, #62	; 0x3e
 8007012:	183b      	adds	r3, r7, r0
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	215c      	movs	r1, #92	; 0x5c
 8007018:	5a52      	ldrh	r2, [r2, r1]
 800701a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007020:	2b22      	cmp	r3, #34	; 0x22
 8007022:	d000      	beq.n	8007026 <UART_RxISR_8BIT+0x1e>
 8007024:	e095      	b.n	8007152 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	213c      	movs	r1, #60	; 0x3c
 800702c:	187b      	adds	r3, r7, r1
 800702e:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8007030:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007032:	187b      	adds	r3, r7, r1
 8007034:	881b      	ldrh	r3, [r3, #0]
 8007036:	b2da      	uxtb	r2, r3
 8007038:	183b      	adds	r3, r7, r0
 800703a:	881b      	ldrh	r3, [r3, #0]
 800703c:	b2d9      	uxtb	r1, r3
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007042:	400a      	ands	r2, r1
 8007044:	b2d2      	uxtb	r2, r2
 8007046:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800704c:	1c5a      	adds	r2, r3, #1
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	225a      	movs	r2, #90	; 0x5a
 8007056:	5a9b      	ldrh	r3, [r3, r2]
 8007058:	b29b      	uxth	r3, r3
 800705a:	3b01      	subs	r3, #1
 800705c:	b299      	uxth	r1, r3
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	225a      	movs	r2, #90	; 0x5a
 8007062:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	225a      	movs	r2, #90	; 0x5a
 8007068:	5a9b      	ldrh	r3, [r3, r2]
 800706a:	b29b      	uxth	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	d178      	bne.n	8007162 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007070:	f3ef 8310 	mrs	r3, PRIMASK
 8007074:	61bb      	str	r3, [r7, #24]
  return(result);
 8007076:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007078:	63bb      	str	r3, [r7, #56]	; 0x38
 800707a:	2301      	movs	r3, #1
 800707c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	f383 8810 	msr	PRIMASK, r3
}
 8007084:	46c0      	nop			; (mov r8, r8)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4936      	ldr	r1, [pc, #216]	; (800716c <UART_RxISR_8BIT+0x164>)
 8007092:	400a      	ands	r2, r1
 8007094:	601a      	str	r2, [r3, #0]
 8007096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007098:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800709a:	6a3b      	ldr	r3, [r7, #32]
 800709c:	f383 8810 	msr	PRIMASK, r3
}
 80070a0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070a2:	f3ef 8310 	mrs	r3, PRIMASK
 80070a6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80070a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070aa:	637b      	str	r3, [r7, #52]	; 0x34
 80070ac:	2301      	movs	r3, #1
 80070ae:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b2:	f383 8810 	msr	PRIMASK, r3
}
 80070b6:	46c0      	nop			; (mov r8, r8)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	689a      	ldr	r2, [r3, #8]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2101      	movs	r1, #1
 80070c4:	438a      	bics	r2, r1
 80070c6:	609a      	str	r2, [r3, #8]
 80070c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070ce:	f383 8810 	msr	PRIMASK, r3
}
 80070d2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2220      	movs	r2, #32
 80070d8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d12f      	bne.n	8007148 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070ee:	f3ef 8310 	mrs	r3, PRIMASK
 80070f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80070f4:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070f6:	633b      	str	r3, [r7, #48]	; 0x30
 80070f8:	2301      	movs	r3, #1
 80070fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	f383 8810 	msr	PRIMASK, r3
}
 8007102:	46c0      	nop			; (mov r8, r8)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2110      	movs	r1, #16
 8007110:	438a      	bics	r2, r1
 8007112:	601a      	str	r2, [r3, #0]
 8007114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007116:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	f383 8810 	msr	PRIMASK, r3
}
 800711e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	2210      	movs	r2, #16
 8007128:	4013      	ands	r3, r2
 800712a:	2b10      	cmp	r3, #16
 800712c:	d103      	bne.n	8007136 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2210      	movs	r2, #16
 8007134:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2258      	movs	r2, #88	; 0x58
 800713a:	5a9a      	ldrh	r2, [r3, r2]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	0011      	movs	r1, r2
 8007140:	0018      	movs	r0, r3
 8007142:	f7ff fb15 	bl	8006770 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007146:	e00c      	b.n	8007162 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	0018      	movs	r0, r3
 800714c:	f7f9 fca0 	bl	8000a90 <HAL_UART_RxCpltCallback>
}
 8007150:	e007      	b.n	8007162 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	699a      	ldr	r2, [r3, #24]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	2108      	movs	r1, #8
 800715e:	430a      	orrs	r2, r1
 8007160:	619a      	str	r2, [r3, #24]
}
 8007162:	46c0      	nop			; (mov r8, r8)
 8007164:	46bd      	mov	sp, r7
 8007166:	b010      	add	sp, #64	; 0x40
 8007168:	bd80      	pop	{r7, pc}
 800716a:	46c0      	nop			; (mov r8, r8)
 800716c:	fffffedf 	.word	0xfffffedf

08007170 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b090      	sub	sp, #64	; 0x40
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007178:	203e      	movs	r0, #62	; 0x3e
 800717a:	183b      	adds	r3, r7, r0
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	215c      	movs	r1, #92	; 0x5c
 8007180:	5a52      	ldrh	r2, [r2, r1]
 8007182:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007188:	2b22      	cmp	r3, #34	; 0x22
 800718a:	d000      	beq.n	800718e <UART_RxISR_16BIT+0x1e>
 800718c:	e095      	b.n	80072ba <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	213c      	movs	r1, #60	; 0x3c
 8007194:	187b      	adds	r3, r7, r1
 8007196:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8007198:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800719e:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80071a0:	187b      	adds	r3, r7, r1
 80071a2:	183a      	adds	r2, r7, r0
 80071a4:	881b      	ldrh	r3, [r3, #0]
 80071a6:	8812      	ldrh	r2, [r2, #0]
 80071a8:	4013      	ands	r3, r2
 80071aa:	b29a      	uxth	r2, r3
 80071ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ae:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b4:	1c9a      	adds	r2, r3, #2
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	225a      	movs	r2, #90	; 0x5a
 80071be:	5a9b      	ldrh	r3, [r3, r2]
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	3b01      	subs	r3, #1
 80071c4:	b299      	uxth	r1, r3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	225a      	movs	r2, #90	; 0x5a
 80071ca:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	225a      	movs	r2, #90	; 0x5a
 80071d0:	5a9b      	ldrh	r3, [r3, r2]
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d178      	bne.n	80072ca <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071d8:	f3ef 8310 	mrs	r3, PRIMASK
 80071dc:	617b      	str	r3, [r7, #20]
  return(result);
 80071de:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071e0:	637b      	str	r3, [r7, #52]	; 0x34
 80071e2:	2301      	movs	r3, #1
 80071e4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	f383 8810 	msr	PRIMASK, r3
}
 80071ec:	46c0      	nop			; (mov r8, r8)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4936      	ldr	r1, [pc, #216]	; (80072d4 <UART_RxISR_16BIT+0x164>)
 80071fa:	400a      	ands	r2, r1
 80071fc:	601a      	str	r2, [r3, #0]
 80071fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007200:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	f383 8810 	msr	PRIMASK, r3
}
 8007208:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800720a:	f3ef 8310 	mrs	r3, PRIMASK
 800720e:	623b      	str	r3, [r7, #32]
  return(result);
 8007210:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007212:	633b      	str	r3, [r7, #48]	; 0x30
 8007214:	2301      	movs	r3, #1
 8007216:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721a:	f383 8810 	msr	PRIMASK, r3
}
 800721e:	46c0      	nop			; (mov r8, r8)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	689a      	ldr	r2, [r3, #8]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2101      	movs	r1, #1
 800722c:	438a      	bics	r2, r1
 800722e:	609a      	str	r2, [r3, #8]
 8007230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007232:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007236:	f383 8810 	msr	PRIMASK, r3
}
 800723a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2220      	movs	r2, #32
 8007240:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800724c:	2b01      	cmp	r3, #1
 800724e:	d12f      	bne.n	80072b0 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007256:	f3ef 8310 	mrs	r3, PRIMASK
 800725a:	60bb      	str	r3, [r7, #8]
  return(result);
 800725c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800725e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007260:	2301      	movs	r3, #1
 8007262:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f383 8810 	msr	PRIMASK, r3
}
 800726a:	46c0      	nop			; (mov r8, r8)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2110      	movs	r1, #16
 8007278:	438a      	bics	r2, r1
 800727a:	601a      	str	r2, [r3, #0]
 800727c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	f383 8810 	msr	PRIMASK, r3
}
 8007286:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	2210      	movs	r2, #16
 8007290:	4013      	ands	r3, r2
 8007292:	2b10      	cmp	r3, #16
 8007294:	d103      	bne.n	800729e <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	2210      	movs	r2, #16
 800729c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2258      	movs	r2, #88	; 0x58
 80072a2:	5a9a      	ldrh	r2, [r3, r2]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	0011      	movs	r1, r2
 80072a8:	0018      	movs	r0, r3
 80072aa:	f7ff fa61 	bl	8006770 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80072ae:	e00c      	b.n	80072ca <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	0018      	movs	r0, r3
 80072b4:	f7f9 fbec 	bl	8000a90 <HAL_UART_RxCpltCallback>
}
 80072b8:	e007      	b.n	80072ca <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	699a      	ldr	r2, [r3, #24]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2108      	movs	r1, #8
 80072c6:	430a      	orrs	r2, r1
 80072c8:	619a      	str	r2, [r3, #24]
}
 80072ca:	46c0      	nop			; (mov r8, r8)
 80072cc:	46bd      	mov	sp, r7
 80072ce:	b010      	add	sp, #64	; 0x40
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	46c0      	nop			; (mov r8, r8)
 80072d4:	fffffedf 	.word	0xfffffedf

080072d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80072e0:	46c0      	nop			; (mov r8, r8)
 80072e2:	46bd      	mov	sp, r7
 80072e4:	b002      	add	sp, #8
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b088      	sub	sp, #32
 80072ec:	af02      	add	r7, sp, #8
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	1d3b      	adds	r3, r7, #4
 80072f2:	6019      	str	r1, [r3, #0]
 80072f4:	605a      	str	r2, [r3, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072f6:	2317      	movs	r3, #23
 80072f8:	18fb      	adds	r3, r7, r3
 80072fa:	2200      	movs	r2, #0
 80072fc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2274      	movs	r2, #116	; 0x74
 8007302:	5c9b      	ldrb	r3, [r3, r2]
 8007304:	2b01      	cmp	r3, #1
 8007306:	d101      	bne.n	800730c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x24>
 8007308:	2302      	movs	r3, #2
 800730a:	e04a      	b.n	80073a2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xba>
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2274      	movs	r2, #116	; 0x74
 8007310:	2101      	movs	r1, #1
 8007312:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2224      	movs	r2, #36	; 0x24
 8007318:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2101      	movs	r1, #1
 8007326:	438a      	bics	r2, r1
 8007328:	601a      	str	r2, [r3, #0]

#if defined(USART_CR3_WUS)
  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	4a1e      	ldr	r2, [pc, #120]	; (80073ac <HAL_UARTEx_StopModeWakeUpSourceConfig+0xc4>)
 8007332:	4013      	ands	r3, r2
 8007334:	0019      	movs	r1, r3
 8007336:	1d3b      	adds	r3, r7, #4
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	430a      	orrs	r2, r1
 8007340:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_WUS */

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8007342:	1d3b      	adds	r3, r7, #4
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d105      	bne.n	8007356 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x6e>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800734a:	1d3b      	adds	r3, r7, #4
 800734c:	68f8      	ldr	r0, [r7, #12]
 800734e:	6819      	ldr	r1, [r3, #0]
 8007350:	685a      	ldr	r2, [r3, #4]
 8007352:	f000 f860 	bl	8007416 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2101      	movs	r1, #1
 8007362:	430a      	orrs	r2, r1
 8007364:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007366:	f7fa fdc5 	bl	8001ef4 <HAL_GetTick>
 800736a:	0003      	movs	r3, r0
 800736c:	613b      	str	r3, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	2280      	movs	r2, #128	; 0x80
 8007372:	03d1      	lsls	r1, r2, #15
 8007374:	68f8      	ldr	r0, [r7, #12]
 8007376:	4a0e      	ldr	r2, [pc, #56]	; (80073b0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xc8>)
 8007378:	9200      	str	r2, [sp, #0]
 800737a:	2200      	movs	r2, #0
 800737c:	f7ff fc40 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 8007380:	1e03      	subs	r3, r0, #0
 8007382:	d004      	beq.n	800738e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa6>
  {
    status = HAL_TIMEOUT;
 8007384:	2317      	movs	r3, #23
 8007386:	18fb      	adds	r3, r7, r3
 8007388:	2203      	movs	r2, #3
 800738a:	701a      	strb	r2, [r3, #0]
 800738c:	e002      	b.n	8007394 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xac>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2220      	movs	r2, #32
 8007392:	679a      	str	r2, [r3, #120]	; 0x78
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2274      	movs	r2, #116	; 0x74
 8007398:	2100      	movs	r1, #0
 800739a:	5499      	strb	r1, [r3, r2]

  return status;
 800739c:	2317      	movs	r3, #23
 800739e:	18fb      	adds	r3, r7, r3
 80073a0:	781b      	ldrb	r3, [r3, #0]
}
 80073a2:	0018      	movs	r0, r3
 80073a4:	46bd      	mov	sp, r7
 80073a6:	b006      	add	sp, #24
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	46c0      	nop			; (mov r8, r8)
 80073ac:	ffcfffff 	.word	0xffcfffff
 80073b0:	01ffffff 	.word	0x01ffffff

080073b4 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b086      	sub	sp, #24
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2274      	movs	r2, #116	; 0x74
 80073c0:	5c9b      	ldrb	r3, [r3, r2]
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d101      	bne.n	80073ca <HAL_UARTEx_EnableStopMode+0x16>
 80073c6:	2302      	movs	r3, #2
 80073c8:	e021      	b.n	800740e <HAL_UARTEx_EnableStopMode+0x5a>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2274      	movs	r2, #116	; 0x74
 80073ce:	2101      	movs	r1, #1
 80073d0:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073d2:	f3ef 8310 	mrs	r3, PRIMASK
 80073d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80073d8:	68bb      	ldr	r3, [r7, #8]

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80073da:	617b      	str	r3, [r7, #20]
 80073dc:	2301      	movs	r3, #1
 80073de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f383 8810 	msr	PRIMASK, r3
}
 80073e6:	46c0      	nop			; (mov r8, r8)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2102      	movs	r1, #2
 80073f4:	430a      	orrs	r2, r1
 80073f6:	601a      	str	r2, [r3, #0]
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	f383 8810 	msr	PRIMASK, r3
}
 8007402:	46c0      	nop			; (mov r8, r8)

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2274      	movs	r2, #116	; 0x74
 8007408:	2100      	movs	r1, #0
 800740a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	0018      	movs	r0, r3
 8007410:	46bd      	mov	sp, r7
 8007412:	b006      	add	sp, #24
 8007414:	bd80      	pop	{r7, pc}

08007416 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b084      	sub	sp, #16
 800741a:	af00      	add	r7, sp, #0
 800741c:	60f8      	str	r0, [r7, #12]
 800741e:	1d3b      	adds	r3, r7, #4
 8007420:	6019      	str	r1, [r3, #0]
 8007422:	605a      	str	r2, [r3, #4]
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	2210      	movs	r2, #16
 800742c:	4393      	bics	r3, r2
 800742e:	001a      	movs	r2, r3
 8007430:	1d3b      	adds	r3, r7, #4
 8007432:	889b      	ldrh	r3, [r3, #4]
 8007434:	0019      	movs	r1, r3
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	430a      	orrs	r2, r1
 800743c:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	021b      	lsls	r3, r3, #8
 8007446:	0a19      	lsrs	r1, r3, #8
 8007448:	1d3b      	adds	r3, r7, #4
 800744a:	799b      	ldrb	r3, [r3, #6]
 800744c:	061a      	lsls	r2, r3, #24
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	430a      	orrs	r2, r1
 8007454:	605a      	str	r2, [r3, #4]
}
 8007456:	46c0      	nop			; (mov r8, r8)
 8007458:	46bd      	mov	sp, r7
 800745a:	b004      	add	sp, #16
 800745c:	bd80      	pop	{r7, pc}
	...

08007460 <__libc_init_array>:
 8007460:	b570      	push	{r4, r5, r6, lr}
 8007462:	2600      	movs	r6, #0
 8007464:	4d0c      	ldr	r5, [pc, #48]	; (8007498 <__libc_init_array+0x38>)
 8007466:	4c0d      	ldr	r4, [pc, #52]	; (800749c <__libc_init_array+0x3c>)
 8007468:	1b64      	subs	r4, r4, r5
 800746a:	10a4      	asrs	r4, r4, #2
 800746c:	42a6      	cmp	r6, r4
 800746e:	d109      	bne.n	8007484 <__libc_init_array+0x24>
 8007470:	2600      	movs	r6, #0
 8007472:	f000 f821 	bl	80074b8 <_init>
 8007476:	4d0a      	ldr	r5, [pc, #40]	; (80074a0 <__libc_init_array+0x40>)
 8007478:	4c0a      	ldr	r4, [pc, #40]	; (80074a4 <__libc_init_array+0x44>)
 800747a:	1b64      	subs	r4, r4, r5
 800747c:	10a4      	asrs	r4, r4, #2
 800747e:	42a6      	cmp	r6, r4
 8007480:	d105      	bne.n	800748e <__libc_init_array+0x2e>
 8007482:	bd70      	pop	{r4, r5, r6, pc}
 8007484:	00b3      	lsls	r3, r6, #2
 8007486:	58eb      	ldr	r3, [r5, r3]
 8007488:	4798      	blx	r3
 800748a:	3601      	adds	r6, #1
 800748c:	e7ee      	b.n	800746c <__libc_init_array+0xc>
 800748e:	00b3      	lsls	r3, r6, #2
 8007490:	58eb      	ldr	r3, [r5, r3]
 8007492:	4798      	blx	r3
 8007494:	3601      	adds	r6, #1
 8007496:	e7f2      	b.n	800747e <__libc_init_array+0x1e>
 8007498:	080075ac 	.word	0x080075ac
 800749c:	080075ac 	.word	0x080075ac
 80074a0:	080075ac 	.word	0x080075ac
 80074a4:	080075b0 	.word	0x080075b0

080074a8 <memset>:
 80074a8:	0003      	movs	r3, r0
 80074aa:	1882      	adds	r2, r0, r2
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d100      	bne.n	80074b2 <memset+0xa>
 80074b0:	4770      	bx	lr
 80074b2:	7019      	strb	r1, [r3, #0]
 80074b4:	3301      	adds	r3, #1
 80074b6:	e7f9      	b.n	80074ac <memset+0x4>

080074b8 <_init>:
 80074b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ba:	46c0      	nop			; (mov r8, r8)
 80074bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074be:	bc08      	pop	{r3}
 80074c0:	469e      	mov	lr, r3
 80074c2:	4770      	bx	lr

080074c4 <_fini>:
 80074c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c6:	46c0      	nop			; (mov r8, r8)
 80074c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ca:	bc08      	pop	{r3}
 80074cc:	469e      	mov	lr, r3
 80074ce:	4770      	bx	lr
