{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651778339677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651778339685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 12:18:59 2022 " "Processing started: Thu May 05 12:18:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651778339685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778339685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevSegCounter -c sevSegCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevSegCounter -c sevSegCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778339685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651778340082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651778340082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevsegcounter.v 3 3 " "Found 3 design units, including 3 entities, in source file sevsegcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevSegCounter " "Found entity 1: sevSegCounter" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651778348697 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevSegDecoder " "Found entity 2: sevSegDecoder" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651778348697 ""} { "Info" "ISGN_ENTITY_NAME" "3 slowClock " "Found entity 3: slowClock" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651778348697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778348697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevSegCounter " "Elaborating entity \"sevSegCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651778348722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sevSegCounter.v(13) " "Verilog HDL assignment warning at sevSegCounter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651778348723 "|sevSegCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slowClock slowClock:U2 " "Elaborating entity \"slowClock\" for hierarchy \"slowClock:U2\"" {  } { { "sevSegCounter.v" "U2" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651778348739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sevSegCounter.v(56) " "Verilog HDL assignment warning at sevSegCounter.v(56): truncated value with size 32 to match size of target (25)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651778348740 "|sevSegCounter|slowClock:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevSegDecoder sevSegDecoder:U1 " "Elaborating entity \"sevSegDecoder\" for hierarchy \"sevSegDecoder:U1\"" {  } { { "sevSegCounter.v" "U1" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651778348746 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sevSegCounter.v(26) " "Verilog HDL Case Statement warning at sevSegCounter.v(26): incomplete case statement has no default case item" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651778348746 "|sevSegCounter|sevSegDecoder:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x sevSegCounter.v(26) " "Verilog HDL Always Construct warning at sevSegCounter.v(26): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651778348746 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] sevSegCounter.v(26) " "Inferred latch for \"x\[0\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778348747 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] sevSegCounter.v(26) " "Inferred latch for \"x\[1\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778348747 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] sevSegCounter.v(26) " "Inferred latch for \"x\[2\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778348747 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] sevSegCounter.v(26) " "Inferred latch for \"x\[3\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778348747 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] sevSegCounter.v(26) " "Inferred latch for \"x\[4\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778348747 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] sevSegCounter.v(26) " "Inferred latch for \"x\[5\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778348747 "|sevSegCounter|sevSegDecoder:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] sevSegCounter.v(26) " "Inferred latch for \"x\[6\]\" at sevSegCounter.v(26)" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778348747 "|sevSegCounter|sevSegDecoder:U1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[0\] " "Latch sevSegDecoder:U1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778349074 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778349074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[1\] " "Latch sevSegDecoder:U1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778349074 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778349074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[2\] " "Latch sevSegDecoder:U1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778349074 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778349074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[3\] " "Latch sevSegDecoder:U1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778349074 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778349074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[4\] " "Latch sevSegDecoder:U1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778349074 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778349074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[5\] " "Latch sevSegDecoder:U1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[1\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778349075 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778349075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevSegDecoder:U1\|x\[6\] " "Latch sevSegDecoder:U1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal counter\[2\]~reg0" {  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651778349075 ""}  } { { "sevSegCounter.v" "" { Text "C:/Users/kirk/Documents/DE10-nano/live_demos/vid11/sevSegCounter.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651778349075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651778349150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651778349391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651778349391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651778349420 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651778349420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651778349420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651778349420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651778349437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 12:19:09 2022 " "Processing ended: Thu May 05 12:19:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651778349437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651778349437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651778349437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651778349437 ""}
