{"design__instance__count": 208, "design__instance__area": 4278.44, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.0028368670027703047, "power__switching__total": 0.0005221626488491893, "power__leakage__total": 4.623570148964973e-08, "power__total": 0.0033590758685022593, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.252483457954021, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.25250921512892077, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6247238458926021, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.632108605572054, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.624724, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 4.632109, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2537887472009889, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2538146153981943, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3777130937153714, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.06857270501073641, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -0.06857270501073641, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.06857270501073641, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.377713, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.068573, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 1, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2519038937631999, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25192967869367605, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2971386554244, "timing__setup__ws__corner:nom_ff_n40C_5v50": 6.22598434874149, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.297139, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 6.625005, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.25169422813906966, "clock__skew__worst_setup": 0.25171632157788454, "timing__hold__ws": 0.29506425915537116, "timing__setup__ws": -0.11175771735475146, "timing__hold__tns": 0, "timing__setup__tns": -0.11175771735475146, "timing__hold__wns": 0, "timing__setup__wns": -0.11175771735475146, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.295064, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 3, "timing__setup_r2r__ws": -0.111758, "timing__setup_r2r_vio__count": 3, "design__die__bbox": "0.0 0.0 96.91 114.83", "design__core__bbox": "6.72 15.68 90.16 98.0", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 8, "design__die__area": 11128.2, "design__core__area": 6868.78, "design__instance__count__stdcell": 208, "design__instance__area__stdcell": 4278.44, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.622883, "design__instance__utilization__stdcell": 0.622883, "floorplan__design__io": 6, "design__io__hpwl": 468774, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2685.09, "design__violations": 0, "design__instance__count__setup_buffer": 2, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 120, "route__net__special": 2, "route__drc_errors__iter:1": 3, "route__wirelength__iter:1": 2679, "route__drc_errors__iter:2": 0, "route__wirelength__iter:2": 2627, "route__drc_errors": 0, "route__wirelength": 2627, "route__vias": 606, "route__vias__singlecut": 606, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 185.51, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.25220945490379415, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2522315483426091, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6214313683976561, "timing__setup__ws__corner:min_tt_025C_5v00": 4.652457661921314, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.621431, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 4.652458, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.25337285764420214, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.253394951083017, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3721731916881152, "timing__setup__ws__corner:min_ss_125C_4v50": -0.03289102416855673, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -0.03289102416855673, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -0.03289102416855673, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.372173, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -0.032891, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.25169422813906966, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.25171632157788454, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.29506425915537116, "timing__setup__ws__corner:min_ff_n40C_5v50": 6.238295390165134, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.295064, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 6.638325, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.25279781761233433, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.25282746056793015, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6288554854844441, "timing__setup__ws__corner:max_tt_025C_5v00": 4.607526046665561, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.628855, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 4.607526, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.25426991787346986, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.2542996718513713, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3846656435591131, "timing__setup__ws__corner:max_ss_125C_4v50": -0.11175771735475146, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -0.11175771735475146, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.11175771735475146, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.384666, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.111758, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2521427027425507, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.25217231794257017, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.29974051866734597, "timing__setup__ws__corner:max_ff_n40C_5v50": 6.211113132950654, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.299741, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 6.608908, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99637, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99954, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00362769, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00136782, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000273913, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00136782, "ir__voltage__worst": 5, "ir__drop__avg": 0.000461, "ir__drop__worst": 0.00363, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}