
---------- Begin Simulation Statistics ----------
final_tick                               101023505088001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 794471                       # Simulator instruction rate (inst/s)
host_mem_usage                                1566224                       # Number of bytes of host memory used
host_op_rate                                   934606                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7907.82                       # Real time elapsed on the host
host_tick_rate                              123903270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6282540078                       # Number of instructions simulated
sim_ops                                    7390700929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.979805                       # Number of seconds simulated
sim_ticks                                979805332501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.ruby.Directory_Controller.I.allocTBE |     4622978     24.64%     24.64% |     4822181     25.70%     50.34% |     4503524     24.00%     74.35% |     4812194     25.65%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     18760877                      
system.ruby.Directory_Controller.I.deallocTBE |     4622164     24.64%     24.64% |     4821369     25.70%     50.35% |     4502710     24.00%     74.35% |     4811379     25.65%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     18757622                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |          32     37.65%     37.65% |          52     61.18%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total           85                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |        3741     41.96%     41.96% |        1548     17.36%     59.33% |        1551     17.40%     76.72% |        2075     23.28%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         8915                      
system.ruby.Directory_Controller.M.allocTBE |      295574     13.48%     13.48% |      227659     10.38%     23.86% |     1007082     45.92%     69.78% |      662667     30.22%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      2192982                      
system.ruby.Directory_Controller.M.deallocTBE |      295707     13.48%     13.48% |      227795     10.38%     23.87% |     1007218     45.92%     69.78% |      662789     30.22%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2193509                      
system.ruby.Directory_Controller.M_GetS.Progress |      148408     11.42%     11.42% |       66200      5.09%     16.51% |      805468     61.98%     78.50% |      279434     21.50%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total      1299510                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |      222494     34.24%     34.24% |        6044      0.93%     35.17% |       18808      2.89%     38.06% |      402457     61.94%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total       649803                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |      209508     10.76%     10.76% |       68785      3.53%     14.30% |     1232634     63.33%     77.63% |      435435     22.37%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total      1946362                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.Progress |      148408     11.42%     11.42% |       66200      5.09%     16.51% |      805468     61.98%     78.50% |      279434     21.50%    100.00%
system.ruby.Directory_Controller.Progress::total      1299510                      
system.ruby.Directory_Controller.S.allocTBE |     6238438     23.64%     23.64% |     6613322     25.06%     48.70% |     6528987     24.74%     73.44% |     7009332     26.56%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     26390079                      
system.ruby.Directory_Controller.S.deallocTBE |     6239119     23.64%     23.64% |     6613998     25.06%     48.70% |     6529665     24.74%     73.44% |     7010025     26.56%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     26392807                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |          32      0.02%      0.02% |         970      0.74%      0.76% |           6      0.00%      0.77% |      130361     99.23%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total       131369                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |       38848      7.36%      7.36% |       11756      2.23%      9.59% |      147015     27.86%     37.45% |      330052     62.55%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total       527671                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |           3      9.68%      9.68% |          11     35.48%     45.16% |           4     12.90%     58.06% |          13     41.94%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total           31                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |      132993     30.57%     30.57% |        3772      0.87%     31.44% |        3466      0.80%     32.23% |      294797     67.77%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total       435028                      
system.ruby.Directory_Controller.Stallreqto_in |      607651     16.43%     16.43% |       92938      2.51%     18.94% |     1403487     37.94%     56.88% |     1595190     43.12%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total      3699266                      
system.ruby.Directory_Controller.allocTBE |    11156990     23.57%     23.57% |    11663162     24.63%     48.20% |    12039593     25.43%     73.63% |    12484193     26.37%    100.00%
system.ruby.Directory_Controller.allocTBE::total     47343938                      
system.ruby.Directory_Controller.deallocTBE |    11156990     23.57%     23.57% |    11663162     24.63%     48.20% |    12039593     25.43%     73.63% |    12484193     26.37%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     47343938                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1936740471                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1936740471    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1936740471                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1938790850                      
system.ruby.IFETCH.latency_hist_seqr     |  1938790850    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1938790850                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2050379                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2050379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2050379                      
system.ruby.L1Cache_Controller.I.allocI_load |     5987293     25.91%     25.91% |     5959262     25.79%     51.70% |     5591563     24.20%     75.89% |     5571457     24.11%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     23109575                      
system.ruby.L1Cache_Controller.I.allocI_store |      158115     26.18%     26.18% |      143952     23.83%     50.01% |      136992     22.68%     72.70% |      164909     27.30%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       603968                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |      234463     26.24%     26.24% |      225654     25.26%     51.50% |      206448     23.11%     74.60% |      226900     25.40%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total       893465                      
system.ruby.L1Cache_Controller.I.deallocnet1from_in |           0      0.00%      0.00% |           2     28.57%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet1from_in::total            7                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |     5909921     25.90%     25.90% |     5876561     25.76%     51.66% |     5521099     24.20%     75.86% |     5508440     24.14%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total     22816021                      
system.ruby.L1Cache_Controller.I_evict.Progress |           0      0.00%      0.00% |           2     28.57%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.I_evict.Progress::total            7                      
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in |           0      0.00%      0.00% |           4     44.44%     44.44% |           3     33.33%     77.78% |           2     22.22%    100.00%
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in::total            9                      
system.ruby.L1Cache_Controller.I_store.Progress |       56917     35.95%     35.95% |       45408     28.68%     64.64% |       27561     17.41%     82.05% |       28418     17.95%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total       158304                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |      156332     24.04%     24.04% |      163770     25.18%     49.22% |      158212     24.33%     73.55% |      172019     26.45%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total       650333                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |       20492     27.51%     27.51% |       19046     25.57%     53.09% |       17826     23.93%     77.02% |       17114     22.98%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total        74478                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in |        4702     19.72%     19.72% |        5828     24.44%     44.16% |        5702     23.91%     68.07% |        7614     31.93%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in::total        23846                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    15987982     20.39%     20.39% |    16585249     21.16%     41.55% |    21565288     27.51%     69.06% |    24256579     30.94%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     78395098                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     9401048     20.56%     20.56% |     9680311     21.17%     41.74% |    12378954     27.08%     68.82% |    14256465     31.18%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     45716778                      
system.ruby.L1Cache_Controller.M.allocTBE |      773780     35.28%     35.28% |      757968     34.56%     69.85% |      324759     14.81%     84.66% |      336468     15.34%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2192975                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |      150696     26.67%     26.67% |      124080     21.96%     48.64% |      133502     23.63%     72.27% |      156683     27.73%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total       564961                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      623162     38.27%     38.27% |      634017     38.93%     77.20% |      191385     11.75%     88.95% |      179977     11.05%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      1628541                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        7152     45.08%     45.08% |        6484     40.87%     85.96% |        1060      6.68%     92.64% |        1168      7.36%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        15864                      
system.ruby.L1Cache_Controller.MloadMEvent |    15987982     20.39%     20.39% |    16585249     21.16%     41.55% |    21565288     27.51%     69.06% |    24256579     30.94%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     78395098                      
system.ruby.L1Cache_Controller.MstoreMEvent |     9401048     20.56%     20.56% |     9680311     21.17%     41.74% |    12378954     27.08%     68.82% |    14256465     31.18%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     45716778                      
system.ruby.L1Cache_Controller.Progress  |     1248246     38.44%     38.44% |     1250527     38.51%     76.95% |      396592     12.21%     89.16% |      351902     10.84%    100.00%
system.ruby.L1Cache_Controller.Progress::total      3247267                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   571398926     24.12%     24.12% |   576079931     24.32%     48.45% |   603321383     25.47%     73.92% |   617812733     26.08%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2368612973                      
system.ruby.L1Cache_Controller.S.allocTBE |     6525664     26.74%     26.74% |     6490706     26.60%     53.33% |     5708997     23.39%     76.73% |     5680192     23.27%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     24405559                      
system.ruby.L1Cache_Controller.S.deallocTBE |      539317     41.50%     41.50% |      532312     40.96%     82.46% |      118311      9.10%     91.57% |      109567      8.43%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total      1299507                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |     5454063     25.01%     25.01% |     5420187     24.85%     49.86% |     5478301     25.12%     74.98% |     5457514     25.02%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total     21810065                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      533230     41.03%     41.03% |      539075     41.48%     82.52% |      113262      8.72%     91.23% |      113943      8.77%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      1299510                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            3                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |       88325     39.68%     39.68% |       94388     42.40%     82.08% |       21098      9.48%     91.56% |       18789      8.44%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total       222600                      
system.ruby.L1Cache_Controller.S_evict.Stallnet1from_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallnet1from_in::total            1                      
system.ruby.L1Cache_Controller.S_store.Progress |      615743     38.74%     38.74% |      614145     38.64%     77.37% |      187895     11.82%     89.19% |      171753     10.81%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1589536                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |       71781     25.76%     25.76% |      106932     38.37%     64.12% |       49346     17.71%     81.83% |       50648     18.17%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total       278707                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |      555094     38.96%     38.96% |      571924     40.14%     79.09% |      163307     11.46%     90.55% |      134614      9.45%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total      1424939                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |       46069     29.58%     29.58% |       47051     30.21%     59.79% |       28738     18.45%     78.24% |       33884     21.76%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total       155742                      
system.ruby.L1Cache_Controller.SloadSEvent |   571398926     24.12%     24.12% |   576079931     24.32%     48.45% |   603321383     25.47%     73.92% |   617812733     26.08%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2368612973                      
system.ruby.L1Cache_Controller.Stallmandatory_in |       95477     40.04%     40.04% |      100876     42.30%     82.34% |       22161      9.29%     91.63% |       19959      8.37%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total       238473                      
system.ruby.L1Cache_Controller.Stallnet0from_in |      278884     25.16%     25.16% |      323581     29.19%     54.34% |      241998     21.83%     76.17% |      264165     23.83%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total      1108628                      
system.ruby.L1Cache_Controller.Stallnet1from_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.Stallnet1from_in::total            1                      
system.ruby.L1Cache_Controller.allocI_load |     5987293     25.91%     25.91% |     5959262     25.79%     51.70% |     5591563     24.20%     75.89% |     5571457     24.11%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     23109575                      
system.ruby.L1Cache_Controller.allocI_store |      158115     26.18%     26.18% |      143952     23.83%     50.01% |      136992     22.68%     72.70% |      164909     27.30%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       603968                      
system.ruby.L1Cache_Controller.allocTBE  |     7299444     27.44%     27.44% |     7248674     27.25%     54.70% |     6033756     22.68%     77.38% |     6016660     22.62%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     26598534                      
system.ruby.L1Cache_Controller.deallocTBE |      539317     41.50%     41.50% |      532312     40.96%     82.46% |      118311      9.10%     91.57% |      109567      8.43%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total      1299507                      
system.ruby.L1Cache_Controller.deallocnet0from_in |      234463     26.24%     26.24% |      225654     25.26%     51.50% |      206448     23.11%     74.60% |      226900     25.40%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total       893465                      
system.ruby.L1Cache_Controller.deallocnet1from_in |           0      0.00%      0.00% |           2     28.57%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.deallocnet1from_in::total            7                      
system.ruby.L1Cache_Controller.deallocnet2from_in |     5909921     25.90%     25.90% |     5876561     25.76%     51.66% |     5521099     24.20%     75.86% |     5508440     24.14%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total     22816021                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |     5454063     25.01%     25.01% |     5420187     24.85%     49.86% |     5478301     25.12%     74.98% |     5457514     25.02%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total     21810065                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      533230     41.03%     41.03% |      539075     41.48%     82.52% |      113262      8.72%     91.23% |      113943      8.77%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      1299510                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |      150696     26.67%     26.67% |      124080     21.96%     48.64% |      133502     23.63%     72.27% |      156683     27.73%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total       564961                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      623162     38.27%     38.27% |      634017     38.93%     77.20% |      191385     11.75%     88.95% |      179977     11.05%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      1628541                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    510267600                      
system.ruby.LD.hit_latency_hist_seqr     |   510267600    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    510267600                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    531326796                      
system.ruby.LD.latency_hist_seqr         |   531326796    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     531326796                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     21059196                      
system.ruby.LD.miss_latency_hist_seqr    |    21059196    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     21059196                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       173291                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      173291    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       173291                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       537997                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      537997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       537997                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       364706                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      364706    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       364706                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       537997                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      537997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       537997                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       537997                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      537997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       537997                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       312208                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      312208    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       312208                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       442734                      
system.ruby.RMW_Read.latency_hist_seqr   |      442734    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       442734                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       130526                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      130526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       130526                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     44693282                      
system.ruby.ST.hit_latency_hist_seqr     |    44693282    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     44693282                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     46391552                      
system.ruby.ST.latency_hist_seqr         |    46391552    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      46391552                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      1698270                      
system.ruby.ST.miss_latency_hist_seqr    |     1698270    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1698270                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.017260                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  3000.019716                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.000889                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  2999.993739                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.016466                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  3000.000693                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.008796                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4320.988298                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.003022                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999968                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 14333.338366                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003029                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999900                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.017967                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  3000.008440                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.000620                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  2999.994103                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.017328                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.966370                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.006426                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4168.735286                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.003085                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000034                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14614.371227                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.003092                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999954                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.018609                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  3000.027085                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.002912                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  2999.996142                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.017812                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.967760                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.013308                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4815.870171                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.003558                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999820                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000411                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14466.422825                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003567                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999778                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.019660                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  3000.100810                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.001293                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  2999.992168                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.018131                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.975518                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.014517                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4370.456309                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.003369                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   500.000119                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 14706.071451                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003377                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999955                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   2492724849                      
system.ruby.hit_latency_hist_seqr        |  2492724849    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   2492724849                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles          2330                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.371138                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3180.282648                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs  7994.222779                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time 15276.423984                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16559.344194                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.003045                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  6550.923261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.006267                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000004                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000616                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14160.854155                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.001173                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   573.614363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles          2959                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.372621                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  3108.602279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs 10560.111486                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 15572.716456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16869.863766                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.003022                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  6589.761278                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.006217                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000005                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000623                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14200.712954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.001163                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   563.259665                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles          1119                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.391352                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  3181.110724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs 10333.228915                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 15819.726855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 16665.697377                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.002832                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6600.348004                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.005840                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000005                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14403.784895                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000298                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   678.625280                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles          1034                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.400706                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3175.231838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs 10532.472620                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 15892.572147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.000136                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16422.014358                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.002825                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  6576.746692                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.005836                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000013                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000172                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14292.544909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000288                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   541.578913                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     2518027926                      
system.ruby.latency_hist_seqr            |  2518027926    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       2518027926                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     25303077                      
system.ruby.miss_latency_hist_seqr       |    25303077    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     25303077                      
system.ruby.network.average_flit_latency    16.113430                      
system.ruby.network.average_flit_network_latency    11.749315                      
system.ruby.network.average_flit_queueing_latency     4.364115                      
system.ruby.network.average_flit_vnet_latency |   14.819355                       |   15.574568                       |    5.091932                       |   15.401234                       |    5.599505                      
system.ruby.network.average_flit_vqueue_latency |    6.000048                       |           6                       |    6.000014                       |    1.293735                       |    1.000000                      
system.ruby.network.average_hops             1.029198                      
system.ruby.network.average_packet_latency    14.218419                      
system.ruby.network.average_packet_network_latency    10.778159                      
system.ruby.network.average_packet_queueing_latency     3.440260                      
system.ruby.network.average_packet_vnet_latency |   23.231775                       |   25.609870                       |    5.091932                       |   25.446684                       |    5.267727                      
system.ruby.network.average_packet_vqueue_latency |    6.000223                       |           6                       |    6.000014                       |    1.293735                       |    1.000000                      
system.ruby.network.avg_link_utilization     0.332791                      
system.ruby.network.avg_vc_load          |    0.127065     38.18%     38.18% |    0.014788      4.44%     42.63% |    0.014192      4.26%     46.89% |    0.014194      4.27%     51.15% |    0.011646      3.50%     54.65% |    0.001194      0.36%     55.01% |    0.001190      0.36%     55.37% |    0.001190      0.36%     55.73% |    0.026454      7.95%     63.68% |    0.002982      0.90%     64.57% |    0.002931      0.88%     65.45% |    0.002931      0.88%     66.34% |    0.024992      7.51%     73.84% |    0.005044      1.52%     75.36% |    0.002936      0.88%     76.24% |    0.002823      0.85%     77.09% |    0.056722     17.04%     94.14% |    0.006855      2.06%     96.20% |    0.006334      1.90%     98.10% |    0.006326      1.90%    100.00%
system.ruby.network.avg_vc_load::total       0.332791                      
system.ruby.network.ext_in_link_utilization    215285070                      
system.ruby.network.ext_out_link_utilization    215285070                      
system.ruby.network.flit_network_latency |  1648553968                       |   145309268                       |   116983734                       |   340826382                       |   277778687                      
system.ruby.network.flit_queueing_latency |   667465173                       |    55979442                       |   137846307                       |    28630115                       |    49607728                      
system.ruby.network.flits_injected       |   111243300     51.67%     51.67% |     9329907      4.33%     56.01% |    22974331     10.67%     66.68% |    22129810     10.28%     76.96% |    49607722     23.04%    100.00%
system.ruby.network.flits_injected::total    215285070                      
system.ruby.network.flits_received       |   111243300     51.67%     51.67% |     9329907      4.33%     56.01% |    22974331     10.67%     66.68% |    22129810     10.28%     76.96% |    49607722     23.04%    100.00%
system.ruby.network.flits_received::total    215285070                      
system.ruby.network.int_link_utilization    221570935                      
system.ruby.network.packet_network_latency |   557633236                       |    47787685                       |   116983734                       |   112626057                       |   249394944                      
system.ruby.network.packet_queueing_latency |   144023589                       |    11195922                       |   137846307                       |     5726023                       |    47343944                      
system.ruby.network.packets_injected     |    24003040     23.86%     23.86% |     1865987      1.85%     25.71% |    22974331     22.83%     48.55% |     4425962      4.40%     52.94% |    47343938     47.06%    100.00%
system.ruby.network.packets_injected::total    100613258                      
system.ruby.network.packets_received     |    24003040     23.86%     23.86% |     1865987      1.85%     25.71% |    22974331     22.83%     48.55% |     4425962      4.40%     52.94% |    47343938     47.06%    100.00%
system.ruby.network.packets_received::total    100613258                      
system.ruby.network.routers0.buffer_reads    114509875                      
system.ruby.network.routers0.buffer_writes    114509875                      
system.ruby.network.routers0.crossbar_activity    114509875                      
system.ruby.network.routers0.sw_input_arbiter_activity    114797229                      
system.ruby.network.routers0.sw_output_arbiter_activity    114509875                      
system.ruby.network.routers1.buffer_reads    112877645                      
system.ruby.network.routers1.buffer_writes    112877645                      
system.ruby.network.routers1.crossbar_activity    112877645                      
system.ruby.network.routers1.sw_input_arbiter_activity    113313949                      
system.ruby.network.routers1.sw_output_arbiter_activity    112877645                      
system.ruby.network.routers2.buffer_reads    106185063                      
system.ruby.network.routers2.buffer_writes    106185063                      
system.ruby.network.routers2.crossbar_activity    106185063                      
system.ruby.network.routers2.sw_input_arbiter_activity    106444045                      
system.ruby.network.routers2.sw_output_arbiter_activity    106185063                      
system.ruby.network.routers3.buffer_reads    103283422                      
system.ruby.network.routers3.buffer_writes    103283422                      
system.ruby.network.routers3.crossbar_activity    103283422                      
system.ruby.network.routers3.sw_input_arbiter_activity    103537981                      
system.ruby.network.routers3.sw_output_arbiter_activity    103283422                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   2518027926                      
system.ruby.outstanding_req_hist_seqr::mean     1.004222                      
system.ruby.outstanding_req_hist_seqr::gmean     1.002931                      
system.ruby.outstanding_req_hist_seqr::stdev     0.064841                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  2507396266     99.58%     99.58% |    10631660      0.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   2518027926                      
system.switch_cpus0.Branches                 36284560                       # Number of branches fetched
system.switch_cpus0.committedInsts          325634075                       # Number of instructions committed
system.switch_cpus0.committedOps            592799162                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          125175831                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               957866                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            9956214                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                30170                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.029451                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          465265069                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                71914                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.970549                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1959610664                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1901898664.029568                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    184154580                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    122473806                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     33626919                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     319001322                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            319001322                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    407784754                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    314810566                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             852116                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      57711999.970431                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    364683754                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           364683754                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    735432265                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    227282930                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          121560321                       # Number of load instructions
system.switch_cpus0.num_mem_refs            131486642                       # number of memory refs
system.switch_cpus0.num_store_insts           9926321                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      2977216      0.50%      0.50% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        233774482     39.44%     39.94% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           28771      0.00%     39.94% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            83126      0.01%     39.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       87719159     14.80%     54.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           4464      0.00%     54.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     54.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     54.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd              56      0.00%     54.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         2600385      0.44%     55.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     55.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             112      0.00%     55.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc          21171      0.00%     55.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     55.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     55.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            24      0.00%     55.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     55.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     55.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     55.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     87622185     14.78%     69.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      2630231      0.44%     70.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv           13      0.00%     70.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     43851126      7.40%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        29862976      5.04%     82.86% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        7078546      1.19%     84.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     91697345     15.47%     99.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      2847775      0.48%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         592799163                       # Class of executed instruction
system.switch_cpus1.Branches                 36934275                       # Number of branches fetched
system.switch_cpus1.committedInsts          328839734                       # Number of instructions committed
system.switch_cpus1.committedOps            597161522                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          126128948                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               976964                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           10235136                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                32039                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.030447                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          469482449                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                72810                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.969553                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1957820914                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1898212102.665371                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    187761093                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    124337453                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     34400822                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     319053166                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            319053166                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    407852918                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    314858070                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             809311                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      59608811.334629                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    369204333                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           369204333                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    742554484                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    230724811                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          122494341                       # Number of load instructions
system.switch_cpus1.num_mem_refs            132697820                       # number of memory refs
system.switch_cpus1.num_store_insts          10203479                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2832227      0.47%      0.47% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        237039065     39.69%     40.17% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           25980      0.00%     40.17% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            85183      0.01%     40.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       87729622     14.69%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           4400      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              84      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         2600743      0.44%     55.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     55.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             168      0.00%     55.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc          22057      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            38      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     55.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     87635879     14.68%     69.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.99% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      2631839      0.44%     70.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv           13      0.00%     70.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     70.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     43856406      7.34%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     77.78% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        30781963      5.15%     82.93% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7352936      1.23%     84.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     91712378     15.36%     99.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      2850543      0.48%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         597161524                       # Class of executed instruction
system.switch_cpus2.Branches                 41086841                       # Number of branches fetched
system.switch_cpus2.committedInsts          348011362                       # Number of instructions committed
system.switch_cpus2.committedOps            630160826                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          132369768                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               959401                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           12501023                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                30113                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.025236                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          495155290                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                74982                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.974764                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1957733376                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1908327380.870838                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    209922238                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    137188043                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     38189430                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     319683413                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            319683413                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    408412486                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    315321680                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1027758                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      49405995.129162                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    401798675                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           401798675                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    803544767                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    257198693                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          128752784                       # Number of load instructions
system.switch_cpus2.num_mem_refs            141223918                       # number of memory refs
system.switch_cpus2.num_store_insts          12471134                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2868577      0.46%      0.46% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        260916057     41.40%     41.86% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           66053      0.01%     41.87% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           301803      0.05%     41.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       87831930     13.94%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           3520      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             482      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     55.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         2651566      0.42%     56.28% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     56.28% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             280      0.00%     56.28% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc          68936      0.01%     56.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     56.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     56.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           222      0.00%     56.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     56.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     56.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     56.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     87642433     13.91%     70.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      2693758      0.43%     70.62% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv        20488      0.00%     70.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     43870811      6.96%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     77.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        36856027      5.85%     83.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        9489452      1.51%     84.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     91896757     14.58%     99.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      2981682      0.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         630160834                       # Class of executed instruction
system.switch_cpus3.Branches                 43044318                       # Number of branches fetched
system.switch_cpus3.committedInsts          358824137                       # Number of instructions committed
system.switch_cpus3.committedOps            649348649                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          135587909                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               941193                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           14367504                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                31015                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.006258                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          509181142                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                73394                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.993742                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1959610430                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1947346584.470727                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    217669897                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    143931879                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     39464383                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     321062243                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            321062243                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    411119414                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    316575664                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1668741                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      12263845.529273                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    419968319                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           419968319                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    839628806                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    271048441                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          131988250                       # Number of load instructions
system.switch_cpus3.num_mem_refs            146325204                       # number of memory refs
system.switch_cpus3.num_store_insts          14336954                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2911639      0.45%      0.45% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        274038265     42.20%     42.65% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          163527      0.03%     42.68% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            86850      0.01%     42.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       87821977     13.52%     56.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     56.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           4896      0.00%     56.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     56.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     56.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     56.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     56.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     56.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd            7982      0.00%     56.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         2879740      0.44%     56.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     56.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            7630      0.00%     56.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc         183950      0.03%     56.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult           5096      0.00%     56.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     56.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift          7805      0.00%     56.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     56.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     56.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     56.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     87695922     13.51%     70.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     70.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     70.20% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      3026700      0.47%     70.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv         4096      0.00%     70.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     70.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     44177555      6.80%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        40001529      6.16%     83.63% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       11198419      1.72%     85.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     91986721     14.17%     99.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      3138535      0.48%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         649348834                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          456                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          228                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 108450375.004386                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 291955240.126748                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          228    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       141500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    994626500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          228                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 954879535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  24726685501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 100043898867500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          539                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          269                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 22795254.646840                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 71534725.483992                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          269    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value       451000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    446101000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          269                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 953005894001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   6131923500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 100064367270500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          575                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          287                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 100543554.006969                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 267564593.415107                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          287    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value       290000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    992897500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          287                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 950768320501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  28856000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 100043880767500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          572                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          286                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 104306473.779720                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 267683452.291156                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          286    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       357000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    994732500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          286                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 949759172000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  29831651501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 100043914264500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 979805332501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 979805332501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 979805332501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 979805332501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       458560                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            458560                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         7165                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               7165                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       468011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               468011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       468011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              468011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      7165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000611500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             266003                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       7165                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     7165                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              511                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              544                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              491                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              508                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              429                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              501                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              533                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              463                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              480                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              409                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             422                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             507                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             300                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             418                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             353                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             296                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    72585750                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  35825000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              206929500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    10130.60                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28880.60                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    4699                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                65.58                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 7165                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   7048                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    112                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         2461                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   186.148720                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   122.330310                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   208.170753                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127         1348     54.77%     54.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191          323     13.12%     67.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255          159      6.46%     74.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319          209      8.49%     82.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383           72      2.93%     85.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447           49      1.99%     87.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511           49      1.99%     89.76% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575           29      1.18%     90.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639           34      1.38%     92.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703           34      1.38%     93.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::704-767           40      1.63%     95.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-831           24      0.98%     96.30% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::832-895           39      1.58%     97.89% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-959           39      1.58%     99.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::960-1023           13      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         2461                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                458560                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 458560                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 979804880000                       # Total gap between requests
system.mem_ctrls2.avgGap                 136748762.04                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       458560                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 468011.333260968968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         7165                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    206929500                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28880.60                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   65.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      6965281                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      6965281                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      6965281                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      6965281                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2         7165                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total         7165                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2         7165                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total         7165                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    574458335                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    574458335                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    574458335                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    574458335                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      6972446                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      6972446                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      6972446                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      6972446                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.001028                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.001028                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.001028                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.001028                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 80175.622470                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 80175.622470                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 80175.622470                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 80175.622470                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2         7165                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total         7165                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2         7165                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total         7165                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    428661835                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    428661835                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    428661835                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    428661835                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.001028                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.001028                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.001028                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.001028                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59827.192603                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59827.192603                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59827.192603                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59827.192603                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      6014443                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      6014443                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2         7165                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total         7165                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    574458335                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    574458335                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      6021608                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      6021608                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.001190                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.001190                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 80175.622470                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 80175.622470                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2         7165                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total         7165                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    428661835                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    428661835                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.001190                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.001190                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59827.192603                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59827.192603                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       950838                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       950838                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       950838                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       950838                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      5153.063424                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  100043700170500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  5153.063424                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.019657                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.019657                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024         7165                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3         1318                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         5256                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.027332                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     111566301                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      6972446                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy             7511280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             3980955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           22740900                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    77344453680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     15599745180                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    363108480960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      456086912955                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.487274                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 943856856000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  32717620000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   3230856501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            10095960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             5358540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           28417200                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    77344453680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     15871722960                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    362879436960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      456139485300                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.540930                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 943259306000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  32717620000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   3828406501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       459392                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            459392                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         7178                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               7178                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       468860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               468860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       468860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              468860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      7178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             266025                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       7178                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     7178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              526                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              561                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              487                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              503                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              423                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              508                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              536                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              453                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              484                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              412                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             413                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             510                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             303                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             420                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             356                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             283                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    68569999                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  35890000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              203157499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9552.80                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               28302.80                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    4729                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                65.88                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 7178                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   7054                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    117                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         2442                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   187.911548                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   123.436857                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   209.595132                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127         1320     54.05%     54.05% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191          332     13.60%     67.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255          151      6.18%     73.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319          222      9.09%     82.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383           61      2.50%     85.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447           58      2.38%     87.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511           41      1.68%     89.48% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575           33      1.35%     90.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639           31      1.27%     92.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703           39      1.60%     93.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767           37      1.52%     95.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-831           26      1.06%     96.27% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::832-895           40      1.64%     97.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-959           32      1.31%     99.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::960-1023           19      0.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         2442                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                459392                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 459392                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 979805119000                       # Total gap between requests
system.mem_ctrls3.avgGap                 136501131.10                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       459392                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 468860.481527876516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         7178                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    203157499                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     28302.80                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   65.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      6594975                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      6594975                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      6594975                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      6594975                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3         7178                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total         7178                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3         7178                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total         7178                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    571343322                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    571343322                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    571343322                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    571343322                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      6602153                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      6602153                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      6602153                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      6602153                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.001087                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.001087                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.001087                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.001087                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 79596.450543                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 79596.450543                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 79596.450543                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 79596.450543                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3         7178                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total         7178                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3         7178                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total         7178                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    425281822                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    425281822                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    425281822                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    425281822                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.001087                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.001087                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.001087                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.001087                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 59247.955141                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 59247.955141                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 59247.955141                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 59247.955141                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      6172677                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      6172677                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3         7178                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total         7178                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    571343322                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    571343322                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      6179855                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      6179855                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.001162                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.001162                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 79596.450543                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 79596.450543                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3         7178                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total         7178                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    425281822                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    425281822                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.001162                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.001162                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 59247.955141                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 59247.955141                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       422298                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       422298                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       422298                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       422298                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      5193.530064                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  100043699823500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  5193.530064                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.019812                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.019812                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024         7178                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3         1293                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         5304                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.027382                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     105641626                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      6602153                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy             7532700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             3996135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           22712340                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    77344453680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     15586054920                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    363119537280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      456084287055                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.484594                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 943887116000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  32717620000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT   3200596501                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy             9953160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             5271255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           28538580                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    77344453680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     15868554330                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    362882248800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      456139019805                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.540454                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 943266308000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  32717620000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   3821404501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       458304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            458304                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         7161                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               7161                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       467750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               467750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       467750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              467750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      7161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             265988                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       7161                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     7161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              501                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              555                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              424                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              525                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              449                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              411                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             414                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             301                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             349                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             292                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    67563250                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  35805000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              201832000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9434.89                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28184.89                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    4680                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                65.35                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 7161                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   7035                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    116                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         2477                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   184.894631                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.748354                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   206.554316                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127         1363     55.03%     55.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          328     13.24%     68.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          147      5.93%     74.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319          225      9.08%     83.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           57      2.30%     85.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           59      2.38%     87.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511           50      2.02%     89.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575           24      0.97%     90.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639           34      1.37%     92.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703           45      1.82%     94.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::704-767           33      1.33%     95.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831           28      1.13%     96.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::832-895           26      1.05%     97.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-959           48      1.94%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::960-1023           10      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         2477                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                458304                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 458304                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 979804887000                       # Total gap between requests
system.mem_ctrls0.avgGap                 136825148.30                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       458304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 467750.056871151261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         7161                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    201832000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28184.89                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   65.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      5914707                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      5914707                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      5914707                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      5914707                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0         7161                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total         7161                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0         7161                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total         7161                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    569174339                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    569174339                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    569174339                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    569174339                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      5921868                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      5921868                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      5921868                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      5921868                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.001209                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.001209                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.001209                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.001209                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79482.521854                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79482.521854                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79482.521854                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79482.521854                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0         7161                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total         7161                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0         7161                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total         7161                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    423446341                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    423446341                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    423446341                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    423446341                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.001209                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.001209                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.001209                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.001209                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59132.291719                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59132.291719                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59132.291719                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59132.291719                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      5624645                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      5624645                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0         7161                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total         7161                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    569174339                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    569174339                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      5631806                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      5631806                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.001272                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.001272                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79482.521854                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79482.521854                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0         7161                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total         7161                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    423446341                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    423446341                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.001272                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.001272                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59132.291719                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59132.291719                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       290062                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       290062                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       290062                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       290062                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      5146.060811                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  100043699929500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  5146.060811                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.019631                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.019631                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024         7161                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3         1318                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         5248                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.027317                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      94757049                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      5921868                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy             7668360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             4068240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           22826580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    77344453680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     15596840460                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    363110978400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      456086835720                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.487195                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 943863302000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  32717620000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   3224410501                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            10045980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             5331975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           28302960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    77344453680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     15847529880                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    362899912800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      456135577275                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.536941                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 943312427750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  32717620000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   3775284751                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       456832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            456832                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         7138                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               7138                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       466248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               466248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       466248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              466248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      7138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             265941                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       7138                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     7138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              534                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              494                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              497                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              520                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              453                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              491                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              405                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             414                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             505                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             295                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             431                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             349                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             290                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    68903250                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  35690000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              202740750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9653.02                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28403.02                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    4754                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.60                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 7138                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   7030                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    104                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         2380                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   191.838655                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   125.672732                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   212.032628                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1266     53.19%     53.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          471     19.79%     72.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          277     11.64%     84.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          114      4.79%     89.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           58      2.44%     91.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           77      3.24%     95.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           57      2.39%     97.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           59      2.48%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         2380                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                456832                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 456832                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 979801673000                       # Total gap between requests
system.mem_ctrls1.avgGap                 137265574.81                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       456832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 466247.717629699444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         7138                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    202740750                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28403.02                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   66.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      6037893                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      6037893                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      6037893                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      6037893                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1         7138                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total         7138                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1         7138                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total         7138                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    568865362                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    568865362                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    568865362                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    568865362                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      6045031                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      6045031                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      6045031                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      6045031                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.001181                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.001181                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.001181                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.001181                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79695.343514                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79695.343514                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79695.343514                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79695.343514                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1         7138                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total         7138                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1         7138                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total         7138                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    423637112                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    423637112                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    423637112                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    423637112                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.001181                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.001181                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.001181                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.001181                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59349.553376                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59349.553376                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59349.553376                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59349.553376                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      5835638                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      5835638                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1         7138                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total         7138                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    568865362                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    568865362                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      5842776                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      5842776                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.001222                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.001222                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79695.343514                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79695.343514                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1         7138                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total         7138                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    423637112                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    423637112                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.001222                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.001222                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59349.553376                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59349.553376                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       202255                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       202255                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       202255                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       202255                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      5163.035747                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  100043699825500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  5163.035747                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.019695                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.019695                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024         7138                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3         1287                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         5269                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.027229                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      96727634                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      6045031                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy             7404180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             3924030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           22705200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    77344453680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     15594657930                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    363112897440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      456086042460                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.486385                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 943868333500                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  32717620000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   3219379001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             9617580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             5108070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           28260120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    77344453680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     15852847410                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    362895433440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      456135720300                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.537087                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 943300679750                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  32717620000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   3787032751                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 1334                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1334                       # Transaction distribution
system.iobus.trans_dist::WriteReq                8243                       # Transaction distribution
system.iobus.trans_dist::WriteResp               8243                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3926                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         4412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         4608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         5352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         4224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   19154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          428                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          428                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         7852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         8824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          427                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7380                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         8623                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         9216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        10698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         8448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    37021                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101023505088001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             5518543                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             5113063                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              546000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             5071097                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             3270000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3916000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             4197000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              160000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             3421000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             5014035                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
