

================================================================
== Vivado HLS Report for 'rotate_half'
================================================================
* Date:           Thu Dec  5 02:39:34 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.501 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1569|     1569| 15.690 us | 15.690 us |  1569|  1569|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h1   |     1568|     1568|        98|          -|          -|    16|    no    |
        | + l_S_d_0_d1  |       96|       96|         2|          -|          -|    48|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    136|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|     161|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     161|    181|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln248_fu_167_p2    |     +    |      0|  0|  15|           6|           1|
    |add_ln249_1_fu_183_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln249_fu_173_p2    |     +    |      0|  0|  15|           7|           6|
    |add_ln252_fu_197_p2    |     +    |      0|  0|  12|          12|          12|
    |h1_fu_125_p2           |     +    |      0|  0|  15|           5|           1|
    |sub_ln249_fu_151_p2    |     -    |      0|  0|  12|          12|          12|
    |icmp_ln246_fu_119_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln248_fu_161_p2   |   icmp   |      0|  0|  11|           6|           6|
    |xor_ln250_fu_211_p2    |    xor   |      0|  0|  33|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 136|          97|          89|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |d1_0_0_reg_108  |   9|          2|    6|         12|
    |h1_0_reg_97     |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           |  45|          9|   12|         27|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln248_reg_239   |   6|   0|    6|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |d1_0_0_reg_108      |   6|   0|    6|          0|
    |h1_0_reg_97         |   5|   0|    5|          0|
    |h1_reg_225          |   5|   0|    5|          0|
    |sext_ln249_reg_244  |  64|   0|   64|          0|
    |sext_ln252_reg_254  |  64|   0|   64|          0|
    |sub_ln249_reg_230   |   7|   0|   12|          5|
    +--------------------+----+----+-----+-----------+
    |Total               | 161|   0|  166|          5|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_done          | out |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  rotate_half | return value |
|v152_0_address0  | out |   11|  ap_memory |    v152_0    |     array    |
|v152_0_ce0       | out |    1|  ap_memory |    v152_0    |     array    |
|v152_0_q0        |  in |   32|  ap_memory |    v152_0    |     array    |
|v152_0_address1  | out |   11|  ap_memory |    v152_0    |     array    |
|v152_0_ce1       | out |    1|  ap_memory |    v152_0    |     array    |
|v152_0_q1        |  in |   32|  ap_memory |    v152_0    |     array    |
|v153_0_address0  | out |   11|  ap_memory |    v153_0    |     array    |
|v153_0_ce0       | out |    1|  ap_memory |    v153_0    |     array    |
|v153_0_we0       | out |    1|  ap_memory |    v153_0    |     array    |
|v153_0_d0        | out |   32|  ap_memory |    v153_0    |     array    |
|v153_0_address1  | out |   11|  ap_memory |    v153_0    |     array    |
|v153_0_ce1       | out |    1|  ap_memory |    v153_0    |     array    |
|v153_0_we1       | out |    1|  ap_memory |    v153_0    |     array    |
|v153_0_d1        | out |   32|  ap_memory |    v153_0    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

