// Seed: 1558018962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_26 = 1, id_27;
  reg id_28, id_29;
  assign id_11 = 1;
  assign id_19 = 1;
  reg id_30;
  always @(id_9) id_30 <= id_28;
  wire id_31, id_32, id_33, id_34, id_35, id_36, id_37, id_38;
  wire id_39;
  assign id_11 = (1) == 1;
  wire id_40;
  wire id_41;
  wire id_42;
  wand id_43 = 1, id_44;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1,
    input tri1 id_2#(.id_4(1))
);
  id_5(
      .id_0(1), .id_1(1 & 1), .id_2(id_2), .id_3(1), .id_4(1), .id_5(~1 & id_4)
  ); module_0(
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
