# 100daysofVerilog
100 days of Verilog codes from beginner level to advanced.

Day-1 Basic Logic gates  
Day-2 Binary to Gray, Gray to binaru converter (4 bits)  
Day-3 BCD to XS3 Converter, XS3 to BCD converter (4 bits)  
Day-4 Half Adder, Subtractor  
Day-5 Full Adder, Subtractor  
Day-6 Encoder 8x3, Decoder 3x8  
Day-7 Mux 4:1, Demux 1  
Day-8 Latches (D, SR, JK)  
Day-9 FlipFlops (D,SR,JK)  
Day-10 Aynchronous up/down counter (3 bit) , Johnson Counter  
Day-11 Clock Divider  
Day-12 PWM Generator  
Day-13 Traffic Light Controller  
Day-14 Universal Shift Register  
Day-15 Arithmetic and Logical Unit (ALU)  
Day-16 Moore Sequence Detector FSM "10101"  
Day-17 Mealy Sequence Detector FSM "10101"   
Day-18 Moore Sequence Detector FSM "1011"  
Day-19 Mealy Sequence Detector FSM "1011"  
Day-20 UART Transmitter  
Day-21 UART Reciever  
Day-22 Synchronous FIFO Memory  
Day-23 Single Port RAM  
Day-24 Two Port RAM  
