digraph "0_u-boot_master_2" {
"1000189" [label="(MethodReturn,int)"];
"1000110" [label="(MethodParameterIn,void)"];
"1000243" [label="(MethodParameterOut,void)"];
"1000122" [label="(ControlStructure,if (fpga_done()))"];
"1000124" [label="(Block,)"];
"1000123" [label="(Call,fpga_done())"];
"1000125" [label="(Call,printf(\"PCIe FPGA config: skipped\n\"))"];
"1000126" [label="(Literal,\"PCIe FPGA config: skipped\n\")"];
"1000129" [label="(Literal,1)"];
"1000127" [label="(Call,skip = 1)"];
"1000128" [label="(Identifier,skip)"];
"1000131" [label="(Literal,0)"];
"1000130" [label="(Return,return 0;)"];
"1000132" [label="(ControlStructure,if (check_boco2()))"];
"1000134" [label="(Block,)"];
"1000133" [label="(Call,check_boco2())"];
"1000111" [label="(Block,)"];
"1000135" [label="(Call,ret = boco_clear_bits(SPI_REG, CFG_EEPROM))"];
"1000136" [label="(Identifier,ret)"];
"1000138" [label="(Identifier,SPI_REG)"];
"1000139" [label="(Identifier,CFG_EEPROM)"];
"1000137" [label="(Call,boco_clear_bits(SPI_REG, CFG_EEPROM))"];
"1000140" [label="(ControlStructure,if (ret))"];
"1000141" [label="(Identifier,ret)"];
"1000143" [label="(Identifier,ret)"];
"1000142" [label="(Return,return ret;)"];
"1000144" [label="(Call,ret = boco_clear_bits(SPI_REG, FPGA_PROG | FPGA_INIT_B))"];
"1000145" [label="(Identifier,ret)"];
"1000147" [label="(Identifier,SPI_REG)"];
"1000148" [label="(Call,FPGA_PROG | FPGA_INIT_B)"];
"1000149" [label="(Identifier,FPGA_PROG)"];
"1000150" [label="(Identifier,FPGA_INIT_B)"];
"1000146" [label="(Call,boco_clear_bits(SPI_REG, FPGA_PROG | FPGA_INIT_B))"];
"1000151" [label="(ControlStructure,if (ret))"];
"1000152" [label="(Identifier,ret)"];
"1000154" [label="(Identifier,ret)"];
"1000153" [label="(Return,return ret;)"];
"1000115" [label="(Literal,0)"];
"1000113" [label="(Call,ret = 0)"];
"1000114" [label="(Identifier,ret)"];
"1000155" [label="(Call,udelay(10))"];
"1000156" [label="(Literal,10)"];
"1000157" [label="(Call,ret = boco_set_bits(SPI_REG, FPGA_PROG))"];
"1000158" [label="(Identifier,ret)"];
"1000160" [label="(Identifier,SPI_REG)"];
"1000161" [label="(Identifier,FPGA_PROG)"];
"1000159" [label="(Call,boco_set_bits(SPI_REG, FPGA_PROG))"];
"1000162" [label="(ControlStructure,if (ret))"];
"1000163" [label="(Identifier,ret)"];
"1000165" [label="(Identifier,ret)"];
"1000164" [label="(Return,return ret;)"];
"1000166" [label="(Call,ret = boco_set_bits(SPI_REG, FPGA_INIT_B))"];
"1000167" [label="(Identifier,ret)"];
"1000169" [label="(Identifier,SPI_REG)"];
"1000170" [label="(Identifier,FPGA_INIT_B)"];
"1000168" [label="(Call,boco_set_bits(SPI_REG, FPGA_INIT_B))"];
"1000171" [label="(ControlStructure,if (ret))"];
"1000172" [label="(Identifier,ret)"];
"1000174" [label="(Identifier,ret)"];
"1000173" [label="(Return,return ret;)"];
"1000175" [label="(ControlStructure,else)"];
"1000176" [label="(Block,)"];
"1000177" [label="(Call,kw_gpio_set_valid(KM_XLX_PROGRAM_B_PIN, 1))"];
"1000178" [label="(Identifier,KM_XLX_PROGRAM_B_PIN)"];
"1000179" [label="(Literal,1)"];
"1000180" [label="(Call,kw_gpio_direction_output(KM_XLX_PROGRAM_B_PIN, 0))"];
"1000181" [label="(Identifier,KM_XLX_PROGRAM_B_PIN)"];
"1000182" [label="(Literal,0)"];
"1000183" [label="(Call,udelay(10))"];
"1000184" [label="(Literal,10)"];
"1000185" [label="(Call,kw_gpio_direction_input(KM_XLX_PROGRAM_B_PIN))"];
"1000186" [label="(Identifier,KM_XLX_PROGRAM_B_PIN)"];
"1000116" [label="(Call,skip = 0)"];
"1000117" [label="(Identifier,skip)"];
"1000118" [label="(Literal,0)"];
"1000187" [label="(Return,return 0;)"];
"1000188" [label="(Literal,0)"];
"1000119" [label="(Call,skip = 0)"];
"1000120" [label="(Identifier,skip)"];
"1000121" [label="(Literal,0)"];
"1000189" -> "1000109"  [label="AST: "];
"1000189" -> "1000130"  [label="CFG: "];
"1000189" -> "1000142"  [label="CFG: "];
"1000189" -> "1000153"  [label="CFG: "];
"1000189" -> "1000164"  [label="CFG: "];
"1000189" -> "1000173"  [label="CFG: "];
"1000189" -> "1000187"  [label="CFG: "];
"1000157" -> "1000189"  [label="DDG: boco_set_bits(SPI_REG, FPGA_PROG)"];
"1000157" -> "1000189"  [label="DDG: ret"];
"1000125" -> "1000189"  [label="DDG: printf(\\"PCIe FPGA config: skipped\n\\")"];
"1000185" -> "1000189"  [label="DDG: kw_gpio_direction_input(KM_XLX_PROGRAM_B_PIN)"];
"1000185" -> "1000189"  [label="DDG: KM_XLX_PROGRAM_B_PIN"];
"1000168" -> "1000189"  [label="DDG: SPI_REG"];
"1000168" -> "1000189"  [label="DDG: FPGA_INIT_B"];
"1000180" -> "1000189"  [label="DDG: kw_gpio_direction_output(KM_XLX_PROGRAM_B_PIN, 0)"];
"1000133" -> "1000189"  [label="DDG: check_boco2()"];
"1000144" -> "1000189"  [label="DDG: boco_clear_bits(SPI_REG, FPGA_PROG | FPGA_INIT_B)"];
"1000144" -> "1000189"  [label="DDG: ret"];
"1000135" -> "1000189"  [label="DDG: boco_clear_bits(SPI_REG, CFG_EEPROM)"];
"1000135" -> "1000189"  [label="DDG: ret"];
"1000166" -> "1000189"  [label="DDG: boco_set_bits(SPI_REG, FPGA_INIT_B)"];
"1000166" -> "1000189"  [label="DDG: ret"];
"1000113" -> "1000189"  [label="DDG: ret"];
"1000159" -> "1000189"  [label="DDG: SPI_REG"];
"1000159" -> "1000189"  [label="DDG: FPGA_PROG"];
"1000123" -> "1000189"  [label="DDG: fpga_done()"];
"1000137" -> "1000189"  [label="DDG: CFG_EEPROM"];
"1000137" -> "1000189"  [label="DDG: SPI_REG"];
"1000155" -> "1000189"  [label="DDG: udelay(10)"];
"1000148" -> "1000189"  [label="DDG: FPGA_PROG"];
"1000148" -> "1000189"  [label="DDG: FPGA_INIT_B"];
"1000146" -> "1000189"  [label="DDG: FPGA_PROG | FPGA_INIT_B"];
"1000146" -> "1000189"  [label="DDG: SPI_REG"];
"1000110" -> "1000189"  [label="DDG: <anonymous>"];
"1000119" -> "1000189"  [label="DDG: skip"];
"1000177" -> "1000189"  [label="DDG: kw_gpio_set_valid(KM_XLX_PROGRAM_B_PIN, 1)"];
"1000127" -> "1000189"  [label="DDG: skip"];
"1000183" -> "1000189"  [label="DDG: udelay(10)"];
"1000173" -> "1000189"  [label="DDG: <RET>"];
"1000187" -> "1000189"  [label="DDG: <RET>"];
"1000153" -> "1000189"  [label="DDG: <RET>"];
"1000142" -> "1000189"  [label="DDG: <RET>"];
"1000130" -> "1000189"  [label="DDG: <RET>"];
"1000164" -> "1000189"  [label="DDG: <RET>"];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000189"  [label="DDG: <anonymous>"];
"1000243" -> "1000109"  [label="AST: "];
"1000122" -> "1000111"  [label="AST: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000125" -> "1000124"  [label="AST: "];
"1000127" -> "1000124"  [label="AST: "];
"1000130" -> "1000124"  [label="AST: "];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000119"  [label="CFG: "];
"1000126" -> "1000123"  [label="CFG: "];
"1000133" -> "1000123"  [label="CFG: "];
"1000123" -> "1000189"  [label="DDG: fpga_done()"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000128" -> "1000125"  [label="CFG: "];
"1000125" -> "1000189"  [label="DDG: printf(\\"PCIe FPGA config: skipped\n\\")"];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000123"  [label="CFG: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000129" -> "1000127"  [label="AST: "];
"1000129" -> "1000128"  [label="CFG: "];
"1000127" -> "1000129"  [label="CFG: "];
"1000127" -> "1000124"  [label="AST: "];
"1000127" -> "1000129"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000129" -> "1000127"  [label="AST: "];
"1000131" -> "1000127"  [label="CFG: "];
"1000127" -> "1000189"  [label="DDG: skip"];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000125"  [label="CFG: "];
"1000129" -> "1000128"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000127"  [label="CFG: "];
"1000130" -> "1000131"  [label="CFG: "];
"1000131" -> "1000130"  [label="DDG: 0"];
"1000130" -> "1000124"  [label="AST: "];
"1000130" -> "1000131"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000189" -> "1000130"  [label="CFG: "];
"1000130" -> "1000189"  [label="DDG: <RET>"];
"1000131" -> "1000130"  [label="DDG: 0"];
"1000132" -> "1000111"  [label="AST: "];
"1000133" -> "1000132"  [label="AST: "];
"1000134" -> "1000132"  [label="AST: "];
"1000175" -> "1000132"  [label="AST: "];
"1000134" -> "1000132"  [label="AST: "];
"1000135" -> "1000134"  [label="AST: "];
"1000140" -> "1000134"  [label="AST: "];
"1000144" -> "1000134"  [label="AST: "];
"1000151" -> "1000134"  [label="AST: "];
"1000155" -> "1000134"  [label="AST: "];
"1000157" -> "1000134"  [label="AST: "];
"1000162" -> "1000134"  [label="AST: "];
"1000166" -> "1000134"  [label="AST: "];
"1000171" -> "1000134"  [label="AST: "];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000123"  [label="CFG: "];
"1000136" -> "1000133"  [label="CFG: "];
"1000178" -> "1000133"  [label="CFG: "];
"1000133" -> "1000189"  [label="DDG: check_boco2()"];
"1000111" -> "1000109"  [label="AST: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000116" -> "1000111"  [label="AST: "];
"1000119" -> "1000111"  [label="AST: "];
"1000122" -> "1000111"  [label="AST: "];
"1000132" -> "1000111"  [label="AST: "];
"1000187" -> "1000111"  [label="AST: "];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000137" -> "1000135"  [label="AST: "];
"1000141" -> "1000135"  [label="CFG: "];
"1000135" -> "1000189"  [label="DDG: boco_clear_bits(SPI_REG, CFG_EEPROM)"];
"1000135" -> "1000189"  [label="DDG: ret"];
"1000137" -> "1000135"  [label="DDG: SPI_REG"];
"1000137" -> "1000135"  [label="DDG: CFG_EEPROM"];
"1000135" -> "1000142"  [label="DDG: ret"];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000133"  [label="CFG: "];
"1000138" -> "1000136"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000138" -> "1000136"  [label="CFG: "];
"1000139" -> "1000138"  [label="CFG: "];
"1000139" -> "1000137"  [label="AST: "];
"1000139" -> "1000138"  [label="CFG: "];
"1000137" -> "1000139"  [label="CFG: "];
"1000137" -> "1000135"  [label="AST: "];
"1000137" -> "1000139"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000139" -> "1000137"  [label="AST: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000137" -> "1000189"  [label="DDG: CFG_EEPROM"];
"1000137" -> "1000189"  [label="DDG: SPI_REG"];
"1000137" -> "1000135"  [label="DDG: SPI_REG"];
"1000137" -> "1000135"  [label="DDG: CFG_EEPROM"];
"1000137" -> "1000146"  [label="DDG: SPI_REG"];
"1000140" -> "1000134"  [label="AST: "];
"1000141" -> "1000140"  [label="AST: "];
"1000142" -> "1000140"  [label="AST: "];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000135"  [label="CFG: "];
"1000143" -> "1000141"  [label="CFG: "];
"1000145" -> "1000141"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000141"  [label="CFG: "];
"1000142" -> "1000143"  [label="CFG: "];
"1000143" -> "1000142"  [label="DDG: ret"];
"1000142" -> "1000140"  [label="AST: "];
"1000142" -> "1000143"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000189" -> "1000142"  [label="CFG: "];
"1000142" -> "1000189"  [label="DDG: <RET>"];
"1000143" -> "1000142"  [label="DDG: ret"];
"1000135" -> "1000142"  [label="DDG: ret"];
"1000144" -> "1000134"  [label="AST: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000152" -> "1000144"  [label="CFG: "];
"1000144" -> "1000189"  [label="DDG: boco_clear_bits(SPI_REG, FPGA_PROG | FPGA_INIT_B)"];
"1000144" -> "1000189"  [label="DDG: ret"];
"1000146" -> "1000144"  [label="DDG: SPI_REG"];
"1000146" -> "1000144"  [label="DDG: FPGA_PROG | FPGA_INIT_B"];
"1000144" -> "1000153"  [label="DDG: ret"];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000141"  [label="CFG: "];
"1000147" -> "1000145"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000147" -> "1000145"  [label="CFG: "];
"1000149" -> "1000147"  [label="CFG: "];
"1000148" -> "1000146"  [label="AST: "];
"1000148" -> "1000150"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000150" -> "1000148"  [label="AST: "];
"1000146" -> "1000148"  [label="CFG: "];
"1000148" -> "1000189"  [label="DDG: FPGA_PROG"];
"1000148" -> "1000189"  [label="DDG: FPGA_INIT_B"];
"1000148" -> "1000146"  [label="DDG: FPGA_PROG"];
"1000148" -> "1000146"  [label="DDG: FPGA_INIT_B"];
"1000148" -> "1000159"  [label="DDG: FPGA_PROG"];
"1000148" -> "1000168"  [label="DDG: FPGA_INIT_B"];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000147"  [label="CFG: "];
"1000150" -> "1000149"  [label="CFG: "];
"1000150" -> "1000148"  [label="AST: "];
"1000150" -> "1000149"  [label="CFG: "];
"1000148" -> "1000150"  [label="CFG: "];
"1000146" -> "1000144"  [label="AST: "];
"1000146" -> "1000148"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000148" -> "1000146"  [label="AST: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000146" -> "1000189"  [label="DDG: FPGA_PROG | FPGA_INIT_B"];
"1000146" -> "1000189"  [label="DDG: SPI_REG"];
"1000146" -> "1000144"  [label="DDG: SPI_REG"];
"1000146" -> "1000144"  [label="DDG: FPGA_PROG | FPGA_INIT_B"];
"1000137" -> "1000146"  [label="DDG: SPI_REG"];
"1000148" -> "1000146"  [label="DDG: FPGA_PROG"];
"1000148" -> "1000146"  [label="DDG: FPGA_INIT_B"];
"1000146" -> "1000159"  [label="DDG: SPI_REG"];
"1000151" -> "1000134"  [label="AST: "];
"1000152" -> "1000151"  [label="AST: "];
"1000153" -> "1000151"  [label="AST: "];
"1000152" -> "1000151"  [label="AST: "];
"1000152" -> "1000144"  [label="CFG: "];
"1000154" -> "1000152"  [label="CFG: "];
"1000156" -> "1000152"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000152"  [label="CFG: "];
"1000153" -> "1000154"  [label="CFG: "];
"1000154" -> "1000153"  [label="DDG: ret"];
"1000153" -> "1000151"  [label="AST: "];
"1000153" -> "1000154"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000189" -> "1000153"  [label="CFG: "];
"1000153" -> "1000189"  [label="DDG: <RET>"];
"1000154" -> "1000153"  [label="DDG: ret"];
"1000144" -> "1000153"  [label="DDG: ret"];
"1000115" -> "1000113"  [label="AST: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000113" -> "1000111"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000117" -> "1000113"  [label="CFG: "];
"1000113" -> "1000189"  [label="DDG: ret"];
"1000114" -> "1000113"  [label="AST: "];
"1000114" -> "1000109"  [label="CFG: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000155" -> "1000134"  [label="AST: "];
"1000155" -> "1000156"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000158" -> "1000155"  [label="CFG: "];
"1000155" -> "1000189"  [label="DDG: udelay(10)"];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000152"  [label="CFG: "];
"1000155" -> "1000156"  [label="CFG: "];
"1000157" -> "1000134"  [label="AST: "];
"1000157" -> "1000159"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000159" -> "1000157"  [label="AST: "];
"1000163" -> "1000157"  [label="CFG: "];
"1000157" -> "1000189"  [label="DDG: boco_set_bits(SPI_REG, FPGA_PROG)"];
"1000157" -> "1000189"  [label="DDG: ret"];
"1000159" -> "1000157"  [label="DDG: SPI_REG"];
"1000159" -> "1000157"  [label="DDG: FPGA_PROG"];
"1000157" -> "1000164"  [label="DDG: ret"];
"1000158" -> "1000157"  [label="AST: "];
"1000158" -> "1000155"  [label="CFG: "];
"1000160" -> "1000158"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000158"  [label="CFG: "];
"1000161" -> "1000160"  [label="CFG: "];
"1000161" -> "1000159"  [label="AST: "];
"1000161" -> "1000160"  [label="CFG: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000159" -> "1000157"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000161" -> "1000159"  [label="AST: "];
"1000157" -> "1000159"  [label="CFG: "];
"1000159" -> "1000189"  [label="DDG: SPI_REG"];
"1000159" -> "1000189"  [label="DDG: FPGA_PROG"];
"1000159" -> "1000157"  [label="DDG: SPI_REG"];
"1000159" -> "1000157"  [label="DDG: FPGA_PROG"];
"1000146" -> "1000159"  [label="DDG: SPI_REG"];
"1000148" -> "1000159"  [label="DDG: FPGA_PROG"];
"1000159" -> "1000168"  [label="DDG: SPI_REG"];
"1000162" -> "1000134"  [label="AST: "];
"1000163" -> "1000162"  [label="AST: "];
"1000164" -> "1000162"  [label="AST: "];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000157"  [label="CFG: "];
"1000165" -> "1000163"  [label="CFG: "];
"1000167" -> "1000163"  [label="CFG: "];
"1000165" -> "1000164"  [label="AST: "];
"1000165" -> "1000163"  [label="CFG: "];
"1000164" -> "1000165"  [label="CFG: "];
"1000165" -> "1000164"  [label="DDG: ret"];
"1000164" -> "1000162"  [label="AST: "];
"1000164" -> "1000165"  [label="CFG: "];
"1000165" -> "1000164"  [label="AST: "];
"1000189" -> "1000164"  [label="CFG: "];
"1000164" -> "1000189"  [label="DDG: <RET>"];
"1000165" -> "1000164"  [label="DDG: ret"];
"1000157" -> "1000164"  [label="DDG: ret"];
"1000166" -> "1000134"  [label="AST: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000168" -> "1000166"  [label="AST: "];
"1000172" -> "1000166"  [label="CFG: "];
"1000166" -> "1000189"  [label="DDG: boco_set_bits(SPI_REG, FPGA_INIT_B)"];
"1000166" -> "1000189"  [label="DDG: ret"];
"1000168" -> "1000166"  [label="DDG: SPI_REG"];
"1000168" -> "1000166"  [label="DDG: FPGA_INIT_B"];
"1000166" -> "1000173"  [label="DDG: ret"];
"1000167" -> "1000166"  [label="AST: "];
"1000167" -> "1000163"  [label="CFG: "];
"1000169" -> "1000167"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000169" -> "1000167"  [label="CFG: "];
"1000170" -> "1000169"  [label="CFG: "];
"1000170" -> "1000168"  [label="AST: "];
"1000170" -> "1000169"  [label="CFG: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000168" -> "1000166"  [label="AST: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000170" -> "1000168"  [label="AST: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000168" -> "1000189"  [label="DDG: SPI_REG"];
"1000168" -> "1000189"  [label="DDG: FPGA_INIT_B"];
"1000168" -> "1000166"  [label="DDG: SPI_REG"];
"1000168" -> "1000166"  [label="DDG: FPGA_INIT_B"];
"1000159" -> "1000168"  [label="DDG: SPI_REG"];
"1000148" -> "1000168"  [label="DDG: FPGA_INIT_B"];
"1000171" -> "1000134"  [label="AST: "];
"1000172" -> "1000171"  [label="AST: "];
"1000173" -> "1000171"  [label="AST: "];
"1000172" -> "1000171"  [label="AST: "];
"1000172" -> "1000166"  [label="CFG: "];
"1000174" -> "1000172"  [label="CFG: "];
"1000188" -> "1000172"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000172"  [label="CFG: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000174" -> "1000173"  [label="DDG: ret"];
"1000173" -> "1000171"  [label="AST: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000189" -> "1000173"  [label="CFG: "];
"1000173" -> "1000189"  [label="DDG: <RET>"];
"1000174" -> "1000173"  [label="DDG: ret"];
"1000166" -> "1000173"  [label="DDG: ret"];
"1000175" -> "1000132"  [label="AST: "];
"1000176" -> "1000175"  [label="AST: "];
"1000176" -> "1000175"  [label="AST: "];
"1000177" -> "1000176"  [label="AST: "];
"1000180" -> "1000176"  [label="AST: "];
"1000183" -> "1000176"  [label="AST: "];
"1000185" -> "1000176"  [label="AST: "];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000179"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="AST: "];
"1000181" -> "1000177"  [label="CFG: "];
"1000177" -> "1000189"  [label="DDG: kw_gpio_set_valid(KM_XLX_PROGRAM_B_PIN, 1)"];
"1000177" -> "1000180"  [label="DDG: KM_XLX_PROGRAM_B_PIN"];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000133"  [label="CFG: "];
"1000179" -> "1000178"  [label="CFG: "];
"1000179" -> "1000177"  [label="AST: "];
"1000179" -> "1000178"  [label="CFG: "];
"1000177" -> "1000179"  [label="CFG: "];
"1000180" -> "1000176"  [label="AST: "];
"1000180" -> "1000182"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000182" -> "1000180"  [label="AST: "];
"1000184" -> "1000180"  [label="CFG: "];
"1000180" -> "1000189"  [label="DDG: kw_gpio_direction_output(KM_XLX_PROGRAM_B_PIN, 0)"];
"1000177" -> "1000180"  [label="DDG: KM_XLX_PROGRAM_B_PIN"];
"1000180" -> "1000185"  [label="DDG: KM_XLX_PROGRAM_B_PIN"];
"1000181" -> "1000180"  [label="AST: "];
"1000181" -> "1000177"  [label="CFG: "];
"1000182" -> "1000181"  [label="CFG: "];
"1000182" -> "1000180"  [label="AST: "];
"1000182" -> "1000181"  [label="CFG: "];
"1000180" -> "1000182"  [label="CFG: "];
"1000183" -> "1000176"  [label="AST: "];
"1000183" -> "1000184"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000186" -> "1000183"  [label="CFG: "];
"1000183" -> "1000189"  [label="DDG: udelay(10)"];
"1000184" -> "1000183"  [label="AST: "];
"1000184" -> "1000180"  [label="CFG: "];
"1000183" -> "1000184"  [label="CFG: "];
"1000185" -> "1000176"  [label="AST: "];
"1000185" -> "1000186"  [label="CFG: "];
"1000186" -> "1000185"  [label="AST: "];
"1000188" -> "1000185"  [label="CFG: "];
"1000185" -> "1000189"  [label="DDG: kw_gpio_direction_input(KM_XLX_PROGRAM_B_PIN)"];
"1000185" -> "1000189"  [label="DDG: KM_XLX_PROGRAM_B_PIN"];
"1000180" -> "1000185"  [label="DDG: KM_XLX_PROGRAM_B_PIN"];
"1000186" -> "1000185"  [label="AST: "];
"1000186" -> "1000183"  [label="CFG: "];
"1000185" -> "1000186"  [label="CFG: "];
"1000116" -> "1000111"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000120" -> "1000116"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000113"  [label="CFG: "];
"1000118" -> "1000117"  [label="CFG: "];
"1000118" -> "1000116"  [label="AST: "];
"1000118" -> "1000117"  [label="CFG: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000187" -> "1000111"  [label="AST: "];
"1000187" -> "1000188"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000189" -> "1000187"  [label="CFG: "];
"1000187" -> "1000189"  [label="DDG: <RET>"];
"1000188" -> "1000187"  [label="DDG: 0"];
"1000188" -> "1000187"  [label="AST: "];
"1000188" -> "1000172"  [label="CFG: "];
"1000188" -> "1000185"  [label="CFG: "];
"1000187" -> "1000188"  [label="CFG: "];
"1000188" -> "1000187"  [label="DDG: 0"];
"1000119" -> "1000111"  [label="AST: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000121" -> "1000119"  [label="AST: "];
"1000123" -> "1000119"  [label="CFG: "];
"1000119" -> "1000189"  [label="DDG: skip"];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000116"  [label="CFG: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000121" -> "1000119"  [label="AST: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000119" -> "1000121"  [label="CFG: "];
}
