m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/simulation/modelsim
vhard_block
Z1 !s110 1624058585
!i10b 1
!s100 TRnY9g>TlBjNMbIQRhzWU3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IJ<]J=E>Bez4?Fg;9[EI]63
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1623973355
Z5 84-bit_logic_processor_schematic.vo
Z6 F4-bit_logic_processor_schematic.vo
!i122 0
L0 1559 45
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1624058585.000000
Z9 !s107 4-bit_logic_processor_schematic.vo|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|4-bit_logic_processor_schematic.vo|
!i113 1
Z11 o-vlog01compat -work work
Z12 !s92 -vlog01compat -work work +incdir+.
Z13 tCvgOpt 0
vlogic_processor_4_bit_schematic
R1
!i10b 1
!s100 ;`a0OW:U;TRehSGhG]1WK2
R2
I9?LVc86:>lai^EY9fekNI3
R3
R0
R4
R5
R6
!i122 0
L0 32 1526
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vlogic_processor_4_bit_testbench
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R1
!i10b 1
!s100 UchF^i[C@@mPhATMhJCzZ1
R2
I53JZY>;]EYQ`A0I2h1o<43
R3
S1
R0
w1624058563
8C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_testbench.sv
FC:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_testbench.sv
!i122 1
L0 1 112
R7
r1
!s85 0
31
R8
!s107 C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic|C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic/logic_processor_4_bit_testbench.sv|
!i113 1
o-sv -work work
!s92 -sv -work work {+incdir+C:/Users/Marco Reus/Documents/ECE385/4-bit_logic_processor_schematic}
R13
