#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x571fdca8dc50 .scope module, "SCICA_CORDIC_wrapper" "SCICA_CORDIC_wrapper" 2 22;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 2 "scica_stage_in";
    .port_info 3 /INPUT 1 "evd_cordic_vec_en";
    .port_info 4 /INPUT 16 "evd_cordic_vec_xin";
    .port_info 5 /INPUT 16 "evd_cordic_vec_yin";
    .port_info 6 /INPUT 1 "evd_cordic_vec_angle_calc_en";
    .port_info 7 /INPUT 1 "evd_cordic_rot1_en";
    .port_info 8 /INPUT 16 "evd_cordic_rot1_xin";
    .port_info 9 /INPUT 16 "evd_cordic_rot1_yin";
    .port_info 10 /INPUT 1 "evd_cordic_rot1_angle_microRot_n";
    .port_info 11 /INPUT 16 "evd_cordic_rot1_angle_in";
    .port_info 12 /INPUT 1 "evd_cordic_rot2_en";
    .port_info 13 /INPUT 16 "evd_cordic_rot2_xin";
    .port_info 14 /INPUT 16 "evd_cordic_rot2_yin";
    .port_info 15 /INPUT 1 "evd_cordic_rot2_angle_microRot_n";
    .port_info 16 /INPUT 1 "ica_cordic_vec_en";
    .port_info 17 /INPUT 16 "ica_cordic_vec_xin";
    .port_info 18 /INPUT 16 "ica_cordic_vec_yin";
    .port_info 19 /INPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 20 /INPUT 1 "ica_cordic_rot1_en";
    .port_info 21 /INPUT 16 "ica_cordic_rot1_xin";
    .port_info 22 /INPUT 16 "ica_cordic_rot1_yin";
    .port_info 23 /INPUT 16 "ica_cordic_rot1_angle_in";
    .port_info 24 /INPUT 1 "ica_cordic_rot1_angle_microRot_n";
    .port_info 25 /INPUT 16 "ica_cordic_rot1_microRot_ext_in";
    .port_info 26 /INPUT 1 "ica_cordic_rot1_microRot_ext_vld";
    .port_info 27 /INPUT 2 "ica_cordic_rot1_quad_in";
    .port_info 28 /INPUT 1 "ica_cordic_rot2_en";
    .port_info 29 /INPUT 16 "ica_cordic_rot2_xin";
    .port_info 30 /INPUT 16 "ica_cordic_rot2_yin";
    .port_info 31 /INPUT 2 "ica_cordic_rot2_quad_in";
    .port_info 32 /INPUT 16 "ica_cordic_rot2_microRot_in";
    .port_info 33 /INPUT 1 "fft_cordic_rot_en";
    .port_info 34 /INPUT 16 "fft_cordic_rot_xin";
    .port_info 35 /INPUT 16 "fft_cordic_rot_yin";
    .port_info 36 /INPUT 16 "fft_cordic_rot_angle_in";
    .port_info 37 /INPUT 1 "kmeans_cordic_vec_en";
    .port_info 38 /INPUT 16 "kmeans_cordic_vec_xin";
    .port_info 39 /INPUT 16 "kmeans_cordic_vec_yin";
    .port_info 40 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 41 /OUTPUT 16 "cordic_vec_xout";
    .port_info 42 /OUTPUT 16 "cordic_vec_microRot_out";
    .port_info 43 /OUTPUT 2 "cordic_vec_quad_out";
    .port_info 44 /OUTPUT 1 "cordic_vec_microRot_out_start";
    .port_info 45 /OUTPUT 16 "cordic_vec_angle_out";
    .port_info 46 /OUTPUT 1 "cordic_rot1_opvld";
    .port_info 47 /OUTPUT 16 "cordic_rot1_xout";
    .port_info 48 /OUTPUT 16 "cordic_rot1_yout";
    .port_info 49 /OUTPUT 1 "cordic_rot2_opvld";
    .port_info 50 /OUTPUT 16 "cordic_rot2_xout";
    .port_info 51 /OUTPUT 16 "cordic_rot2_yout";
P_0x571fdcaf9130 .param/l "ANGLE_WIDTH" 0 2 25, +C4<00000000000000000000000000010000>;
P_0x571fdcaf9170 .param/l "CORDIC_STAGES" 0 2 26, +C4<00000000000000000000000000010000>;
P_0x571fdcaf91b0 .param/l "CORDIC_WIDTH" 0 2 24, +C4<00000000000000000000000000010110>;
P_0x571fdcaf91f0 .param/l "DATA_WIDTH" 0 2 23, +C4<00000000000000000000000000010000>;
o0x7fbc63689228 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb15560_0 .net "clk", 0 0, o0x7fbc63689228;  0 drivers
v0x571fdcb15620_0 .var/s "cordic_rot1_angle_in", 15 0;
v0x571fdcb156e0_0 .var "cordic_rot1_angle_microRot_n", 0 0;
v0x571fdcb15780_0 .var "cordic_rot1_en", 0 0;
v0x571fdcb15820_0 .var "cordic_rot1_microRot_ext_in", 15 0;
v0x571fdcb158c0_0 .var "cordic_rot1_microRot_ext_vld", 0 0;
v0x571fdcb15960_0 .net "cordic_rot1_opvld", 0 0, L_0x571fdcb7e910;  1 drivers
v0x571fdcb15a50_0 .var "cordic_rot1_quad_in", 1 0;
v0x571fdcb15af0_0 .var/s "cordic_rot1_xin", 15 0;
v0x571fdcb15c20_0 .net/s "cordic_rot1_xout", 15 0, L_0x571fdcb7e800;  1 drivers
v0x571fdcb15cc0_0 .var/s "cordic_rot1_yin", 15 0;
v0x571fdcb15d80_0 .net/s "cordic_rot1_yout", 15 0, L_0x571fdcb7e8a0;  1 drivers
v0x571fdcb15e90_0 .var/s "cordic_rot2_angle_in", 15 0;
v0x571fdcb15fa0_0 .var "cordic_rot2_angle_microRot_n", 0 0;
v0x571fdcb16040_0 .var "cordic_rot2_en", 0 0;
v0x571fdcb16170_0 .var "cordic_rot2_microRot_in", 15 0;
v0x571fdcb16230_0 .net "cordic_rot2_opvld", 0 0, L_0x571fdcba4870;  1 drivers
v0x571fdcb162d0_0 .var "cordic_rot2_quad_in", 1 0;
v0x571fdcb163c0_0 .var/s "cordic_rot2_xin", 15 0;
v0x571fdcb164d0_0 .net/s "cordic_rot2_xout", 15 0, L_0x571fdcba46c0;  1 drivers
v0x571fdcb16590_0 .var/s "cordic_rot2_yin", 15 0;
v0x571fdcb16680_0 .net/s "cordic_rot2_yout", 15 0, L_0x571fdcba47b0;  1 drivers
v0x571fdcb16740_0 .var "cordic_vec_angle_calc_en", 0 0;
v0x571fdcb16830_0 .net/s "cordic_vec_angle_out", 15 0, v0x571fdc8ecd50_0;  1 drivers
v0x571fdcb168d0_0 .var "cordic_vec_en", 0 0;
v0x571fdcb16970_0 .net "cordic_vec_microRot_out", 15 0, L_0x571fdcb855d0;  1 drivers
v0x571fdcb16a30_0 .net "cordic_vec_microRot_out_start", 0 0, v0x571fdc933f30_0;  1 drivers
v0x571fdcb16ad0_0 .net "cordic_vec_opvld", 0 0, L_0x571fdcb96f00;  1 drivers
v0x571fdcb16b70_0 .net "cordic_vec_quad_out", 1 0, L_0x571fdcb83270;  1 drivers
v0x571fdcb16cc0_0 .var/s "cordic_vec_xin", 15 0;
v0x571fdcb16d80_0 .net/s "cordic_vec_xout", 15 0, L_0x571fdcb96df0;  1 drivers
v0x571fdcb16e40_0 .var/s "cordic_vec_yin", 15 0;
o0x7fbc63699f68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb16f00_0 .net/s "evd_cordic_rot1_angle_in", 15 0, o0x7fbc63699f68;  0 drivers
o0x7fbc63699f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb171f0_0 .net "evd_cordic_rot1_angle_microRot_n", 0 0, o0x7fbc63699f98;  0 drivers
o0x7fbc63699fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb172b0_0 .net "evd_cordic_rot1_en", 0 0, o0x7fbc63699fc8;  0 drivers
o0x7fbc63699ff8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb17370_0 .net/s "evd_cordic_rot1_xin", 15 0, o0x7fbc63699ff8;  0 drivers
o0x7fbc6369a028 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb17450_0 .net/s "evd_cordic_rot1_yin", 15 0, o0x7fbc6369a028;  0 drivers
o0x7fbc6369a058 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb17530_0 .net "evd_cordic_rot2_angle_microRot_n", 0 0, o0x7fbc6369a058;  0 drivers
o0x7fbc6369a088 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb175f0_0 .net "evd_cordic_rot2_en", 0 0, o0x7fbc6369a088;  0 drivers
o0x7fbc6369a0b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb176b0_0 .net/s "evd_cordic_rot2_xin", 15 0, o0x7fbc6369a0b8;  0 drivers
o0x7fbc6369a0e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb17790_0 .net/s "evd_cordic_rot2_yin", 15 0, o0x7fbc6369a0e8;  0 drivers
o0x7fbc6369a118 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb17870_0 .net "evd_cordic_vec_angle_calc_en", 0 0, o0x7fbc6369a118;  0 drivers
o0x7fbc6369a148 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb17930_0 .net "evd_cordic_vec_en", 0 0, o0x7fbc6369a148;  0 drivers
o0x7fbc6369a178 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb179f0_0 .net/s "evd_cordic_vec_xin", 15 0, o0x7fbc6369a178;  0 drivers
o0x7fbc6369a1a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb17ad0_0 .net/s "evd_cordic_vec_yin", 15 0, o0x7fbc6369a1a8;  0 drivers
o0x7fbc6369a1d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb17bb0_0 .net/s "fft_cordic_rot_angle_in", 15 0, o0x7fbc6369a1d8;  0 drivers
o0x7fbc6369a208 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb17c90_0 .net "fft_cordic_rot_en", 0 0, o0x7fbc6369a208;  0 drivers
o0x7fbc6369a238 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb17d50_0 .net/s "fft_cordic_rot_xin", 15 0, o0x7fbc6369a238;  0 drivers
o0x7fbc6369a268 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb17e30_0 .net/s "fft_cordic_rot_yin", 15 0, o0x7fbc6369a268;  0 drivers
o0x7fbc6369a298 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb17f10_0 .net/s "ica_cordic_rot1_angle_in", 15 0, o0x7fbc6369a298;  0 drivers
o0x7fbc6369a2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb17ff0_0 .net "ica_cordic_rot1_angle_microRot_n", 0 0, o0x7fbc6369a2c8;  0 drivers
o0x7fbc6369a2f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb180b0_0 .net "ica_cordic_rot1_en", 0 0, o0x7fbc6369a2f8;  0 drivers
o0x7fbc6369a328 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb18170_0 .net "ica_cordic_rot1_microRot_ext_in", 15 0, o0x7fbc6369a328;  0 drivers
o0x7fbc6369a358 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb18250_0 .net "ica_cordic_rot1_microRot_ext_vld", 0 0, o0x7fbc6369a358;  0 drivers
o0x7fbc6369a388 .functor BUFZ 2, C4<zz>; HiZ drive
v0x571fdcb18310_0 .net "ica_cordic_rot1_quad_in", 1 0, o0x7fbc6369a388;  0 drivers
o0x7fbc6369a3b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb183f0_0 .net/s "ica_cordic_rot1_xin", 15 0, o0x7fbc6369a3b8;  0 drivers
o0x7fbc6369a3e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb184d0_0 .net/s "ica_cordic_rot1_yin", 15 0, o0x7fbc6369a3e8;  0 drivers
o0x7fbc6369a418 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb185b0_0 .net "ica_cordic_rot2_en", 0 0, o0x7fbc6369a418;  0 drivers
o0x7fbc6369a448 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb18670_0 .net "ica_cordic_rot2_microRot_in", 15 0, o0x7fbc6369a448;  0 drivers
o0x7fbc6369a478 .functor BUFZ 2, C4<zz>; HiZ drive
v0x571fdcb18750_0 .net "ica_cordic_rot2_quad_in", 1 0, o0x7fbc6369a478;  0 drivers
o0x7fbc6369a4a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb18830_0 .net/s "ica_cordic_rot2_xin", 15 0, o0x7fbc6369a4a8;  0 drivers
o0x7fbc6369a4d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb18910_0 .net/s "ica_cordic_rot2_yin", 15 0, o0x7fbc6369a4d8;  0 drivers
o0x7fbc6369a508 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb189f0_0 .net "ica_cordic_vec_angle_calc_en", 0 0, o0x7fbc6369a508;  0 drivers
o0x7fbc6369a538 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb18ab0_0 .net "ica_cordic_vec_en", 0 0, o0x7fbc6369a538;  0 drivers
o0x7fbc6369a568 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb18b70_0 .net/s "ica_cordic_vec_xin", 15 0, o0x7fbc6369a568;  0 drivers
o0x7fbc6369a598 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb19060_0 .net/s "ica_cordic_vec_yin", 15 0, o0x7fbc6369a598;  0 drivers
o0x7fbc6369a5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb19140_0 .net "kmeans_cordic_vec_en", 0 0, o0x7fbc6369a5c8;  0 drivers
o0x7fbc6369a5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb19200_0 .net/s "kmeans_cordic_vec_xin", 15 0, o0x7fbc6369a5f8;  0 drivers
o0x7fbc6369a628 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x571fdcb192e0_0 .net/s "kmeans_cordic_vec_yin", 15 0, o0x7fbc6369a628;  0 drivers
o0x7fbc636892e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x571fdcb193c0_0 .net "nreset", 0 0, o0x7fbc636892e8;  0 drivers
o0x7fbc6369a658 .functor BUFZ 2, C4<zz>; HiZ drive
v0x571fdcb19460_0 .net "scica_stage_in", 1 0, o0x7fbc6369a658;  0 drivers
S_0x571fdcaaca40 .scope module, "CORDIC1" "CORDIC_doubly_pipe_top" 2 280, 3 26 0, S_0x571fdca8dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "cordic_vec_en";
    .port_info 3 /INPUT 16 "cordic_vec_xin";
    .port_info 4 /INPUT 16 "cordic_vec_yin";
    .port_info 5 /INPUT 1 "cordic_vec_angle_calc_en";
    .port_info 6 /INPUT 1 "cordic_rot_en";
    .port_info 7 /INPUT 16 "cordic_rot_xin";
    .port_info 8 /INPUT 16 "cordic_rot_yin";
    .port_info 9 /INPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 10 /INPUT 16 "cordic_rot_angle_in";
    .port_info 11 /INPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 12 /INPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 13 /INPUT 2 "cordic_rot_quad_in";
    .port_info 14 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 15 /OUTPUT 16 "cordic_vec_xout";
    .port_info 16 /OUTPUT 2 "vec_quad";
    .port_info 17 /OUTPUT 16 "vec_angle_out";
    .port_info 18 /OUTPUT 16 "vec_microRot_dir";
    .port_info 19 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 20 /OUTPUT 1 "cordic_rot_opvld";
    .port_info 21 /OUTPUT 16 "cordic_rot_xout";
    .port_info 22 /OUTPUT 16 "cordic_rot_yout";
P_0x571fdcaf9240 .param/l "ANGLE_WIDTH" 0 3 29, +C4<00000000000000000000000000010000>;
P_0x571fdcaf9280 .param/l "CORDIC_STAGES" 0 3 30, +C4<00000000000000000000000000010000>;
P_0x571fdcaf92c0 .param/l "CORDIC_WIDTH" 0 3 28, +C4<00000000000000000000000000010110>;
P_0x571fdcaf9300 .param/l "DATA_WIDTH" 0 3 27, +C4<00000000000000000000000000010000>;
v0x571fdca2d5e0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca2d6a0_0 .net/s "cordic_rot_angle_in", 15 0, v0x571fdcb15620_0;  1 drivers
v0x571fdc972f70_0 .net "cordic_rot_angle_microRot_n", 0 0, v0x571fdcb156e0_0;  1 drivers
v0x571fdc973010_0 .net "cordic_rot_en", 0 0, v0x571fdcb15780_0;  1 drivers
v0x571fdc887960_0 .net "cordic_rot_microRot", 15 0, L_0x571fdcb70600;  1 drivers
v0x571fdc919c00_0 .net "cordic_rot_microRot_ext_in", 15 0, v0x571fdcb15820_0;  1 drivers
v0x571fdc919ce0_0 .var "cordic_rot_microRot_ext_r", 15 0;
v0x571fdc915250_0 .net "cordic_rot_microRot_ext_vld", 0 0, v0x571fdcb158c0_0;  1 drivers
v0x571fdc915310_0 .var "cordic_rot_microRot_ext_vld_r", 15 0;
v0x571fdc9108a0_0 .net "cordic_rot_opvld", 0 0, L_0x571fdcb7e910;  alias, 1 drivers
v0x571fdc910940_0 .net "cordic_rot_quad_in", 1 0, v0x571fdcb15a50_0;  1 drivers
v0x571fdc910a00_0 .net/s "cordic_rot_xin", 15 0, v0x571fdcb15af0_0;  1 drivers
v0x571fdc907d40_0 .net/s "cordic_rot_xout", 15 0, L_0x571fdcb7e800;  alias, 1 drivers
v0x571fdc907de0_0 .net/s "cordic_rot_yin", 15 0, v0x571fdcb15cc0_0;  1 drivers
v0x571fdc86b340_0 .net/s "cordic_rot_yout", 15 0, L_0x571fdcb7e8a0;  alias, 1 drivers
v0x571fdc86b400_0 .net "cordic_vec_angle_calc_en", 0 0, v0x571fdcb16740_0;  1 drivers
v0x571fdc86b4a0_0 .net "cordic_vec_en", 0 0, v0x571fdcb168d0_0;  1 drivers
v0x571fdc8fa550_0 .net "cordic_vec_opvld", 0 0, L_0x571fdcb96f00;  alias, 1 drivers
v0x571fdc8fedc0_0 .net/s "cordic_vec_xin", 15 0, v0x571fdcb16cc0_0;  1 drivers
v0x571fdc8feeb0_0 .net/s "cordic_vec_xout", 15 0, L_0x571fdcb96df0;  alias, 1 drivers
v0x571fdc8fef50_0 .net/s "cordic_vec_yin", 15 0, v0x571fdcb16e40_0;  1 drivers
v0x571fdc903740_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc9037e0_0 .net "rot_quad", 1 0, L_0x571fdcb71450;  1 drivers
v0x571fdc9038d0_0 .net/s "vec_angle_out", 15 0, v0x571fdc8ecd50_0;  alias, 1 drivers
v0x571fdc8ec770_0 .net "vec_microRot_dir", 15 0, L_0x571fdcb855d0;  alias, 1 drivers
v0x571fdc8ec860_0 .net "vec_microRot_out_start", 0 0, v0x571fdc933f30_0;  alias, 1 drivers
v0x571fdc9080c0_0 .net "vec_quad", 1 0, L_0x571fdcb83270;  alias, 1 drivers
L_0x571fdcb697e0 .part v0x571fdcb15820_0, 0, 1;
L_0x571fdcb698d0 .part L_0x571fdcb855d0, 0, 1;
L_0x571fdcb69ab0 .part v0x571fdc915310_0, 0, 1;
L_0x571fdcb69de0 .part v0x571fdcb15820_0, 1, 1;
L_0x571fdcb69eb0 .part L_0x571fdcb855d0, 1, 1;
L_0x571fdcb6a0e0 .part v0x571fdc915310_0, 1, 1;
L_0x571fdcb6a480 .part v0x571fdcb15820_0, 2, 1;
L_0x571fdcb6a5b0 .part L_0x571fdcb855d0, 2, 1;
L_0x571fdcb6a7e0 .part v0x571fdc915310_0, 2, 1;
L_0x571fdcb6ab00 .part v0x571fdcb15820_0, 3, 1;
L_0x571fdcb6ac00 .part L_0x571fdcb855d0, 3, 1;
L_0x571fdcb6ade0 .part v0x571fdc915310_0, 3, 1;
L_0x571fdcb6b160 .part v0x571fdcb15820_0, 4, 1;
L_0x571fdcb6b200 .part L_0x571fdcb855d0, 4, 1;
L_0x571fdcb6b5c0 .part v0x571fdc915310_0, 4, 1;
L_0x571fdcb6b890 .part v0x571fdcb15820_0, 5, 1;
L_0x571fdcb6b9c0 .part L_0x571fdcb855d0, 5, 1;
L_0x571fdcb6bbf0 .part v0x571fdc915310_0, 5, 1;
L_0x571fdcb6c070 .part v0x571fdcb15820_0, 6, 1;
L_0x571fdcb6c220 .part L_0x571fdcb855d0, 6, 1;
L_0x571fdcb6c490 .part v0x571fdc915310_0, 6, 1;
L_0x571fdcb6c710 .part v0x571fdcb15820_0, 7, 1;
L_0x571fdcb6c870 .part L_0x571fdcb855d0, 7, 1;
L_0x571fdcb6cad0 .part v0x571fdc915310_0, 7, 1;
L_0x571fdcb6cf80 .part v0x571fdcb15820_0, 8, 1;
L_0x571fdcb6d020 .part L_0x571fdcb855d0, 8, 1;
L_0x571fdcb6d360 .part v0x571fdc915310_0, 8, 1;
L_0x571fdcb6d630 .part v0x571fdcb15820_0, 9, 1;
L_0x571fdcb6d7c0 .part L_0x571fdcb855d0, 9, 1;
L_0x571fdcb6da20 .part v0x571fdc915310_0, 9, 1;
L_0x571fdcb6ddf0 .part v0x571fdcb15820_0, 10, 1;
L_0x571fdcb6de90 .part L_0x571fdcb855d0, 10, 1;
L_0x571fdcb6e200 .part v0x571fdc915310_0, 10, 1;
L_0x571fdcb6e4d0 .part v0x571fdcb15820_0, 11, 1;
L_0x571fdcb6e690 .part L_0x571fdcb855d0, 11, 1;
L_0x571fdcb6e8f0 .part v0x571fdc915310_0, 11, 1;
L_0x571fdcb6ec00 .part v0x571fdcb15820_0, 12, 1;
L_0x571fdcb6eca0 .part L_0x571fdcb855d0, 12, 1;
L_0x571fdcb6f220 .part v0x571fdc915310_0, 12, 1;
L_0x571fdcb6f4f0 .part v0x571fdcb15820_0, 13, 1;
L_0x571fdcb6f6e0 .part L_0x571fdcb855d0, 13, 1;
L_0x571fdcb6f940 .part v0x571fdc915310_0, 13, 1;
L_0x571fdcb6ff80 .part v0x571fdcb15820_0, 14, 1;
L_0x571fdcb70230 .part L_0x571fdcb855d0, 14, 1;
LS_0x571fdcb70600_0_0 .concat8 [ 1 1 1 1], L_0x571fdcb69970, L_0x571fdcb69f50, L_0x571fdcb6a6a0, L_0x571fdcb6aca0;
LS_0x571fdcb70600_0_4 .concat8 [ 1 1 1 1], L_0x571fdcb6b430, L_0x571fdcb6ba60, L_0x571fdcb6bc90, L_0x571fdcb6c910;
LS_0x571fdcb70600_0_8 .concat8 [ 1 1 1 1], L_0x571fdcb6d1a0, L_0x571fdcb6d860, L_0x571fdcb6e040, L_0x571fdcb6e730;
LS_0x571fdcb70600_0_12 .concat8 [ 1 1 1 1], L_0x571fdcb6f090, L_0x571fdcb6f780, L_0x571fdcb70440, L_0x571fdcb71270;
L_0x571fdcb70600 .concat8 [ 4 4 4 4], LS_0x571fdcb70600_0_0, LS_0x571fdcb70600_0_4, LS_0x571fdcb70600_0_8, LS_0x571fdcb70600_0_12;
L_0x571fdcb70b50 .part v0x571fdc915310_0, 14, 1;
L_0x571fdcb70fa0 .part v0x571fdcb15820_0, 15, 1;
L_0x571fdcb71040 .part L_0x571fdcb855d0, 15, 1;
L_0x571fdcb71450 .functor MUXZ 2, L_0x571fdcb83270, v0x571fdcb15a50_0, v0x571fdcb158c0_0, C4<>;
S_0x571fdcaa80c0 .scope module, "CORDIC_Rotation_Mode" "CORDIC_Rotation_top" 3 99, 4 21 0, S_0x571fdcaaca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "x_in";
    .port_info 5 /INPUT 16 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x571fdca912f0 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x571fdca91330 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x571fdca91370 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000010110>;
P_0x571fdca913b0 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x571fdcb77b90 .functor BUFZ 22, L_0x571fdcb75cf0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdc8722e0 .functor BUFZ 22, L_0x571fdcb75de0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcb7cb10 .functor BUFZ 1, v0x571fdcb15780_0, C4<0>, C4<0>, C4<0>;
L_0x571fdcb7e800 .functor BUFZ 16, v0x571fdca26570_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcb7e8a0 .functor BUFZ 16, v0x571fdca11660_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcb7e910 .functor BUFZ 1, v0x571fdca19ca0_0, C4<0>, C4<0>, C4<0>;
v0x571fdcac49d0_0 .net *"_ivl_143", 21 0, L_0x571fdcb77b90;  1 drivers
v0x571fdcac9380_0 .net *"_ivl_147", 21 0, L_0x571fdc8722e0;  1 drivers
v0x571fdcabb7d0_0 .net *"_ivl_151", 0 0, L_0x571fdcb7cb10;  1 drivers
v0x571fdcabbe20_0 .net/s "angle", 15 0, v0x571fdc88c2a0_0;  1 drivers
v0x571fdcac0180_0 .net/s "angle_in", 15 0, v0x571fdcb15620_0;  alias, 1 drivers
v0x571fdcac07d0_0 .net "angle_microRot_n", 0 0, v0x571fdcb156e0_0;  alias, 1 drivers
v0x571fdcac4b30_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcac5180_0 .net "downscale_vld", 0 0, v0x571fdca19ca0_0;  1 drivers
v0x571fdcac94e0_0 .net "enable", 15 0, L_0x571fdcb7d9d0;  1 drivers
v0x571fdcac9b30_0 .net "enable_in", 0 0, v0x571fdcb15780_0;  alias, 1 drivers
v0x571fdcacde90_0 .net "microRot_dir", 15 0, L_0x571fdcb7bdb0;  1 drivers
v0x571fdcace250_0 .net "microRot_dir_in", 15 0, L_0x571fdcb70600;  alias, 1 drivers
v0x571fdcace4e0_0 .net "micro_rot_quadChk_out", 15 0, L_0x571fdcb6af10;  1 drivers
v0x571fdcacfc60_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcad6010_0 .net "output_valid_o", 0 0, L_0x571fdcb7e910;  alias, 1 drivers
v0x571fdcad6630_0 .net "quad_in", 1 0, L_0x571fdcb71450;  alias, 1 drivers
v0x571fdcad6d00_0 .net "rot_LastStage_opvld", 0 0, v0x571fdc8dd0f0_0;  1 drivers
v0x571fdca97040_0 .net "rot_active_o", 0 0, v0x571fdc8c1ad0_0;  1 drivers
v0x571fdcadcd90_0 .net/s "rot_lastStage_xout", 21 0, v0x571fdc8ddd20_0;  1 drivers
v0x571fdcaf6840_0 .net/s "rot_lastStage_yout", 21 0, v0x571fdc8df430_0;  1 drivers
v0x571fdca9b9c0_0 .net "rot_stage_xin", 351 0, L_0x571fdcb7d1d0;  1 drivers
v0x571fdcaa0340_0 .net "rot_stage_yin", 351 0, L_0x571fdcb7d4d0;  1 drivers
v0x571fdcaa4cc0_0 .net/s "x_downscale", 15 0, v0x571fdca26570_0;  1 drivers
v0x571fdcaa9640_0 .net/s "x_in", 15 0, v0x571fdcb15af0_0;  alias, 1 drivers
v0x571fdcaadfc0_0 .net/s "x_out", 15 0, L_0x571fdcb7e800;  alias, 1 drivers
v0x571fdcab24d0_0 .net/s "x_quadChk_out", 15 0, v0x571fdc8bb840_0;  1 drivers
v0x571fdcab2b20_0 .net/s "x_scaled_out", 21 0, v0x571fdcab6cc0_0;  1 drivers
v0x571fdca926d0_0 .net/s "x_upscaled", 21 0, L_0x571fdcb75cf0;  1 drivers
v0x571fdcab6e20_0 .net/s "y_downscale", 15 0, v0x571fdca11660_0;  1 drivers
v0x571fdcab7470_0 .net/s "y_in", 15 0, v0x571fdcb15cc0_0;  alias, 1 drivers
v0x571fdc9ee990_0 .net/s "y_out", 15 0, L_0x571fdcb7e8a0;  alias, 1 drivers
v0x571fdc9db6c0_0 .net/s "y_quadChk_out", 15 0, v0x571fdc89cee0_0;  1 drivers
v0x571fdc9dbfa0_0 .net/s "y_scaled_out", 21 0, v0x571fdcac0020_0;  1 drivers
v0x571fdc9dc780_0 .net/s "y_upscaled", 21 0, L_0x571fdcb75de0;  1 drivers
L_0x571fdcb71540 .part L_0x571fdcb7d9d0, 1, 1;
L_0x571fdcb715e0 .part L_0x571fdcb7d1d0, 22, 22;
L_0x571fdcb71680 .part L_0x571fdcb7d4d0, 22, 22;
L_0x571fdcb71720 .part L_0x571fdcb7bdb0, 1, 1;
L_0x571fdcb71810 .part L_0x571fdcb7d9d0, 2, 1;
L_0x571fdcb71900 .part L_0x571fdcb7d1d0, 44, 22;
L_0x571fdcb71a30 .part L_0x571fdcb7d4d0, 44, 22;
L_0x571fdcb71b20 .part L_0x571fdcb7bdb0, 2, 1;
L_0x571fdcb71c10 .part L_0x571fdcb7d9d0, 3, 1;
L_0x571fdcb71cb0 .part L_0x571fdcb7d1d0, 66, 22;
L_0x571fdcb71db0 .part L_0x571fdcb7d4d0, 66, 22;
L_0x571fdcb71e50 .part L_0x571fdcb7bdb0, 3, 1;
L_0x571fdcb71f60 .part L_0x571fdcb7d9d0, 4, 1;
L_0x571fdcb72000 .part L_0x571fdcb7d1d0, 88, 22;
L_0x571fdcb72120 .part L_0x571fdcb7d4d0, 88, 22;
L_0x571fdcb721c0 .part L_0x571fdcb7bdb0, 4, 1;
L_0x571fdcb722f0 .part L_0x571fdcb7d9d0, 5, 1;
L_0x571fdcb72390 .part L_0x571fdcb7d1d0, 110, 22;
L_0x571fdcb724d0 .part L_0x571fdcb7d4d0, 110, 22;
L_0x571fdcb72570 .part L_0x571fdcb7bdb0, 5, 1;
L_0x571fdcb72430 .part L_0x571fdcb7d9d0, 6, 1;
L_0x571fdcb726c0 .part L_0x571fdcb7d1d0, 132, 22;
L_0x571fdcb72820 .part L_0x571fdcb7d4d0, 132, 22;
L_0x571fdcb728c0 .part L_0x571fdcb7bdb0, 6, 1;
L_0x571fdcb72a30 .part L_0x571fdcb7d9d0, 7, 1;
L_0x571fdcb72ad0 .part L_0x571fdcb7d1d0, 154, 22;
L_0x571fdcb72c50 .part L_0x571fdcb7d4d0, 154, 22;
L_0x571fdcb72cf0 .part L_0x571fdcb7bdb0, 7, 1;
L_0x571fdcb72e80 .part L_0x571fdcb7d9d0, 8, 1;
L_0x571fdcb72f20 .part L_0x571fdcb7d1d0, 176, 22;
L_0x571fdcb730c0 .part L_0x571fdcb7d4d0, 176, 22;
L_0x571fdcb73270 .part L_0x571fdcb7bdb0, 8, 1;
L_0x571fdcb73420 .part L_0x571fdcb7d9d0, 9, 1;
L_0x571fdcb734c0 .part L_0x571fdcb7d1d0, 198, 22;
L_0x571fdcb73680 .part L_0x571fdcb7d4d0, 198, 22;
L_0x571fdcb73720 .part L_0x571fdcb7bdb0, 9, 1;
L_0x571fdcb73560 .part L_0x571fdcb7d9d0, 10, 1;
L_0x571fdcb738f0 .part L_0x571fdcb7d1d0, 220, 22;
L_0x571fdcb73ad0 .part L_0x571fdcb7d4d0, 220, 22;
L_0x571fdcb73b70 .part L_0x571fdcb7bdb0, 10, 1;
L_0x571fdcb73d60 .part L_0x571fdcb7d9d0, 11, 1;
L_0x571fdcb73e00 .part L_0x571fdcb7d1d0, 242, 22;
L_0x571fdcb74000 .part L_0x571fdcb7d4d0, 242, 22;
L_0x571fdcb740a0 .part L_0x571fdcb7bdb0, 11, 1;
L_0x571fdcb742b0 .part L_0x571fdcb7d9d0, 12, 1;
L_0x571fdcb74380 .part L_0x571fdcb7d1d0, 264, 22;
L_0x571fdcb745a0 .part L_0x571fdcb7d4d0, 264, 22;
L_0x571fdcb74640 .part L_0x571fdcb7bdb0, 12, 1;
L_0x571fdcb74870 .part L_0x571fdcb7d9d0, 13, 1;
L_0x571fdcb74910 .part L_0x571fdcb7d1d0, 286, 22;
L_0x571fdcb74b80 .part L_0x571fdcb7d4d0, 286, 22;
L_0x571fdcb74c50 .part L_0x571fdcb7bdb0, 13, 1;
L_0x571fdcb74ed0 .part L_0x571fdcb7d9d0, 14, 1;
L_0x571fdcb74fa0 .part L_0x571fdcb7d1d0, 308, 22;
L_0x571fdcb75230 .part L_0x571fdcb7d4d0, 308, 22;
L_0x571fdcb75300 .part L_0x571fdcb7bdb0, 14, 1;
L_0x571fdcb7cb80 .part L_0x571fdcb7d9d0, 0, 1;
L_0x571fdcb7cc20 .part L_0x571fdcb7d1d0, 0, 22;
L_0x571fdcb7cea0 .part L_0x571fdcb7d4d0, 0, 22;
L_0x571fdcb7cf40 .part L_0x571fdcb7bdb0, 0, 1;
LS_0x571fdcb7d1d0_0_0 .concat8 [ 22 22 22 22], L_0x571fdcb77b90, v0x571fdc8c2d90_0, v0x571fdc9568c0_0, v0x571fdc983e70_0;
LS_0x571fdcb7d1d0_0_4 .concat8 [ 22 22 22 22], v0x571fdca3a280_0, v0x571fdcac50a0_0, v0x571fdc923ea0_0, v0x571fdc91f4f0_0;
LS_0x571fdcb7d1d0_0_8 .concat8 [ 22 22 22 22], v0x571fdc6e65b0_0, v0x571fdc676a50_0, v0x571fdc6fa9d0_0, v0x571fdc6eda50_0;
LS_0x571fdcb7d1d0_0_12 .concat8 [ 22 22 22 22], v0x571fdc6fa580_0, v0x571fdc8f0f70_0, v0x571fdc8733c0_0, v0x571fdc8bbd10_0;
L_0x571fdcb7d1d0 .concat8 [ 88 88 88 88], LS_0x571fdcb7d1d0_0_0, LS_0x571fdcb7d1d0_0_4, LS_0x571fdcb7d1d0_0_8, LS_0x571fdcb7d1d0_0_12;
LS_0x571fdcb7d4d0_0_0 .concat8 [ 22 22 22 22], L_0x571fdc8722e0, v0x571fdc899ee0_0, v0x571fdc97fb60_0, v0x571fdca35f70_0;
LS_0x571fdcb7d4d0_0_4 .concat8 [ 22 22 22 22], v0x571fdca75ce0_0, v0x571fdc9dc4d0_0, v0x571fdca47610_0, v0x571fdc6cbe50_0;
LS_0x571fdcb7d4d0_0_8 .concat8 [ 22 22 22 22], v0x571fdc665de0_0, v0x571fdc654840_0, v0x571fdc642fe0_0, v0x571fdc687aa0_0;
LS_0x571fdcb7d4d0_0_12 .concat8 [ 22 22 22 22], v0x571fdcac4860_0, v0x571fdc8f97a0_0, v0x571fdc877760_0, v0x571fdc8bcfd0_0;
L_0x571fdcb7d4d0 .concat8 [ 88 88 88 88], LS_0x571fdcb7d4d0_0_0, LS_0x571fdcb7d4d0_0_4, LS_0x571fdcb7d4d0_0_8, LS_0x571fdcb7d4d0_0_12;
LS_0x571fdcb7d9d0_0_0 .concat8 [ 1 1 1 1], L_0x571fdcb7cb10, v0x571fdc8bfeb0_0, v0x571fdc977540_0, v0x571fdc9ba2b0_0;
LS_0x571fdcb7d9d0_0_4 .concat8 [ 1 1 1 1], v0x571fdca15240_0, v0x571fdca60a90_0, v0x571fdc9e6c30_0, v0x571fdc90ce90_0;
LS_0x571fdcb7d9d0_0_8 .concat8 [ 1 1 1 1], v0x571fdc6d2570_0, v0x571fdc67a850_0, v0x571fdc5f65e0_0, v0x571fdc6432c0_0;
LS_0x571fdcb7d9d0_0_12 .concat8 [ 1 1 1 1], v0x571fdc8da380_0, v0x571fdc91a300_0, v0x571fdc90bda0_0, v0x571fdc883cf0_0;
L_0x571fdcb7d9d0 .concat8 [ 4 4 4 4], LS_0x571fdcb7d9d0_0_0, LS_0x571fdcb7d9d0_0_4, LS_0x571fdcb7d9d0_0_8, LS_0x571fdcb7d9d0_0_12;
L_0x571fdcb7de50 .part L_0x571fdcb7d9d0, 15, 1;
L_0x571fdcb7e130 .part L_0x571fdcb7d1d0, 330, 22;
L_0x571fdcb7e200 .part L_0x571fdcb7d4d0, 330, 22;
L_0x571fdcb7e4f0 .part L_0x571fdcb7bdb0, 15, 1;
S_0x571fdca9edc0 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x571fdcad46e0 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x571fdcad4720 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x571fdcad4760 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000010000>;
L_0x571fdcb71ef0 .functor XOR 1, L_0x571fdcb75740, L_0x571fdcb75810, C4<0>, C4<0>;
L_0x571fdcb6af10 .functor XOR 16, L_0x571fdcb75b60, L_0x571fdcb70600, C4<0000000000000000>, C4<0000000000000000>;
v0x571fdcadcb50_0 .net *"_ivl_1", 1 0, L_0x571fdcb755a0;  1 drivers
v0x571fdcad2710_0 .net *"_ivl_10", 1 0, L_0x571fdcb75940;  1 drivers
v0x571fdcacd870_0 .net *"_ivl_15", 0 0, L_0x571fdcb75ac0;  1 drivers
v0x571fdca61d50_0 .net *"_ivl_16", 15 0, L_0x571fdcb75b60;  1 drivers
v0x571fdca49690_0 .net *"_ivl_3", 0 0, L_0x571fdcb75670;  1 drivers
v0x571fdc9f06b0_0 .net *"_ivl_5", 0 0, L_0x571fdcb75740;  1 drivers
v0x571fdcb00530_0 .net *"_ivl_7", 0 0, L_0x571fdcb75810;  1 drivers
v0x571fdc869a60_0 .net *"_ivl_8", 0 0, L_0x571fdcb71ef0;  1 drivers
v0x571fdc8948c0_0 .net/s "angle_in", 15 0, v0x571fdcb15620_0;  alias, 1 drivers
v0x571fdc8905b0_0 .net "angle_microRot_n", 0 0, v0x571fdcb156e0_0;  alias, 1 drivers
v0x571fdc88c2a0_0 .var/s "angle_out", 15 0;
v0x571fdc873800_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc86f510_0 .net "enable", 0 0, v0x571fdcb15780_0;  alias, 1 drivers
v0x571fdc86b590_0 .net "micro_rot_in", 15 0, L_0x571fdcb70600;  alias, 1 drivers
v0x571fdc86b200_0 .net "micro_rot_out", 15 0, L_0x571fdcb6af10;  alias, 1 drivers
v0x571fdc898bd0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc8f08a0_0 .net "quad", 1 0, L_0x571fdcb759e0;  1 drivers
v0x571fdc928040_0 .net "quad_in", 1 0, L_0x571fdcb71450;  alias, 1 drivers
v0x571fdc8d0130_0 .var "quad_r", 14 0;
v0x571fdc8cee20_0 .net/s "x_in", 15 0, v0x571fdcb15af0_0;  alias, 1 drivers
v0x571fdc8bb840_0 .var/s "x_out", 15 0;
v0x571fdc8baee0_0 .net/s "y_in", 15 0, v0x571fdcb15cc0_0;  alias, 1 drivers
v0x571fdc89cee0_0 .var/s "y_out", 15 0;
E_0x571fdc637fa0/0 .event anyedge, v0x571fdc86f510_0, v0x571fdc8f08a0_0, v0x571fdc8cee20_0, v0x571fdc8baee0_0;
E_0x571fdc637fa0/1 .event anyedge, v0x571fdc8948c0_0;
E_0x571fdc637fa0 .event/or E_0x571fdc637fa0/0, E_0x571fdc637fa0/1;
E_0x571fdc6358c0/0 .event negedge, v0x571fdc898bd0_0;
E_0x571fdc6358c0/1 .event posedge, v0x571fdc873800_0;
E_0x571fdc6358c0 .event/or E_0x571fdc6358c0/0, E_0x571fdc6358c0/1;
L_0x571fdcb755a0 .part v0x571fdcb15620_0, 14, 2;
L_0x571fdcb75670 .part L_0x571fdcb71450, 1, 1;
L_0x571fdcb75740 .part L_0x571fdcb71450, 1, 1;
L_0x571fdcb75810 .part L_0x571fdcb71450, 0, 1;
L_0x571fdcb75940 .concat [ 1 1 0 0], L_0x571fdcb71ef0, L_0x571fdcb75670;
L_0x571fdcb759e0 .functor MUXZ 2, L_0x571fdcb75940, L_0x571fdcb755a0, v0x571fdcb156e0_0, C4<>;
L_0x571fdcb75ac0 .part L_0x571fdcb759e0, 0, 1;
L_0x571fdcb75b60 .concat [ 1 15 0 0], L_0x571fdcb75ac0, v0x571fdc8d0130_0;
S_0x571fdca9a440 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc888710 .param/l "i" 1 4 136, +C4<01>;
S_0x571fdca95ac0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca9a440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcadae60 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcadaea0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x571fdc8f5220_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc97b850_0 .net "enable", 0 0, L_0x571fdcb71540;  1 drivers
v0x571fdc977540_0 .var "enable_next", 0 0;
v0x571fdc95eec0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb71720;  1 drivers
v0x571fdc95abd0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc956c50_0 .net/s "x_in", 21 0, L_0x571fdcb715e0;  1 drivers
v0x571fdc9568c0_0 .var/s "x_out", 21 0;
v0x571fdc94c670_0 .net/s "y_in", 21 0, L_0x571fdcb71680;  1 drivers
v0x571fdc97fb60_0 .var/s "y_out", 21 0;
S_0x571fdc80ef40 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdcaba790 .param/l "i" 1 4 136, +C4<010>;
S_0x571fdca21860 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc80ef40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcafecb0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcafecf0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x571fdc9bc8d0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc9bb5c0_0 .net "enable", 0 0, L_0x571fdcb71810;  1 drivers
v0x571fdc9ba2b0_0 .var "enable_next", 0 0;
v0x571fdc9a6cd0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb71b20;  1 drivers
v0x571fdc9a6370_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc988180_0 .net/s "x_in", 21 0, L_0x571fdcb71900;  1 drivers
v0x571fdc983e70_0 .var/s "x_out", 21 0;
v0x571fdca0f790_0 .net/s "y_in", 21 0, L_0x571fdcb71a30;  1 drivers
v0x571fdca35f70_0 .var/s "y_out", 21 0;
S_0x571fdca25b50 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc6a8210 .param/l "i" 1 4 136, +C4<011>;
S_0x571fdca29e40 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca25b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcafed40 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcafed80 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x571fdca31c60_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca19530_0 .net "enable", 0 0, L_0x571fdcb71c10;  1 drivers
v0x571fdca15240_0 .var "enable_next", 0 0;
v0x571fdca112c0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb71e50;  1 drivers
v0x571fdca10f30_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc9da880_0 .net/s "x_in", 21 0, L_0x571fdcb71cb0;  1 drivers
v0x571fdca3a280_0 .var/s "x_out", 21 0;
v0x571fdcace050_0 .net/s "y_in", 21 0, L_0x571fdcb71db0;  1 drivers
v0x571fdca75ce0_0 .var/s "y_out", 21 0;
S_0x571fdca2e1b0 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc6a2d60 .param/l "i" 1 4 136, +C4<0100>;
S_0x571fdca32500 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca2e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcafedd0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcafee10 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x571fdca749d0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca613f0_0 .net "enable", 0 0, L_0x571fdcb71f60;  1 drivers
v0x571fdca60a90_0 .var "enable_next", 0 0;
v0x571fdca428a0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb721c0;  1 drivers
v0x571fdca3e590_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca96450_0 .net/s "x_in", 21 0, L_0x571fdcb72000;  1 drivers
v0x571fdcac50a0_0 .var/s "x_out", 21 0;
v0x571fdcac06f0_0 .net/s "y_in", 21 0, L_0x571fdcb72120;  1 drivers
v0x571fdc9dc4d0_0 .var/s "y_out", 21 0;
S_0x571fdca36810 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc6a7530 .param/l "i" 1 4 136, +C4<0101>;
S_0x571fdcad31f0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca36810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcabbd40 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcabbd80 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x571fdcab2a40_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcab7390_0 .net "enable", 0 0, L_0x571fdcb722f0;  1 drivers
v0x571fdc9e6c30_0 .var "enable_next", 0 0;
v0x571fdc9ee2e0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb72570;  1 drivers
v0x571fdcaf2220_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca9add0_0 .net/s "x_in", 21 0, L_0x571fdcb72390;  1 drivers
v0x571fdc923ea0_0 .var/s "x_out", 21 0;
v0x571fdca43300_0 .net/s "y_in", 21 0, L_0x571fdcb724d0;  1 drivers
v0x571fdca47610_0 .var/s "y_out", 21 0;
S_0x571fdca1d570 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc6a01b0 .param/l "i" 1 4 136, +C4<0110>;
S_0x571fdca43140 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca1d570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc988be0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc988c20 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x571fdc89d940_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc8a1c50_0 .net "enable", 0 0, L_0x571fdcb72430;  1 drivers
v0x571fdc90ce90_0 .var "enable_next", 0 0;
v0x571fdc9117e0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb728c0;  1 drivers
v0x571fdc916190_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc91ab40_0 .net/s "x_in", 21 0, L_0x571fdcb726c0;  1 drivers
v0x571fdc91f4f0_0 .var/s "x_out", 21 0;
v0x571fdc6e7e20_0 .net/s "y_in", 21 0, L_0x571fdcb72820;  1 drivers
v0x571fdc6cbe50_0 .var/s "y_out", 21 0;
S_0x571fdca47450 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc69f2b0 .param/l "i" 1 4 136, +C4<0111>;
S_0x571fdca14f90 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca47450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc6db510 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc6db550 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x571fdc6bbe10_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc6d46d0_0 .net "enable", 0 0, L_0x571fdcb72a30;  1 drivers
v0x571fdc6d2570_0 .var "enable_next", 0 0;
v0x571fdc6d2400_0 .net "microRot_dir_in", 0 0, L_0x571fdcb72cf0;  1 drivers
v0x571fdc6e0fa0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc6e0e30_0 .net/s "x_in", 21 0, L_0x571fdcb72ad0;  1 drivers
v0x571fdc6e65b0_0 .var/s "x_out", 21 0;
v0x571fdc687c10_0 .net/s "y_in", 21 0, L_0x571fdcb72c50;  1 drivers
v0x571fdc665de0_0 .var/s "y_out", 21 0;
S_0x571fdca82f40 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc6a2630 .param/l "i" 1 4 136, +C4<01000>;
S_0x571fdca834e0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca82f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc657500 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc657540 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x571fdc6603d0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc66bc20_0 .net "enable", 0 0, L_0x571fdcb72e80;  1 drivers
v0x571fdc67a850_0 .var "enable_next", 0 0;
v0x571fdc6768e0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb73270;  1 drivers
v0x571fdc676bc0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcacdbf0_0 .net/s "x_in", 21 0, L_0x571fdcb72f20;  1 drivers
v0x571fdc676a50_0 .var/s "x_out", 21 0;
v0x571fdc681360_0 .net/s "y_in", 21 0, L_0x571fdcb730c0;  1 drivers
v0x571fdc654840_0 .var/s "y_out", 21 0;
S_0x571fdca8d450 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc6f1210 .param/l "i" 1 4 136, +C4<01001>;
S_0x571fdca19280 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca8d450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc697100 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc697140 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x571fdc6973e0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc697270_0 .net "enable", 0 0, L_0x571fdcb73420;  1 drivers
v0x571fdc5f65e0_0 .var "enable_next", 0 0;
v0x571fdc7042c0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb73720;  1 drivers
v0x571fdc6fa410_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc6fa860_0 .net/s "x_in", 21 0, L_0x571fdcb734c0;  1 drivers
v0x571fdc6fa9d0_0 .var/s "x_out", 21 0;
v0x571fdc6edd30_0 .net/s "y_in", 21 0, L_0x571fdcb73680;  1 drivers
v0x571fdc642fe0_0 .var/s "y_out", 21 0;
S_0x571fdca3ee30 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc6f45f0 .param/l "i" 1 4 136, +C4<01010>;
S_0x571fdc9671f0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca3ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc630e70 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc630eb0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x571fdc630b90_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc643150_0 .net "enable", 0 0, L_0x571fdcb73560;  1 drivers
v0x571fdc6432c0_0 .var "enable_next", 0 0;
v0x571fdc643430_0 .net "microRot_dir_in", 0 0, L_0x571fdcb73b70;  1 drivers
v0x571fdc6f6a00_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc6ed8e0_0 .net/s "x_in", 21 0, L_0x571fdcb738f0;  1 drivers
v0x571fdc6eda50_0 .var/s "x_out", 21 0;
v0x571fdc6549b0_0 .net/s "y_in", 21 0, L_0x571fdcb73ad0;  1 drivers
v0x571fdc687aa0_0 .var/s "y_out", 21 0;
S_0x571fdc96b4e0 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc649310 .param/l "i" 1 4 136, +C4<01011>;
S_0x571fdc96f7d0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc96b4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdca7ff30 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdca7ff70 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x571fdc6edbc0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc696f90_0 .net "enable", 0 0, L_0x571fdcb73d60;  1 drivers
v0x571fdc8da380_0 .var "enable_next", 0 0;
v0x571fdc6e23b0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb740a0;  1 drivers
v0x571fdc6d8860_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc68f4f0_0 .net/s "x_in", 21 0, L_0x571fdcb73e00;  1 drivers
v0x571fdc6fa580_0 .var/s "x_out", 21 0;
v0x571fdcab6b50_0 .net/s "y_in", 21 0, L_0x571fdcb74000;  1 drivers
v0x571fdcac4860_0 .var/s "y_out", 21 0;
S_0x571fdc973a90 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc6479c0 .param/l "i" 1 4 136, +C4<01100>;
S_0x571fdc977de0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc973a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc9284a0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc9284e0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x571fdc923660_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc91ecb0_0 .net "enable", 0 0, L_0x571fdcb742b0;  1 drivers
v0x571fdc91a300_0 .var "enable_next", 0 0;
v0x571fdc915950_0 .net "microRot_dir_in", 0 0, L_0x571fdcb74640;  1 drivers
v0x571fdc910fa0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca96b20_0 .net/s "x_in", 21 0, L_0x571fdcb74380;  1 drivers
v0x571fdc8f0f70_0 .var/s "x_out", 21 0;
v0x571fdc8f99a0_0 .net/s "y_in", 21 0, L_0x571fdcb745a0;  1 drivers
v0x571fdc8f97a0_0 .var/s "y_out", 21 0;
S_0x571fdc97c0f0 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc644d60 .param/l "i" 1 4 136, +C4<01101>;
S_0x571fdca3ab20 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc97c0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc8eb9f0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc8eba30 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x571fdca9a9d0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca96050_0 .net "enable", 0 0, L_0x571fdcb74870;  1 drivers
v0x571fdc90bda0_0 .var "enable_next", 0 0;
v0x571fdc8f4e20_0 .net "microRot_dir_in", 0 0, L_0x571fdcb74c50;  1 drivers
v0x571fdc8f04a0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc86f0d0_0 .net/s "x_in", 21 0, L_0x571fdcb74910;  1 drivers
v0x571fdc8733c0_0 .var/s "x_out", 21 0;
v0x571fdc877420_0 .net/s "y_in", 21 0, L_0x571fdcb74b80;  1 drivers
v0x571fdc877760_0 .var/s "y_out", 21 0;
S_0x571fdc962f00 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
P_0x571fdc8f0540 .param/l "i" 1 4 136, +C4<01110>;
S_0x571fdc988a20 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc962f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc87b710 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc87b750 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x571fdc87fa00_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc87fd40_0 .net "enable", 0 0, L_0x571fdcb74ed0;  1 drivers
v0x571fdc883cf0_0 .var "enable_next", 0 0;
v0x571fdc884030_0 .net "microRot_dir_in", 0 0, L_0x571fdcb75300;  1 drivers
v0x571fdc8baa50_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc8bb3b0_0 .net/s "x_in", 21 0, L_0x571fdcb74fa0;  1 drivers
v0x571fdc8bbd10_0 .var/s "x_out", 21 0;
v0x571fdc8bc670_0 .net/s "y_in", 21 0, L_0x571fdcb75230;  1 drivers
v0x571fdc8bcfd0_0 .var/s "y_out", 21 0;
S_0x571fdc98cd30 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x571fdc87fac0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000010110>;
v0x571fdc8bebf0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc8bf550_0 .net "enable", 0 0, L_0x571fdcb7cb80;  1 drivers
v0x571fdc8bfeb0_0 .var "enable_next", 0 0;
v0x571fdc8c0810_0 .net "microRot_dir_in", 0 0, L_0x571fdcb7cf40;  1 drivers
v0x571fdc8c1170_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc8c1ad0_0 .var "rot_active", 0 0;
v0x571fdc8c2430_0 .net/s "x_in", 21 0, L_0x571fdcb7cc20;  1 drivers
v0x571fdc8c2d90_0 .var/s "x_out", 21 0;
v0x571fdc895bd0_0 .net/s "y_in", 21 0, L_0x571fdcb7cea0;  1 drivers
v0x571fdc899ee0_0 .var/s "y_out", 21 0;
S_0x571fdc95a920 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x571fdc8bd9c0 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000010110>;
P_0x571fdc8bda00 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x571fdc657390_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc8a2030_0 .net "enable", 0 0, L_0x571fdcb7de50;  1 drivers
v0x571fdc8a2500_0 .net "microRot_dir_in", 0 0, L_0x571fdcb7e4f0;  1 drivers
v0x571fdc8ba460_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc8dd0f0_0 .var "op_valid", 0 0;
v0x571fdc8dd770_0 .net/s "x_in", 21 0, L_0x571fdcb7e130;  1 drivers
v0x571fdc8ddd20_0 .var/s "x_out", 21 0;
v0x571fdc8df160_0 .net/s "y_in", 21 0, L_0x571fdcb7e200;  1 drivers
v0x571fdc8df430_0 .var/s "y_out", 21 0;
S_0x571fdc9c8820 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x571fdc8e7390 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x571fdc8e73d0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x7fbc636404e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdc873f70_0 .net/2u *"_ivl_0", 5 0, L_0x7fbc636404e0;  1 drivers
L_0x7fbc63640528 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdc878310_0 .net/2u *"_ivl_4", 5 0, L_0x7fbc63640528;  1 drivers
v0x571fdc87c600_0 .net "enable", 0 0, v0x571fdcb15780_0;  alias, 1 drivers
v0x571fdc8808f0_0 .net "x_in", 15 0, v0x571fdc8bb840_0;  alias, 1 drivers
v0x571fdc884be0_0 .net "x_out", 21 0, L_0x571fdcb75cf0;  alias, 1 drivers
v0x571fdc889300_0 .net "y_in", 15 0, v0x571fdc89cee0_0;  alias, 1 drivers
v0x571fdc86b930_0 .net "y_out", 21 0, L_0x571fdcb75de0;  alias, 1 drivers
L_0x571fdcb75cf0 .concat [ 6 16 0 0], L_0x7fbc636404e0, v0x571fdc8bb840_0;
L_0x571fdcb75de0 .concat [ 6 16 0 0], L_0x7fbc63640528, v0x571fdc89cee0_0;
S_0x571fdc9c8dc0 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x571fdc86fc80 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x571fdc86fcc0 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
v0x571fdca65a60_0 .net *"_ivl_109", 0 0, L_0x571fdcb7bcc0;  1 drivers
v0x571fdca663c0_0 .net *"_ivl_114", 0 0, L_0x571fdcb7c6a0;  1 drivers
v0x571fdca66d20_0 .net *"_ivl_116", 0 0, L_0x571fdcb7c740;  1 drivers
v0x571fdca67680_0 .net *"_ivl_117", 0 0, L_0x571fdcb7c980;  1 drivers
v0x571fdca67fe0 .array/s "angle_diff", 0 14, 15 0;
v0x571fdca68940_0 .net/s "angle_in", 15 0, v0x571fdc88c2a0_0;  alias, 1 drivers
v0x571fdca3b590_0 .net "angle_microRot_n", 0 0, v0x571fdcb156e0_0;  alias, 1 drivers
v0x571fdca3f8a0_0 .var "angle_microRot_n_r", 14 0;
v0x571fdca43bb0 .array "atan", 0 15, 15 0;
v0x571fdca479f0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca47ec0_0 .net "enable_in", 0 0, v0x571fdcb15780_0;  alias, 1 drivers
v0x571fdca5fe20_0 .net "micro_rot", 15 0, L_0x571fdcb7b3e0;  1 drivers
v0x571fdca82ca0_0 .net "micro_rot_in", 15 0, L_0x571fdcb6af10;  alias, 1 drivers
v0x571fdca83320_0 .net "micro_rot_out", 15 0, L_0x571fdcb7bdb0;  alias, 1 drivers
v0x571fdca838d0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
E_0x571fdc619650 .event posedge, v0x571fdc873800_0;
L_0x571fdcb76c40 .part v0x571fdca3f8a0_0, 0, 1;
L_0x571fdcb76d40 .part L_0x571fdcb7b3e0, 1, 1;
L_0x571fdcb76e40 .part L_0x571fdcb6af10, 1, 1;
L_0x571fdcb77080 .part v0x571fdca3f8a0_0, 1, 1;
L_0x571fdcb771a0 .part L_0x571fdcb7b3e0, 2, 1;
L_0x571fdcb77290 .part L_0x571fdcb6af10, 2, 1;
L_0x571fdcb77500 .part v0x571fdca3f8a0_0, 2, 1;
L_0x571fdcb775a0 .part L_0x571fdcb7b3e0, 3, 1;
L_0x571fdcb77690 .part L_0x571fdcb6af10, 3, 1;
L_0x571fdcb778c0 .part v0x571fdca3f8a0_0, 3, 1;
L_0x571fdcb779c0 .part L_0x571fdcb7b3e0, 4, 1;
L_0x571fdcb77af0 .part L_0x571fdcb6af10, 4, 1;
L_0x571fdcb77ca0 .part v0x571fdca3f8a0_0, 4, 1;
L_0x571fdcb77d40 .part L_0x571fdcb7b3e0, 5, 1;
L_0x571fdcb77e60 .part L_0x571fdcb6af10, 5, 1;
L_0x571fdcb780c0 .part v0x571fdca3f8a0_0, 5, 1;
L_0x571fdcb781f0 .part L_0x571fdcb7b3e0, 6, 1;
L_0x571fdcb78290 .part L_0x571fdcb6af10, 6, 1;
L_0x571fdcb78590 .part v0x571fdca3f8a0_0, 6, 1;
L_0x571fdcb78630 .part L_0x571fdcb7b3e0, 7, 1;
L_0x571fdcb78330 .part L_0x571fdcb6af10, 7, 1;
L_0x571fdcb78940 .part v0x571fdca3f8a0_0, 7, 1;
L_0x571fdcb78bb0 .part L_0x571fdcb7b3e0, 8, 1;
L_0x571fdcb78d60 .part L_0x571fdcb6af10, 8, 1;
L_0x571fdcb79090 .part v0x571fdca3f8a0_0, 8, 1;
L_0x571fdcb79130 .part L_0x571fdcb7b3e0, 9, 1;
L_0x571fdcb792b0 .part L_0x571fdcb6af10, 9, 1;
L_0x571fdcb79510 .part v0x571fdca3f8a0_0, 9, 1;
L_0x571fdcb796a0 .part L_0x571fdcb7b3e0, 10, 1;
L_0x571fdcb79740 .part L_0x571fdcb6af10, 10, 1;
L_0x571fdcb79aa0 .part v0x571fdca3f8a0_0, 10, 1;
L_0x571fdcb79b40 .part L_0x571fdcb7b3e0, 11, 1;
L_0x571fdcb79cf0 .part L_0x571fdcb6af10, 11, 1;
L_0x571fdcb79f50 .part v0x571fdca3f8a0_0, 11, 1;
L_0x571fdcb7a110 .part L_0x571fdcb7b3e0, 12, 1;
L_0x571fdcb7a1b0 .part L_0x571fdcb6af10, 12, 1;
L_0x571fdcb7a420 .part v0x571fdca3f8a0_0, 12, 1;
L_0x571fdcb7a4c0 .part L_0x571fdcb7b3e0, 13, 1;
L_0x571fdcb7a6a0 .part L_0x571fdcb6af10, 13, 1;
L_0x571fdcb7ab10 .part v0x571fdca3f8a0_0, 13, 1;
L_0x571fdcb7a560 .part L_0x571fdcb7b3e0, 14, 1;
L_0x571fdcb7a600 .part L_0x571fdcb6af10, 14, 1;
L_0x571fdcb7aed0 .part v0x571fdca3f8a0_0, 14, 1;
L_0x571fdcb7af70 .part L_0x571fdcb7b3e0, 15, 1;
L_0x571fdcb7b180 .part L_0x571fdcb6af10, 15, 1;
LS_0x571fdcb7b3e0_0_0 .concat8 [ 1 1 1 1], L_0x571fdcb7bcc0, L_0x571fdcb75f20, L_0x571fdcb75fc0, L_0x571fdcb76060;
LS_0x571fdcb7b3e0_0_4 .concat8 [ 1 1 1 1], L_0x571fdcb76100, L_0x571fdcb761a0, L_0x571fdcb76240, L_0x571fdcb76340;
LS_0x571fdcb7b3e0_0_8 .concat8 [ 1 1 1 1], L_0x571fdcb76440, L_0x571fdcb76540, L_0x571fdcb76640, L_0x571fdcb76740;
LS_0x571fdcb7b3e0_0_12 .concat8 [ 1 1 1 1], L_0x571fdcb76840, L_0x571fdcb76940, L_0x571fdcb76a40, L_0x571fdcb76b40;
L_0x571fdcb7b3e0 .concat8 [ 4 4 4 4], LS_0x571fdcb7b3e0_0_0, LS_0x571fdcb7b3e0_0_4, LS_0x571fdcb7b3e0_0_8, LS_0x571fdcb7b3e0_0_12;
L_0x571fdcb7bcc0 .part v0x571fdc88c2a0_0, 15, 1;
LS_0x571fdcb7bdb0_0_0 .concat8 [ 1 1 1 1], L_0x571fdcb7c980, L_0x571fdcb76f10, L_0x571fdcb77370, L_0x571fdcb77730;
LS_0x571fdcb7bdb0_0_4 .concat8 [ 1 1 1 1], L_0x571fdcb77c00, L_0x571fdcb77f00, L_0x571fdcb783d0, L_0x571fdcb78780;
LS_0x571fdcb7bdb0_0_8 .concat8 [ 1 1 1 1], L_0x571fdcb78ed0, L_0x571fdcb79350, L_0x571fdcb798e0, L_0x571fdcb79d90;
LS_0x571fdcb7bdb0_0_12 .concat8 [ 1 1 1 1], L_0x571fdcb79ff0, L_0x571fdcb7a950, L_0x571fdcb7ad10, L_0x571fdcb7b220;
L_0x571fdcb7bdb0 .concat8 [ 4 4 4 4], LS_0x571fdcb7bdb0_0_0, LS_0x571fdcb7bdb0_0_4, LS_0x571fdcb7bdb0_0_8, LS_0x571fdcb7bdb0_0_12;
L_0x571fdcb7c6a0 .part L_0x571fdcb7b3e0, 0, 1;
L_0x571fdcb7c740 .part L_0x571fdcb6af10, 0, 1;
L_0x571fdcb7c980 .functor MUXZ 1, L_0x571fdcb7c740, L_0x571fdcb7c6a0, v0x571fdcb156e0_0, C4<>;
S_0x571fdc9d2d40 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc630a40 .param/l "i" 1 10 82, +C4<01>;
S_0x571fdc95ec10 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc6317f0 .param/l "i" 1 10 82, +C4<010>;
S_0x571fdc984710 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc6362b0 .param/l "i" 1 10 82, +C4<011>;
S_0x571fdc8f9210 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc632cf0 .param/l "i" 1 10 82, +C4<0100>;
S_0x571fdc8fdb90 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc633160 .param/l "i" 1 10 82, +C4<0101>;
S_0x571fdc902510 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc637100 .param/l "i" 1 10 82, +C4<0110>;
S_0x571fdc906e90 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc636cd0 .param/l "i" 1 10 82, +C4<0111>;
S_0x571fdc90b810 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc631ce0 .param/l "i" 1 10 82, +C4<01000>;
S_0x571fdc7b0710 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc633f40 .param/l "i" 1 10 82, +C4<01001>;
S_0x571fdc980400 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc6387c0 .param/l "i" 1 10 82, +C4<01010>;
S_0x571fdc8f4890 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc883d90 .param/l "i" 1 10 82, +C4<01011>;
S_0x571fdc8841c0 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc8a25a0 .param/l "i" 1 10 82, +C4<01100>;
S_0x571fdc8887f0 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc880990 .param/l "i" 1 10 82, +C4<01101>;
S_0x571fdc88cb40 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc8ec1e0 .param/l "i" 1 10 82, +C4<01110>;
S_0x571fdc890e50 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc8f0bb0 .param/l "i" 1 10 100, +C4<01>;
v0x571fdc90c7c0_0 .net *"_ivl_2", 0 0, L_0x571fdcb75f20;  1 drivers
v0x571fdca67fe0_0 .array/port v0x571fdca67fe0, 0;
L_0x571fdcb75f20 .part v0x571fdca67fe0_0, 15, 1;
S_0x571fdc8e80a0 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc911180 .param/l "i" 1 10 100, +C4<010>;
v0x571fdc915ac0_0 .net *"_ivl_2", 0 0, L_0x571fdcb75fc0;  1 drivers
v0x571fdca67fe0_1 .array/port v0x571fdca67fe0, 1;
L_0x571fdcb75fc0 .part v0x571fdca67fe0_1, 15, 1;
S_0x571fdc92d640 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc91a4e0 .param/l "i" 1 10 100, +C4<011>;
v0x571fdc91ee20_0 .net *"_ivl_2", 0 0, L_0x571fdcb76060;  1 drivers
v0x571fdca67fe0_2 .array/port v0x571fdca67fe0, 2;
L_0x571fdcb76060 .part v0x571fdca67fe0_2, 15, 1;
S_0x571fdc8eff10 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc923840 .param/l "i" 1 10 100, +C4<0100>;
v0x571fdc915c20_0 .net *"_ivl_2", 0 0, L_0x571fdcb76100;  1 drivers
v0x571fdca67fe0_3 .array/port v0x571fdca67fe0, 3;
L_0x571fdcb76100 .part v0x571fdca67fe0_3, 15, 1;
S_0x571fdc87fed0 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9162e0 .param/l "i" 1 10 100, +C4<0101>;
v0x571fdc91a5d0_0 .net *"_ivl_2", 0 0, L_0x571fdcb761a0;  1 drivers
v0x571fdca67fe0_4 .array/port v0x571fdca67fe0, 4;
L_0x571fdcb761a0 .part v0x571fdca67fe0_4, 15, 1;
S_0x571fdc86f260 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc91ac90 .param/l "i" 1 10 100, +C4<0110>;
v0x571fdc91ef80_0 .net *"_ivl_2", 0 0, L_0x571fdcb76240;  1 drivers
v0x571fdca67fe0_5 .array/port v0x571fdca67fe0, 5;
L_0x571fdcb76240 .part v0x571fdca67fe0_5, 15, 1;
S_0x571fdc8dd390 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc91f640 .param/l "i" 1 10 100, +C4<0111>;
v0x571fdc923930_0 .net *"_ivl_2", 0 0, L_0x571fdcb76340;  1 drivers
v0x571fdca67fe0_6 .array/port v0x571fdca67fe0, 6;
L_0x571fdcb76340 .part v0x571fdca67fe0_6, 15, 1;
S_0x571fdc8dd930 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc923ff0 .param/l "i" 1 10 100, +C4<01000>;
v0x571fdc9282e0_0 .net *"_ivl_2", 0 0, L_0x571fdcb76440;  1 drivers
v0x571fdca67fe0_7 .array/port v0x571fdca67fe0, 7;
L_0x571fdcb76440 .part v0x571fdca67fe0_7, 15, 1;
S_0x571fdc8e78a0 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9289a0 .param/l "i" 1 10 100, +C4<01001>;
v0x571fdc930460_0 .net *"_ivl_2", 0 0, L_0x571fdcb76540;  1 drivers
v0x571fdca67fe0_8 .array/port v0x571fdca67fe0, 8;
L_0x571fdcb76540 .part v0x571fdca67fe0_8, 15, 1;
S_0x571fdc873550 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9311c0 .param/l "i" 1 10 100, +C4<01010>;
v0x571fdc8f1490_0 .net *"_ivl_2", 0 0, L_0x571fdcb76640;  1 drivers
v0x571fdca67fe0_9 .array/port v0x571fdca67fe0, 9;
L_0x571fdcb76640 .part v0x571fdca67fe0_9, 15, 1;
S_0x571fdc8778f0 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc950d00 .param/l "i" 1 10 100, +C4<01011>;
v0x571fdc8f5e10_0 .net *"_ivl_2", 0 0, L_0x571fdcb76740;  1 drivers
v0x571fdca67fe0_10 .array/port v0x571fdca67fe0, 10;
L_0x571fdcb76740 .part v0x571fdca67fe0_10, 15, 1;
S_0x571fdc87bbe0 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc8fa800 .param/l "i" 1 10 100, +C4<01100>;
v0x571fdc8ff110_0 .net *"_ivl_2", 0 0, L_0x571fdcb76840;  1 drivers
v0x571fdca67fe0_11 .array/port v0x571fdca67fe0, 11;
L_0x571fdcb76840 .part v0x571fdca67fe0_11, 15, 1;
S_0x571fdc8a1a90 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc903b00 .param/l "i" 1 10 100, +C4<01101>;
v0x571fdc908410_0 .net *"_ivl_2", 0 0, L_0x571fdcb76940;  1 drivers
v0x571fdca67fe0_12 .array/port v0x571fdca67fe0, 12;
L_0x571fdcb76940 .part v0x571fdca67fe0_12, 15, 1;
S_0x571fdc8f0d90 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc90c990 .param/l "i" 1 10 100, +C4<01110>;
v0x571fdc90cf70_0 .net *"_ivl_2", 0 0, L_0x571fdcb76a40;  1 drivers
v0x571fdca67fe0_13 .array/port v0x571fdca67fe0, 13;
L_0x571fdcb76a40 .part v0x571fdca67fe0_13, 15, 1;
S_0x571fdc7cde10 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc8ecb90 .param/l "i" 1 10 100, +C4<01111>;
v0x571fdc911270_0 .net *"_ivl_2", 0 0, L_0x571fdcb76b40;  1 drivers
v0x571fdca67fe0_14 .array/port v0x571fdca67fe0, 14;
L_0x571fdcb76b40 .part v0x571fdca67fe0_14, 15, 1;
S_0x571fdca96940 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc911930 .param/l "i" 1 10 108, +C4<01>;
v0x571fdc956490_0 .net *"_ivl_0", 0 0, L_0x571fdcb76c40;  1 drivers
v0x571fdc95a790_0 .net *"_ivl_1", 0 0, L_0x571fdcb76d40;  1 drivers
v0x571fdc95ea80_0 .net *"_ivl_2", 0 0, L_0x571fdcb76e40;  1 drivers
v0x571fdc962a30_0 .net *"_ivl_3", 0 0, L_0x571fdcb76f10;  1 drivers
L_0x571fdcb76f10 .functor MUXZ 1, L_0x571fdcb76e40, L_0x571fdcb76d40, L_0x571fdcb76c40, C4<>;
S_0x571fdc82c5f0 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc962d70 .param/l "i" 1 10 108, +C4<010>;
v0x571fdc966d20_0 .net *"_ivl_0", 0 0, L_0x571fdcb77080;  1 drivers
v0x571fdc967060_0 .net *"_ivl_1", 0 0, L_0x571fdcb771a0;  1 drivers
v0x571fdc96b010_0 .net *"_ivl_2", 0 0, L_0x571fdcb77290;  1 drivers
v0x571fdc96b350_0 .net *"_ivl_3", 0 0, L_0x571fdcb77370;  1 drivers
L_0x571fdcb77370 .functor MUXZ 1, L_0x571fdcb77290, L_0x571fdcb771a0, L_0x571fdcb77080, C4<>;
S_0x571fdc895160 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc96b0d0 .param/l "i" 1 10 108, +C4<011>;
v0x571fdc96f370_0 .net *"_ivl_0", 0 0, L_0x571fdcb77500;  1 drivers
v0x571fdc96f640_0 .net *"_ivl_1", 0 0, L_0x571fdcb775a0;  1 drivers
v0x571fdc9a5cf0_0 .net *"_ivl_2", 0 0, L_0x571fdcb77690;  1 drivers
v0x571fdc9a6840_0 .net *"_ivl_3", 0 0, L_0x571fdcb77730;  1 drivers
L_0x571fdcb77730 .functor MUXZ 1, L_0x571fdcb77690, L_0x571fdcb775a0, L_0x571fdcb77500, C4<>;
S_0x571fdc899470 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9a71a0 .param/l "i" 1 10 108, +C4<0100>;
v0x571fdc9a7b00_0 .net *"_ivl_0", 0 0, L_0x571fdcb778c0;  1 drivers
v0x571fdc9a8460_0 .net *"_ivl_1", 0 0, L_0x571fdcb779c0;  1 drivers
v0x571fdc9a8dc0_0 .net *"_ivl_2", 0 0, L_0x571fdcb77af0;  1 drivers
v0x571fdc9a9720_0 .net *"_ivl_3", 0 0, L_0x571fdcb77c00;  1 drivers
L_0x571fdcb77c00 .functor MUXZ 1, L_0x571fdcb77af0, L_0x571fdcb779c0, L_0x571fdcb778c0, C4<>;
S_0x571fdc89d780 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9a8e80 .param/l "i" 1 10 108, +C4<0101>;
v0x571fdc9aa0f0_0 .net *"_ivl_0", 0 0, L_0x571fdcb77ca0;  1 drivers
v0x571fdc9aa9e0_0 .net *"_ivl_1", 0 0, L_0x571fdcb77d40;  1 drivers
v0x571fdc9ab340_0 .net *"_ivl_2", 0 0, L_0x571fdcb77e60;  1 drivers
v0x571fdc9abca0_0 .net *"_ivl_3", 0 0, L_0x571fdcb77f00;  1 drivers
L_0x571fdcb77f00 .functor MUXZ 1, L_0x571fdcb77e60, L_0x571fdcb77d40, L_0x571fdcb77ca0, C4<>;
S_0x571fdc9d3d00 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9ac600 .param/l "i" 1 10 108, +C4<0110>;
v0x571fdc9acf60_0 .net *"_ivl_0", 0 0, L_0x571fdcb780c0;  1 drivers
v0x571fdc9ad8c0_0 .net *"_ivl_1", 0 0, L_0x571fdcb781f0;  1 drivers
v0x571fdc9ae220_0 .net *"_ivl_2", 0 0, L_0x571fdcb78290;  1 drivers
v0x571fdc980e70_0 .net *"_ivl_3", 0 0, L_0x571fdcb783d0;  1 drivers
L_0x571fdcb783d0 .functor MUXZ 1, L_0x571fdcb78290, L_0x571fdcb781f0, L_0x571fdcb780c0, C4<>;
S_0x571fdc9d5710 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9ae2e0 .param/l "i" 1 10 108, +C4<0111>;
v0x571fdc9851f0_0 .net *"_ivl_0", 0 0, L_0x571fdcb78590;  1 drivers
v0x571fdc989490_0 .net *"_ivl_1", 0 0, L_0x571fdcb78630;  1 drivers
v0x571fdc98d2d0_0 .net *"_ivl_2", 0 0, L_0x571fdcb78330;  1 drivers
v0x571fdc98d7a0_0 .net *"_ivl_3", 0 0, L_0x571fdcb78780;  1 drivers
L_0x571fdcb78780 .functor MUXZ 1, L_0x571fdcb78330, L_0x571fdcb78630, L_0x571fdcb78590, C4<>;
S_0x571fdc9d83f0 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9a5700 .param/l "i" 1 10 108, +C4<01000>;
v0x571fdc9c8580_0 .net *"_ivl_0", 0 0, L_0x571fdcb78940;  1 drivers
v0x571fdc9c8c00_0 .net *"_ivl_1", 0 0, L_0x571fdcb78bb0;  1 drivers
v0x571fdc9c91b0_0 .net *"_ivl_2", 0 0, L_0x571fdcb78d60;  1 drivers
v0x571fdc9ca610_0 .net *"_ivl_3", 0 0, L_0x571fdcb78ed0;  1 drivers
L_0x571fdcb78ed0 .functor MUXZ 1, L_0x571fdcb78d60, L_0x571fdcb78bb0, L_0x571fdcb78940, C4<>;
S_0x571fdc9da660 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9c9270 .param/l "i" 1 10 108, +C4<01001>;
v0x571fdc9ca950_0 .net *"_ivl_0", 0 0, L_0x571fdcb79090;  1 drivers
v0x571fdc9d2870_0 .net *"_ivl_1", 0 0, L_0x571fdcb79130;  1 drivers
v0x571fdc95b340_0 .net *"_ivl_2", 0 0, L_0x571fdcb792b0;  1 drivers
v0x571fdc95f630_0 .net *"_ivl_3", 0 0, L_0x571fdcb79350;  1 drivers
L_0x571fdcb79350 .functor MUXZ 1, L_0x571fdcb792b0, L_0x571fdcb79130, L_0x571fdcb79090, C4<>;
S_0x571fdca106d0 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc963920 .param/l "i" 1 10 108, +C4<01010>;
v0x571fdc967c10_0 .net *"_ivl_0", 0 0, L_0x571fdcb79510;  1 drivers
v0x571fdc96bf00_0 .net *"_ivl_1", 0 0, L_0x571fdcb796a0;  1 drivers
v0x571fdc9701f0_0 .net *"_ivl_2", 0 0, L_0x571fdcb79740;  1 drivers
v0x571fdc9745a0_0 .net *"_ivl_3", 0 0, L_0x571fdcb798e0;  1 drivers
L_0x571fdcb798e0 .functor MUXZ 1, L_0x571fdcb79740, L_0x571fdcb796a0, L_0x571fdcb79510, C4<>;
S_0x571fdc956060 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdc9702b0 .param/l "i" 1 10 108, +C4<01011>;
v0x571fdc957060_0 .net *"_ivl_0", 0 0, L_0x571fdcb79aa0;  1 drivers
v0x571fdc978850_0 .net *"_ivl_1", 0 0, L_0x571fdcb79b40;  1 drivers
v0x571fdc97cb60_0 .net *"_ivl_2", 0 0, L_0x571fdcb79cf0;  1 drivers
v0x571fdca10b00_0 .net *"_ivl_3", 0 0, L_0x571fdcb79d90;  1 drivers
L_0x571fdcb79d90 .functor MUXZ 1, L_0x571fdcb79cf0, L_0x571fdcb79b40, L_0x571fdcb79aa0, C4<>;
S_0x571fdc8075a0 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdca14e00 .param/l "i" 1 10 108, +C4<01100>;
v0x571fdca190f0_0 .net *"_ivl_0", 0 0, L_0x571fdcb79f50;  1 drivers
v0x571fdca1d0a0_0 .net *"_ivl_1", 0 0, L_0x571fdcb7a110;  1 drivers
v0x571fdca1d3e0_0 .net *"_ivl_2", 0 0, L_0x571fdcb7a1b0;  1 drivers
v0x571fdca21390_0 .net *"_ivl_3", 0 0, L_0x571fdcb79ff0;  1 drivers
L_0x571fdcb79ff0 .functor MUXZ 1, L_0x571fdcb7a1b0, L_0x571fdcb7a110, L_0x571fdcb79f50, C4<>;
S_0x571fdcaf8d00 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdca1d4a0 .param/l "i" 1 10 108, +C4<01101>;
v0x571fdca21740_0 .net *"_ivl_0", 0 0, L_0x571fdcb7a420;  1 drivers
v0x571fdca25680_0 .net *"_ivl_1", 0 0, L_0x571fdcb7a4c0;  1 drivers
v0x571fdca259c0_0 .net *"_ivl_2", 0 0, L_0x571fdcb7a6a0;  1 drivers
v0x571fdca29970_0 .net *"_ivl_3", 0 0, L_0x571fdcb7a950;  1 drivers
L_0x571fdcb7a950 .functor MUXZ 1, L_0x571fdcb7a6a0, L_0x571fdcb7a4c0, L_0x571fdcb7a420, C4<>;
S_0x571fdcaf8a10 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdca29cb0 .param/l "i" 1 10 108, +C4<01110>;
v0x571fdca60410_0 .net *"_ivl_0", 0 0, L_0x571fdcb7ab10;  1 drivers
v0x571fdca60f60_0 .net *"_ivl_1", 0 0, L_0x571fdcb7a560;  1 drivers
v0x571fdca618c0_0 .net *"_ivl_2", 0 0, L_0x571fdcb7a600;  1 drivers
v0x571fdca62220_0 .net *"_ivl_3", 0 0, L_0x571fdcb7ad10;  1 drivers
L_0x571fdcb7ad10 .functor MUXZ 1, L_0x571fdcb7a600, L_0x571fdcb7a560, L_0x571fdcb7ab10, C4<>;
S_0x571fdcaf8730 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x571fdc9c8dc0;
 .timescale -9 -12;
P_0x571fdca62b80 .param/l "i" 1 10 108, +C4<01111>;
v0x571fdca634e0_0 .net *"_ivl_0", 0 0, L_0x571fdcb7aed0;  1 drivers
v0x571fdca63e40_0 .net *"_ivl_1", 0 0, L_0x571fdcb7af70;  1 drivers
v0x571fdca647a0_0 .net *"_ivl_2", 0 0, L_0x571fdcb7b180;  1 drivers
v0x571fdca65100_0 .net *"_ivl_3", 0 0, L_0x571fdcb7b220;  1 drivers
L_0x571fdcb7b220 .functor MUXZ 1, L_0x571fdcb7b180, L_0x571fdcb7af70, L_0x571fdcb7aed0, C4<>;
S_0x571fdcad1aa0 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 22 "x_in";
    .port_info 3 /INPUT 22 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x571fdca84d10 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000010110>;
P_0x571fdca84d50 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
v0x571fdca8cf40_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca159b0_0 .net "enable", 0 0, v0x571fdc8dd0f0_0;  alias, 1 drivers
v0x571fdca19ca0_0 .var "enable_r", 0 0;
v0x571fdca1df90_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca22280_0 .net "op_vld", 0 0, v0x571fdca19ca0_0;  alias, 1 drivers
v0x571fdca26570_0 .var/s "x_downscaled", 15 0;
v0x571fdca2a860_0 .net "x_in", 21 0, v0x571fdcab6cc0_0;  alias, 1 drivers
v0x571fdca2ecc0_0 .net "x_out", 15 0, v0x571fdca26570_0;  alias, 1 drivers
v0x571fdca11660_0 .var/s "y_downscaled", 15 0;
v0x571fdca32f70_0 .net "y_in", 21 0, v0x571fdcac0020_0;  alias, 1 drivers
v0x571fdca37280_0 .net "y_out", 15 0, v0x571fdca11660_0;  alias, 1 drivers
S_0x571fdcad11f0 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x571fdcaa80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 22 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x571fdca833e0 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000010110>;
v0x571fdca96710_0 .net "en", 0 0, v0x571fdc8dd0f0_0;  alias, 1 drivers
v0x571fdcab2370_0 .net/s "x_in", 21 0, v0x571fdc8ddd20_0;  alias, 1 drivers
v0x571fdcab6cc0_0 .var/s "x_out", 21 0;
v0x571fdcabb670_0 .net/s "y_in", 21 0, v0x571fdc8df430_0;  alias, 1 drivers
v0x571fdcac0020_0 .var/s "y_out", 21 0;
E_0x571fdc63d180 .event anyedge, v0x571fdc8dd0f0_0, v0x571fdc8ddd20_0, v0x571fdc8df430_0;
S_0x571fdcaedad0 .scope module, "CORDIC_Vectoring_Mode" "CORDIC_Vectoring_top1" 3 119, 13 21 0, S_0x571fdcaaca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "vec_en";
    .port_info 3 /INPUT 16 "x_vec_in";
    .port_info 4 /INPUT 16 "y_vec_in";
    .port_info 5 /INPUT 1 "angle_calc_enable_in";
    .port_info 6 /OUTPUT 16 "x_vec_out";
    .port_info 7 /OUTPUT 1 "output_valid_o";
    .port_info 8 /OUTPUT 16 "micro_angle_o";
    .port_info 9 /OUTPUT 2 "quad_out";
    .port_info 10 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 11 /OUTPUT 16 "angle_out";
P_0x571fdca962f0 .param/l "ANGLE_WIDTH" 0 13 25, +C4<00000000000000000000000000010000>;
P_0x571fdca96330 .param/l "CORDIC_STAGES" 0 13 24, +C4<00000000000000000000000000010000>;
P_0x571fdca96370 .param/l "CORDIC_WIDTH" 0 13 23, +C4<00000000000000000000000000010110>;
P_0x571fdca963b0 .param/l "DATA_WIDTH" 0 13 22, +C4<00000000000000000000000000010000>;
L_0x571fdcb837d0 .functor BUFZ 1, v0x571fdcb168d0_0, C4<0>, C4<0>, C4<0>;
L_0x571fdcb83840 .functor BUFZ 22, L_0x571fdcb835f0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcb838b0 .functor BUFZ 22, L_0x571fdcb83690, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcb96df0 .functor BUFZ 16, v0x571fdca114a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcb96f00 .functor BUFZ 1, v0x571fdca36540_0, C4<0>, C4<0>, C4<0>;
v0x571fdca1ddd0_0 .net *"_ivl_161", 0 0, L_0x571fdcb837d0;  1 drivers
v0x571fdca19ae0_0 .net *"_ivl_165", 21 0, L_0x571fdcb83840;  1 drivers
v0x571fdca157f0_0 .net *"_ivl_169", 21 0, L_0x571fdcb838b0;  1 drivers
v0x571fdca85190_0 .net *"_ivl_197", 14 0, L_0x571fdcb85aa0;  1 drivers
v0x571fdca84870_0 .net *"_ivl_198", 15 0, L_0x571fdcb85b70;  1 drivers
L_0x7fbc63640600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x571fdca470e0_0 .net/2u *"_ivl_200", 15 0, L_0x7fbc63640600;  1 drivers
v0x571fdca42dd0_0 .net *"_ivl_205", 0 0, L_0x571fdcb95fa0;  1 drivers
v0x571fdca3eac0_0 .net *"_ivl_206", 1 0, L_0x571fdcb96220;  1 drivers
L_0x7fbc63640648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571fdca3a7b0_0 .net *"_ivl_209", 0 0, L_0x7fbc63640648;  1 drivers
L_0x7fbc63640690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdca467a0_0 .net/2u *"_ivl_210", 1 0, L_0x7fbc63640690;  1 drivers
v0x571fdca42490_0 .net *"_ivl_212", 1 0, L_0x571fdcb962c0;  1 drivers
v0x571fdca3e180_0 .net "angle_calc_enable", 15 0, L_0x571fdcb95f00;  1 drivers
v0x571fdca3e240_0 .net "angle_calc_enable_in", 0 0, v0x571fdcb16740_0;  alias, 1 drivers
v0x571fdca39e70_0 .net "angle_calc_quad_vld", 0 0, L_0x571fdcb965e0;  1 drivers
v0x571fdca39f10_0 .net/s "angle_out", 15 0, v0x571fdc8ecd50_0;  alias, 1 drivers
v0x571fdca35b60_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca35c00_0 .net "downscale_vld", 0 0, v0x571fdca36540_0;  1 drivers
v0x571fdca2d3f0_0 .net "micro_angle_o", 15 0, L_0x571fdcb855d0;  alias, 1 drivers
v0x571fdca29100_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca291a0_0 .net "output_valid_o", 0 0, L_0x571fdcb96f00;  alias, 1 drivers
v0x571fdca24e10_0 .net "quad_out", 1 0, L_0x571fdcb83270;  alias, 1 drivers
v0x571fdca24eb0_0 .net "vec_en", 0 0, v0x571fdcb168d0_0;  alias, 1 drivers
v0x571fdca20b20_0 .net "vec_microRot_out_start", 0 0, v0x571fdc933f30_0;  alias, 1 drivers
v0x571fdca20bc0_0 .net "vec_op_vld", 0 0, v0x571fdc916590_0;  1 drivers
v0x571fdca1c830_0 .net "vect_stage_enable", 15 0, L_0x571fdcb84d60;  1 drivers
v0x571fdca1c8d0_0 .net "vect_stage_xin", 351 0, L_0x571fdcb83e80;  1 drivers
v0x571fdca18540_0 .net "vect_stage_yin", 351 0, L_0x571fdcb845b0;  1 drivers
v0x571fdca185e0_0 .net "x_abs", 15 0, v0x571fdc908690_0;  1 drivers
v0x571fdca14250_0 .net/s "x_downscale", 15 0, v0x571fdca114a0_0;  1 drivers
v0x571fdca142f0_0 .net/s "x_last_stage_out", 21 0, L_0x571fdcb6b2f0;  1 drivers
v0x571fdca0fd40_0 .net/s "x_scaled_o", 21 0, v0x571fdca220c0_0;  1 drivers
v0x571fdc97bd80_0 .net "x_upscaled", 21 0, L_0x571fdcb835f0;  1 drivers
v0x571fdc97be40_0 .net/s "x_vec_in", 15 0, v0x571fdcb16cc0_0;  alias, 1 drivers
v0x571fdc977a70_0 .net/s "x_vec_out", 15 0, L_0x571fdcb96df0;  alias, 1 drivers
v0x571fdc977b30_0 .net "y_abs", 15 0, v0x571fdc903d10_0;  1 drivers
v0x571fdc956e30_0 .net "y_upscaled", 21 0, L_0x571fdcb83690;  1 drivers
v0x571fdc956ed0_0 .net/s "y_vec_in", 15 0, v0x571fdcb16e40_0;  alias, 1 drivers
L_0x571fdcb7eb30 .part L_0x571fdcb84d60, 1, 1;
L_0x571fdcb7ec30 .part L_0x571fdcb83e80, 22, 22;
L_0x571fdcb7ed30 .part L_0x571fdcb845b0, 22, 22;
L_0x571fdcb7efd0 .part L_0x571fdcb84d60, 2, 1;
L_0x571fdcb7f120 .part L_0x571fdcb83e80, 44, 22;
L_0x571fdcb7f210 .part L_0x571fdcb845b0, 44, 22;
L_0x571fdcb7f480 .part L_0x571fdcb84d60, 3, 1;
L_0x571fdcb7f550 .part L_0x571fdcb83e80, 66, 22;
L_0x571fdcb7f670 .part L_0x571fdcb845b0, 66, 22;
L_0x571fdcb7f8e0 .part L_0x571fdcb84d60, 4, 1;
L_0x571fdcb7faa0 .part L_0x571fdcb83e80, 88, 22;
L_0x571fdcb7fc00 .part L_0x571fdcb845b0, 88, 22;
L_0x571fdcb7ff70 .part L_0x571fdcb84d60, 5, 1;
L_0x571fdcb80040 .part L_0x571fdcb83e80, 110, 22;
L_0x571fdcb80190 .part L_0x571fdcb845b0, 110, 22;
L_0x571fdcb80390 .part L_0x571fdcb84d60, 6, 1;
L_0x571fdcb804f0 .part L_0x571fdcb83e80, 132, 22;
L_0x571fdcb805c0 .part L_0x571fdcb845b0, 132, 22;
L_0x571fdcb808d0 .part L_0x571fdcb84d60, 7, 1;
L_0x571fdcb809a0 .part L_0x571fdcb83e80, 154, 22;
L_0x571fdcb80690 .part L_0x571fdcb845b0, 154, 22;
L_0x571fdcb80cf0 .part L_0x571fdcb84d60, 8, 1;
L_0x571fdcb80e80 .part L_0x571fdcb83e80, 176, 22;
L_0x571fdcb80f50 .part L_0x571fdcb845b0, 176, 22;
L_0x571fdcb81290 .part L_0x571fdcb84d60, 9, 1;
L_0x571fdcb81360 .part L_0x571fdcb83e80, 198, 22;
L_0x571fdcb81510 .part L_0x571fdcb845b0, 198, 22;
L_0x571fdcb81780 .part L_0x571fdcb84d60, 10, 1;
L_0x571fdcb81940 .part L_0x571fdcb83e80, 220, 22;
L_0x571fdcb81a10 .part L_0x571fdcb845b0, 220, 22;
L_0x571fdcb81d80 .part L_0x571fdcb84d60, 11, 1;
L_0x571fdcb81e50 .part L_0x571fdcb83e80, 242, 22;
L_0x571fdcb82030 .part L_0x571fdcb845b0, 242, 22;
L_0x571fdcb822a0 .part L_0x571fdcb84d60, 12, 1;
L_0x571fdcb82490 .part L_0x571fdcb83e80, 264, 22;
L_0x571fdcb82560 .part L_0x571fdcb845b0, 264, 22;
L_0x571fdcb82800 .part L_0x571fdcb84d60, 13, 1;
L_0x571fdcb828d0 .part L_0x571fdcb83e80, 286, 22;
L_0x571fdcb82ae0 .part L_0x571fdcb845b0, 286, 22;
L_0x571fdcb82d50 .part L_0x571fdcb84d60, 14, 1;
L_0x571fdcb829a0 .part L_0x571fdcb83e80, 308, 22;
L_0x571fdcb82f70 .part L_0x571fdcb845b0, 308, 22;
L_0x571fdcb83340 .part v0x571fdcb16cc0_0, 15, 1;
L_0x571fdcb833e0 .part v0x571fdcb16e40_0, 15, 1;
L_0x571fdcb83a90 .part L_0x571fdcb84d60, 0, 1;
L_0x571fdcb83b60 .part L_0x571fdcb83e80, 0, 22;
L_0x571fdcb83db0 .part L_0x571fdcb845b0, 0, 22;
LS_0x571fdcb83e80_0_0 .concat8 [ 22 22 22 22], L_0x571fdcb83840, v0x571fdc924200_0, v0x571fdc93da30_0, v0x571fdc9515e0_0;
LS_0x571fdcb83e80_0_4 .concat8 [ 22 22 22 22], v0x571fdc9a0540_0, v0x571fdca57090_0, v0x571fdcae02b0_0, v0x571fdcaf4ce0_0;
LS_0x571fdcb83e80_0_8 .concat8 [ 22 22 22 22], v0x571fdca3e730_0, v0x571fdc9733b0_0, v0x571fdc894a60_0, v0x571fdc9848d0_0;
LS_0x571fdcb83e80_0_12 .concat8 [ 22 22 22 22], v0x571fdca9bef0_0, v0x571fdcab76f0_0, v0x571fdcad9dd0_0, v0x571fdc9d0e00_0;
L_0x571fdcb83e80 .concat8 [ 88 88 88 88], LS_0x571fdcb83e80_0_0, LS_0x571fdcb83e80_0_4, LS_0x571fdcb83e80_0_8, LS_0x571fdcb83e80_0_12;
LS_0x571fdcb845b0_0_0 .concat8 [ 22 22 22 22], L_0x571fdcb838b0, v0x571fdc91b150_0, v0x571fdc940d60_0, v0x571fdc995170_0;
LS_0x571fdcb845b0_0_4 .concat8 [ 22 22 22 22], v0x571fdc9a4110_0, v0x571fdca5ac60_0, v0x571fdcae35e0_0, v0x571fdcaf7190_0;
LS_0x571fdcb845b0_0_8 .concat8 [ 22 22 22 22], v0x571fdca31e00_0, v0x571fdc956650_0, v0x571fdc888110_0, v0x571fdc88cd00_0;
LS_0x571fdcb845b0_0_12 .concat8 [ 22 22 22 22], v0x571fdcaa51f0_0, v0x571fdcaca060_0, v0x571fdc812220_0, v0x571fdc902df0_0;
L_0x571fdcb845b0 .concat8 [ 88 88 88 88], LS_0x571fdcb845b0_0_0, LS_0x571fdcb845b0_0_4, LS_0x571fdcb845b0_0_8, LS_0x571fdcb845b0_0_12;
LS_0x571fdcb84d60_0_0 .concat8 [ 1 1 1 1], L_0x571fdcb837d0, v0x571fdc92fc80_0, v0x571fdc938480_0, v0x571fdc9509f0_0;
LS_0x571fdcb84d60_0_4 .concat8 [ 1 1 1 1], v0x571fdc99b580_0, v0x571fdca520d0_0, v0x571fdca8cbe0_0, v0x571fdcae9c40_0;
LS_0x571fdcb84d60_0_8 .concat8 [ 1 1 1 1], v0x571fdca95eb0_0, v0x571fdc988320_0, v0x571fdc928ec0_0, v0x571fdca3eff0_0;
LS_0x571fdcb84d60_0_12 .concat8 [ 1 1 1 1], v0x571fdcad5830_0, v0x571fdcaae240_0, v0x571fdcac0a50_0, v0x571fdca8b500_0;
L_0x571fdcb84d60 .concat8 [ 4 4 4 4], LS_0x571fdcb84d60_0_0, LS_0x571fdcb84d60_0_4, LS_0x571fdcb84d60_0_8, LS_0x571fdcb84d60_0_12;
L_0x571fdcb85240 .part L_0x571fdcb84d60, 15, 1;
L_0x571fdcb852e0 .part L_0x571fdcb83e80, 330, 22;
L_0x571fdcb85530 .part L_0x571fdcb845b0, 330, 22;
LS_0x571fdcb855d0_0_0 .concat8 [ 1 1 1 1], v0x571fdc92fd20_0, v0x571fdc9395f0_0, v0x571fdc950a90_0, v0x571fdc99c970_0;
LS_0x571fdcb855d0_0_4 .concat8 [ 1 1 1 1], v0x571fdca52170_0, v0x571fdca90980_0, v0x571fdcae9ce0_0, v0x571fdcacea70_0;
LS_0x571fdcb855d0_0_8 .concat8 [ 1 1 1 1], v0x571fdc984010_0, v0x571fdc8dcd50_0, v0x571fdca3ace0_0, v0x571fdcaf6a30_0;
LS_0x571fdcb855d0_0_12 .concat8 [ 1 1 1 1], v0x571fdcaae4f0_0, v0x571fdcac0d00_0, v0x571fdca8b5a0_0, v0x571fdc9167a0_0;
L_0x571fdcb855d0 .concat8 [ 4 4 4 4], LS_0x571fdcb855d0_0_0, LS_0x571fdcb855d0_0_4, LS_0x571fdcb855d0_0_8, LS_0x571fdcb855d0_0_12;
L_0x571fdcb85aa0 .part L_0x571fdcb84d60, 1, 15;
L_0x571fdcb85b70 .concat [ 15 1 0 0], L_0x571fdcb85aa0, v0x571fdc916590_0;
L_0x571fdcb95f00 .functor MUXZ 16, L_0x7fbc63640600, L_0x571fdcb85b70, v0x571fdcb16740_0, C4<>;
L_0x571fdcb95fa0 .part L_0x571fdcb84d60, 0, 1;
L_0x571fdcb96220 .concat [ 1 1 0 0], L_0x571fdcb95fa0, L_0x7fbc63640648;
L_0x571fdcb962c0 .functor MUXZ 2, L_0x7fbc63640690, L_0x571fdcb96220, v0x571fdcb16740_0, C4<>;
L_0x571fdcb965e0 .part L_0x571fdcb962c0, 0, 1;
S_0x571fdcaed690 .scope module, "Vec_Quad_chk" "vec_quad_check" 13 57, 14 22 0, S_0x571fdcaedad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "x_in_MSB";
    .port_info 4 /INPUT 1 "y_in_MSB";
    .port_info 5 /OUTPUT 2 "quad_out";
v0x571fdc9dd740_0 .net *"_ivl_0", 1 0, L_0x571fdcb83170;  1 drivers
v0x571fdc9ddfa0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc9de780_0 .net "enable", 0 0, v0x571fdcb168d0_0;  alias, 1 drivers
v0x571fdc9de9c0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc8b6690_0 .var "quad", 1 0;
v0x571fdc8b7a80_0 .net "quad_out", 1 0, L_0x571fdcb83270;  alias, 1 drivers
v0x571fdc8b8e70_0 .net "x_in_MSB", 0 0, L_0x571fdcb83340;  1 drivers
v0x571fdc8ba260_0 .net "y_in_MSB", 0 0, L_0x571fdcb833e0;  1 drivers
L_0x571fdcb83170 .concat [ 1 1 0 0], L_0x571fdcb83340, L_0x571fdcb833e0;
L_0x571fdcb83270 .functor MUXZ 2, v0x571fdc8b6690_0, L_0x571fdcb83170, v0x571fdcb168d0_0, C4<>;
S_0x571fdcaee9c0 .scope generate, "Vec_Stage[1]" "Vec_Stage[1]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdc9eea50 .param/l "i" 1 13 111, +C4<01>;
S_0x571fdca4e0e0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcaee9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdca91d90 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdca91dd0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000001>;
v0x571fdc8eadd0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc8eae70_0 .net "enable", 0 0, L_0x571fdcb7eb30;  1 drivers
v0x571fdc938480_0 .var "enable_next_stage", 0 0;
v0x571fdc9395f0_0 .var "micro_rot_o", 0 0;
v0x571fdc93a700_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc93b810_0 .net/s "x_in", 21 0, L_0x571fdcb7ec30;  1 drivers
v0x571fdc93c920_0 .net/s "x_out", 21 0, v0x571fdc93da30_0;  1 drivers
v0x571fdc93da30_0 .var/s "x_temp_out", 21 0;
v0x571fdc93eb40_0 .net/s "y_in", 21 0, L_0x571fdcb7ed30;  1 drivers
v0x571fdc93fc50_0 .net/s "y_out", 21 0, v0x571fdc940d60_0;  1 drivers
v0x571fdc940d60_0 .var/s "y_temp_out", 21 0;
S_0x571fdca4a100 .scope generate, "Vec_Stage[2]" "Vec_Stage[2]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdc93a7f0 .param/l "i" 1 13 111, +C4<010>;
S_0x571fdca494f0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdca4a100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdc941e70 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdc941eb0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000010>;
v0x571fdc9451a0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc9462b0_0 .net "enable", 0 0, L_0x571fdcb7efd0;  1 drivers
v0x571fdc9509f0_0 .var "enable_next_stage", 0 0;
v0x571fdc950a90_0 .var "micro_rot_o", 0 0;
v0x571fdc94f130_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc94d690_0 .net/s "x_in", 21 0, L_0x571fdcb7f120;  1 drivers
v0x571fdc952190_0 .net/s "x_out", 21 0, v0x571fdc9515e0_0;  1 drivers
v0x571fdc9515e0_0 .var/s "x_temp_out", 21 0;
v0x571fdc990ab0_0 .net/s "y_in", 21 0, L_0x571fdcb7f210;  1 drivers
v0x571fdc955080_0 .net/s "y_out", 21 0, v0x571fdc995170_0;  1 drivers
v0x571fdc995170_0 .var/s "y_temp_out", 21 0;
S_0x571fdc9939c0 .scope generate, "Vec_Stage[3]" "Vec_Stage[3]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdc93ec20 .param/l "i" 1 13 111, +C4<011>;
S_0x571fdc98f9e0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc9939c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdc9965c0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdc996600 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000011>;
v0x571fdc99a190_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc99a230_0 .net "enable", 0 0, L_0x571fdcb7f480;  1 drivers
v0x571fdc99b580_0 .var "enable_next_stage", 0 0;
v0x571fdc99c970_0 .var "micro_rot_o", 0 0;
v0x571fdc99dd60_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc99de00_0 .net/s "x_in", 21 0, L_0x571fdcb7f550;  1 drivers
v0x571fdc99f150_0 .net/s "x_out", 21 0, v0x571fdc9a0540_0;  1 drivers
v0x571fdc9a0540_0 .var/s "x_temp_out", 21 0;
v0x571fdc9a1930_0 .net/s "y_in", 21 0, L_0x571fdcb7f670;  1 drivers
v0x571fdc9a2d20_0 .net/s "y_out", 21 0, v0x571fdc9a4110_0;  1 drivers
v0x571fdc9a4110_0 .var/s "y_temp_out", 21 0;
S_0x571fdc98edd0 .scope generate, "Vec_Stage[4]" "Vec_Stage[4]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdc9a0620 .param/l "i" 1 13 111, +C4<0100>;
S_0x571fdc92bef0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc98edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdc9a5500 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdc9a5540 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000100>;
v0x571fdca4f890_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca50ce0_0 .net "enable", 0 0, L_0x571fdcb7f8e0;  1 drivers
v0x571fdca520d0_0 .var "enable_next_stage", 0 0;
v0x571fdca52170_0 .var "micro_rot_o", 0 0;
v0x571fdca534c0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca548b0_0 .net/s "x_in", 21 0, L_0x571fdcb7faa0;  1 drivers
v0x571fdca55ca0_0 .net/s "x_out", 21 0, v0x571fdca57090_0;  1 drivers
v0x571fdca57090_0 .var/s "x_temp_out", 21 0;
v0x571fdca58480_0 .net/s "y_in", 21 0, L_0x571fdcb7fc00;  1 drivers
v0x571fdca59870_0 .net/s "y_out", 21 0, v0x571fdca5ac60_0;  1 drivers
v0x571fdca5ac60_0 .var/s "y_temp_out", 21 0;
S_0x571fdc92b640 .scope generate, "Vec_Stage[5]" "Vec_Stage[5]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdca55d80 .param/l "i" 1 13 111, +C4<0101>;
S_0x571fdc947f20 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc92b640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdca5c050 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdca5c090 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000101>;
v0x571fdca5fc20_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca5fcc0_0 .net "enable", 0 0, L_0x571fdcb7ff70;  1 drivers
v0x571fdca8cbe0_0 .var "enable_next_stage", 0 0;
v0x571fdca90980_0 .var "micro_rot_o", 0 0;
v0x571fdcade030_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcade0d0_0 .net/s "x_in", 21 0, L_0x571fdcb80040;  1 drivers
v0x571fdcadf1a0_0 .net/s "x_out", 21 0, v0x571fdcae02b0_0;  1 drivers
v0x571fdcae02b0_0 .var/s "x_temp_out", 21 0;
v0x571fdcae13c0_0 .net/s "y_in", 21 0, L_0x571fdcb80190;  1 drivers
v0x571fdcae24d0_0 .net/s "y_out", 21 0, v0x571fdcae35e0_0;  1 drivers
v0x571fdcae35e0_0 .var/s "y_temp_out", 21 0;
S_0x571fdc947ae0 .scope generate, "Vec_Stage[6]" "Vec_Stage[6]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdca47ab0 .param/l "i" 1 13 111, +C4<0110>;
S_0x571fdc948e10 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc947ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcae46f0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcae4730 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000110>;
v0x571fdcae7a20_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcae8b30_0 .net "enable", 0 0, L_0x571fdcb80390;  1 drivers
v0x571fdcae9c40_0 .var "enable_next_stage", 0 0;
v0x571fdcae9ce0_0 .var "micro_rot_o", 0 0;
v0x571fdcaead50_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcaebe60_0 .net/s "x_in", 21 0, L_0x571fdcb804f0;  1 drivers
v0x571fdcaf65a0_0 .net/s "x_out", 21 0, v0x571fdcaf4ce0_0;  1 drivers
v0x571fdcaf4ce0_0 .var/s "x_temp_out", 21 0;
v0x571fdcaf3240_0 .net/s "y_in", 21 0, L_0x571fdcb805c0;  1 drivers
v0x571fdcaf7d40_0 .net/s "y_out", 21 0, v0x571fdcaf7190_0;  1 drivers
v0x571fdcaf7190_0 .var/s "y_temp_out", 21 0;
S_0x571fdc8a8720 .scope generate, "Vec_Stage[7]" "Vec_Stage[7]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdcaebf40 .param/l "i" 1 13 111, +C4<0111>;
S_0x571fdc848f40 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc8a8720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcab1690 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcab16d0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000111>;
v0x571fdca9a830_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca9a8d0_0 .net "enable", 0 0, L_0x571fdcb808d0;  1 drivers
v0x571fdca95eb0_0 .var "enable_next_stage", 0 0;
v0x571fdcacea70_0 .var "micro_rot_o", 0 0;
v0x571fdca82900_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca46d50_0 .net/s "x_in", 21 0, L_0x571fdcb809a0;  1 drivers
v0x571fdca42a40_0 .net/s "x_out", 21 0, v0x571fdca3e730_0;  1 drivers
v0x571fdca3e730_0 .var/s "x_temp_out", 21 0;
v0x571fdca3a420_0 .net/s "y_in", 21 0, L_0x571fdcb80690;  1 drivers
v0x571fdca36110_0 .net/s "y_out", 21 0, v0x571fdca31e00_0;  1 drivers
v0x571fdca31e00_0 .var/s "y_temp_out", 21 0;
S_0x571fdc873a80 .scope generate, "Vec_Stage[8]" "Vec_Stage[8]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdca2db60 .param/l "i" 1 13 111, +C4<01000>;
S_0x571fdc8fe740 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc873a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdca18890 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdca188d0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001000>;
v0x571fdc9c81e0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc98c630_0 .net "enable", 0 0, L_0x571fdcb80cf0;  1 drivers
v0x571fdc988320_0 .var "enable_next_stage", 0 0;
v0x571fdc984010_0 .var "micro_rot_o", 0 0;
v0x571fdc97fd00_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc97b9f0_0 .net/s "x_in", 21 0, L_0x571fdcb80e80;  1 drivers
v0x571fdc9776e0_0 .net/s "x_out", 21 0, v0x571fdc9733b0_0;  1 drivers
v0x571fdc9733b0_0 .var/s "x_temp_out", 21 0;
v0x571fdc95e220_0 .net/s "y_in", 21 0, L_0x571fdcb80f50;  1 drivers
v0x571fdc959f30_0 .net/s "y_out", 21 0, v0x571fdc956650_0;  1 drivers
v0x571fdc956650_0 .var/s "y_temp_out", 21 0;
S_0x571fdc9030c0 .scope generate, "Vec_Stage[9]" "Vec_Stage[9]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdca18970 .param/l "i" 1 13 111, +C4<01001>;
S_0x571fdc907a40 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc9030c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdc90bae0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdc90bb20 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001001>;
v0x571fdc8f4c80_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc8f0300_0 .net "enable", 0 0, L_0x571fdcb81290;  1 drivers
v0x571fdc928ec0_0 .var "enable_next_stage", 0 0;
v0x571fdc8dcd50_0 .var "micro_rot_o", 0 0;
v0x571fdc8a1390_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc89d080_0 .net/s "x_in", 21 0, L_0x571fdcb81360;  1 drivers
v0x571fdc898d70_0 .net/s "x_out", 21 0, v0x571fdc894a60_0;  1 drivers
v0x571fdc894a60_0 .var/s "x_temp_out", 21 0;
v0x571fdc890750_0 .net/s "y_in", 21 0, L_0x571fdcb81510;  1 drivers
v0x571fdc88c440_0 .net/s "y_out", 21 0, v0x571fdc888110_0;  1 drivers
v0x571fdc888110_0 .var/s "y_temp_out", 21 0;
S_0x571fdc92c340 .scope generate, "Vec_Stage[10]" "Vec_Stage[10]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdc95a010 .param/l "i" 1 13 111, +C4<01010>;
S_0x571fdc8f5440 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc92c340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdc872b60 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdc872ba0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001010>;
v0x571fdca326c0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca2e410_0 .net "enable", 0 0, L_0x571fdcb81780;  1 drivers
v0x571fdca3eff0_0 .var "enable_next_stage", 0 0;
v0x571fdca3ace0_0 .var "micro_rot_o", 0 0;
v0x571fdc97c2b0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc977fa0_0 .net/s "x_in", 21 0, L_0x571fdcb81940;  1 drivers
v0x571fdc973cf0_0 .net/s "x_out", 21 0, v0x571fdc9848d0_0;  1 drivers
v0x571fdc9848d0_0 .var/s "x_temp_out", 21 0;
v0x571fdc9805c0_0 .net/s "y_in", 21 0, L_0x571fdcb81a10;  1 drivers
v0x571fdc891010_0 .net/s "y_out", 21 0, v0x571fdc88cd00_0;  1 drivers
v0x571fdc88cd00_0 .var/s "y_temp_out", 21 0;
S_0x571fdc95f140 .scope generate, "Vec_Stage[11]" "Vec_Stage[11]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdc890830 .param/l "i" 1 13 111, +C4<01011>;
S_0x571fdca197b0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdc95f140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdc888a50 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdc888a90 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001011>;
v0x571fdcaad320_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcaa4020_0 .net "enable", 0 0, L_0x571fdcb81d80;  1 drivers
v0x571fdcad5830_0 .var "enable_next_stage", 0 0;
v0x571fdcaf6a30_0 .var "micro_rot_o", 0 0;
v0x571fdcaa89a0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca92bb0_0 .net/s "x_in", 21 0, L_0x571fdcb81e50;  1 drivers
v0x571fdcaa05c0_0 .net/s "x_out", 21 0, v0x571fdca9bef0_0;  1 drivers
v0x571fdca9bef0_0 .var/s "x_temp_out", 21 0;
v0x571fdca9bc40_0 .net/s "y_in", 21 0, L_0x571fdcb82030;  1 drivers
v0x571fdcaa0870_0 .net/s "y_out", 21 0, v0x571fdcaa51f0_0;  1 drivers
v0x571fdcaa51f0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcaa42f0 .scope generate, "Vec_Stage[12]" "Vec_Stage[12]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdc9806a0 .param/l "i" 1 13 111, +C4<01100>;
S_0x571fdcaa8c70 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcaa42f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcaad3e0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcaad420 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001100>;
v0x571fdcaa98c0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcaa9b70_0 .net "enable", 0 0, L_0x571fdcb822a0;  1 drivers
v0x571fdcaae240_0 .var "enable_next_stage", 0 0;
v0x571fdcaae4f0_0 .var "micro_rot_o", 0 0;
v0x571fdcaa4f40_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcab2da0_0 .net/s "x_in", 21 0, L_0x571fdcb82490;  1 drivers
v0x571fdcab79a0_0 .net/s "x_out", 21 0, v0x571fdcab76f0_0;  1 drivers
v0x571fdcab76f0_0 .var/s "x_temp_out", 21 0;
v0x571fdcabc350_0 .net/s "y_in", 21 0, L_0x571fdcb82560;  1 drivers
v0x571fdcabc0a0_0 .net/s "y_out", 21 0, v0x571fdcaca060_0;  1 drivers
v0x571fdcaca060_0 .var/s "y_temp_out", 21 0;
S_0x571fdcaad5f0 .scope generate, "Vec_Stage[13]" "Vec_Stage[13]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdca3a500 .param/l "i" 1 13 111, +C4<01101>;
S_0x571fdcad1ef0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcaad5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcaa40e0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcaa4120 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001101>;
v0x571fdcac9db0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcac5400_0 .net "enable", 0 0, L_0x571fdcb82800;  1 drivers
v0x571fdcac0a50_0 .var "enable_next_stage", 0 0;
v0x571fdcac0d00_0 .var "micro_rot_o", 0 0;
v0x571fdca972c0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcac9870_0 .net/s "x_in", 21 0, L_0x571fdcb828d0;  1 drivers
v0x571fdcad9ae0_0 .net/s "x_out", 21 0, v0x571fdcad9dd0_0;  1 drivers
v0x571fdcad9dd0_0 .var/s "x_temp_out", 21 0;
v0x571fdca97570_0 .net/s "y_in", 21 0, L_0x571fdcb82ae0;  1 drivers
v0x571fdca92900_0 .net/s "y_out", 21 0, v0x571fdc812220_0;  1 drivers
v0x571fdc812220_0 .var/s "y_temp_out", 21 0;
S_0x571fdca9aff0 .scope generate, "Vec_Stage[14]" "Vec_Stage[14]" 13 111, 13 111 0, S_0x571fdcaedad0;
 .timescale -9 -12;
P_0x571fdc928f90 .param/l "i" 1 13 111, +C4<01110>;
S_0x571fdcaccf30 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdca9aff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcaae5b0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcaae5f0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001110>;
v0x571fdca8b7f0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca8b890_0 .net "enable", 0 0, L_0x571fdcb82d50;  1 drivers
v0x571fdca8b500_0 .var "enable_next_stage", 0 0;
v0x571fdca8b5a0_0 .var "micro_rot_o", 0 0;
v0x571fdc7ecc40_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc9d2a90_0 .net/s "x_in", 21 0, L_0x571fdcb829a0;  1 drivers
v0x571fdc9d10f0_0 .net/s "x_out", 21 0, v0x571fdc9d0e00_0;  1 drivers
v0x571fdc9d0e00_0 .var/s "x_temp_out", 21 0;
v0x571fdc928670_0 .net/s "y_in", 21 0, L_0x571fdcb82f70;  1 drivers
v0x571fdc907770_0 .net/s "y_out", 21 0, v0x571fdc902df0_0;  1 drivers
v0x571fdc902df0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcab5ec0 .scope module, "Vec_Stage_0" "vec_block_first_stage" 13 96, 16 22 0, S_0x571fdcaedad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
    .port_info 9 /OUTPUT 1 "vec_microRot_out_start";
P_0x571fdcab3130 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000010110>;
v0x571fdc950e80_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc950f20_0 .net "enable", 0 0, L_0x571fdcb83a90;  1 drivers
v0x571fdc92fc80_0 .var "enable_next_stage", 0 0;
v0x571fdc92fd20_0 .var "micro_rot_o", 0 0;
v0x571fdc934220_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc933f30_0 .var "vec_microRot_out_start", 0 0;
v0x571fdc923cc0_0 .net/s "x_in", 21 0, L_0x571fdcb83b60;  1 drivers
v0x571fdc9244b0_0 .net/s "x_out", 21 0, v0x571fdc924200_0;  1 drivers
v0x571fdc924200_0 .var/s "x_temp_out", 21 0;
v0x571fdc91fb00_0 .net/s "y_in", 21 0, L_0x571fdcb83db0;  1 drivers
v0x571fdc91f850_0 .net/s "y_out", 21 0, v0x571fdc91b150_0;  1 drivers
v0x571fdc91b150_0 .var/s "y_temp_out", 21 0;
S_0x571fdcac3bd0 .scope module, "Vec_Stage_Last" "vec_block_last_stage" 13 132, 17 22 0, S_0x571fdcaedad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 1 "micro_rot_o";
    .port_info 7 /OUTPUT 1 "op_valid";
P_0x571fdca2dad0 .param/l "CORDIC_WIDTH" 0 17 23, +C4<00000000000000000000000000010110>;
P_0x571fdca2db10 .param/l "MICRO_ROT_STAGE" 0 17 24, +C4<000000000000000000000000000001111>;
L_0x571fdcb6b2f0 .functor BUFZ 22, v0x571fdc90d4a0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0x571fdc91aea0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc91af40_0 .net "enable", 0 0, L_0x571fdcb85240;  1 drivers
v0x571fdc9167a0_0 .var "micro_rot_o", 0 0;
v0x571fdc9164f0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc916590_0 .var "op_valid", 0 0;
v0x571fdc911df0_0 .net/s "x_in", 21 0, L_0x571fdcb852e0;  1 drivers
v0x571fdc911b40_0 .net/s "x_out", 21 0, L_0x571fdcb6b2f0;  alias, 1 drivers
v0x571fdc90d4a0_0 .var/s "x_temp_out", 21 0;
v0x571fdc90d1f0_0 .net/s "y_in", 21 0, L_0x571fdcb85530;  1 drivers
S_0x571fdcabf220 .scope module, "abs" "absolute_value" 13 68, 18 22 0, S_0x571fdcaedad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "y_out";
P_0x571fdcac9950 .param/l "DATA_WIDTH" 0 18 23, +C4<00000000000000000000000000010000>;
v0x571fdc908940_0 .net/s "x_in", 15 0, v0x571fdcb16cc0_0;  alias, 1 drivers
v0x571fdc908690_0 .var "x_out", 15 0;
v0x571fdc903fc0_0 .net/s "y_in", 15 0, v0x571fdcb16e40_0;  alias, 1 drivers
v0x571fdc903d10_0 .var "y_out", 15 0;
E_0x571fdca84df0 .event anyedge, v0x571fdc908940_0, v0x571fdc903fc0_0;
S_0x571fdcaba870 .scope module, "angle_calculation" "vec_angle_calc" 13 176, 19 22 0, S_0x571fdcaedad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "enable_in";
    .port_info 3 /INPUT 16 "micro_rot_dir_in";
    .port_info 4 /INPUT 2 "quad_in";
    .port_info 5 /INPUT 1 "quad_vld_in";
    .port_info 6 /OUTPUT 16 "angle_out";
P_0x571fdcac0dc0 .param/l "ANGLE_WIDTH" 0 19 23, +C4<00000000000000000000000000010000>;
P_0x571fdcac0e00 .param/l "CORDIC_STAGES" 0 19 24, +C4<00000000000000000000000000010000>;
L_0x571fdcb96810 .functor AND 1, L_0x571fdcb966d0, L_0x571fdcb96770, C4<1>, C4<1>;
L_0x571fdcb969c0 .functor NOT 16, L_0x571fdcb96b70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x571fdc8ff640_0 .net *"_ivl_1", 0 0, L_0x571fdcb966d0;  1 drivers
v0x571fdc8ff390_0 .net *"_ivl_12", 15 0, L_0x571fdcb96a30;  1 drivers
v0x571fdc8facc0_0 .net *"_ivl_16", 15 0, L_0x571fdcb969c0;  1 drivers
L_0x7fbc636406d8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x571fdc8faa10_0 .net/2u *"_ivl_18", 15 0, L_0x7fbc636406d8;  1 drivers
v0x571fdc8f6340_0 .net *"_ivl_3", 0 0, L_0x571fdcb96770;  1 drivers
v0x571fdc8f6090_0 .net *"_ivl_5", 0 0, L_0x571fdcb96810;  1 drivers
v0x571fdc8f19c0_0 .net *"_ivl_8", 15 0, L_0x571fdcb96920;  1 drivers
v0x571fdc8f1710_0 .net/s "angle_final", 15 0, L_0x571fdcb96b70;  1 drivers
v0x571fdc8ed000_0 .net/s "angle_final_neg", 15 0, L_0x571fdcb96d50;  1 drivers
v0x571fdc8ecd50_0 .var/s "angle_out", 15 0;
v0x571fdc7b3a40 .array/s "angle_temp", 0 14, 15 0;
v0x571fdc8e75f0 .array "atan", 0 15, 15 0;
v0x571fdc8e5c40_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc8e5ce0_0 .net "enable_in", 15 0, L_0x571fdcb95f00;  alias, 1 drivers
v0x571fdc8e5950_0 .var/i "k", 31 0;
v0x571fdcad5c80_0 .net "micro_rot_dir_in", 15 0, L_0x571fdcb855d0;  alias, 1 drivers
v0x571fdcacf830_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcacf8d0_0 .net "quad_in", 1 0, L_0x571fdcb83270;  alias, 1 drivers
v0x571fdcad4d10 .array "quad_r", 0 15, 1 0;
v0x571fdcad4db0_0 .net "quad_vld_in", 0 0, L_0x571fdcb965e0;  alias, 1 drivers
L_0x571fdcb966d0 .part L_0x571fdcb95f00, 15, 1;
L_0x571fdcb96770 .part L_0x571fdcb855d0, 15, 1;
v0x571fdc7b3a40_14 .array/port v0x571fdc7b3a40, 14;
v0x571fdc8e75f0_15 .array/port v0x571fdc8e75f0, 15;
L_0x571fdcb96920 .arith/sub 16, v0x571fdc7b3a40_14, v0x571fdc8e75f0_15;
L_0x571fdcb96a30 .arith/sum 16, v0x571fdc7b3a40_14, v0x571fdc8e75f0_15;
L_0x571fdcb96b70 .functor MUXZ 16, L_0x571fdcb96a30, L_0x571fdcb96920, L_0x571fdcb96810, C4<>;
L_0x571fdcb96d50 .arith/sum 16, L_0x571fdcb969c0, L_0x7fbc636406d8;
S_0x571fdcac8580 .scope generate, "CVM_angle_acc[1]" "CVM_angle_acc[1]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdc9d11d0 .param/l "i" 1 19 76, +C4<01>;
S_0x571fdc910310 .scope generate, "CVM_angle_acc[2]" "CVM_angle_acc[2]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdc907850 .param/l "i" 1 19 76, +C4<010>;
S_0x571fdc927380 .scope generate, "CVM_angle_acc[3]" "CVM_angle_acc[3]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdc9242e0 .param/l "i" 1 19 76, +C4<011>;
S_0x571fdc9229d0 .scope generate, "CVM_angle_acc[4]" "CVM_angle_acc[4]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdc911c20 .param/l "i" 1 19 76, +C4<0100>;
S_0x571fdc91e020 .scope generate, "CVM_angle_acc[5]" "CVM_angle_acc[5]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdcac4bd0 .param/l "i" 1 19 76, +C4<0101>;
S_0x571fdc919670 .scope generate, "CVM_angle_acc[6]" "CVM_angle_acc[6]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdcac9bd0 .param/l "i" 1 19 76, +C4<0110>;
S_0x571fdc914cc0 .scope generate, "CVM_angle_acc[7]" "CVM_angle_acc[7]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdcacfd00 .param/l "i" 1 19 76, +C4<0111>;
S_0x571fdcadb820 .scope generate, "CVM_angle_acc[8]" "CVM_angle_acc[8]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdcaa96e0 .param/l "i" 1 19 76, +C4<01000>;
S_0x571fdcaef830 .scope generate, "CVM_angle_acc[9]" "CVM_angle_acc[9]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdca1e030 .param/l "i" 1 19 76, +C4<01001>;
S_0x571fdcaee4b0 .scope generate, "CVM_angle_acc[10]" "CVM_angle_acc[10]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdc9dea60 .param/l "i" 1 19 76, +C4<01010>;
S_0x571fdcaee290 .scope generate, "CVM_angle_acc[11]" "CVM_angle_acc[11]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdc938540 .param/l "i" 1 19 76, +C4<01011>;
S_0x571fdca4d8a0 .scope generate, "CVM_angle_acc[12]" "CVM_angle_acc[12]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdc946370 .param/l "i" 1 19 76, +C4<01100>;
S_0x571fdc993180 .scope generate, "CVM_angle_acc[13]" "CVM_angle_acc[13]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdc99f210 .param/l "i" 1 19 76, +C4<01101>;
S_0x571fdc9371e0 .scope generate, "CVM_angle_acc[14]" "CVM_angle_acc[14]" 19 76, 19 76 0, S_0x571fdcaba870;
 .timescale -9 -12;
P_0x571fdca90a40 .param/l "i" 1 19 76, +C4<01110>;
S_0x571fdc935c70 .scope module, "ip_up" "ip_upscale" 13 78, 9 21 0, S_0x571fdcaedad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x571fdc933ff0 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x571fdc934030 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x7fbc63640570 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcacd910_0 .net/2u *"_ivl_0", 5 0, L_0x7fbc63640570;  1 drivers
L_0x7fbc636405b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcacd9d0_0 .net/2u *"_ivl_4", 5 0, L_0x7fbc636405b8;  1 drivers
v0x571fdcaf8110_0 .net "enable", 0 0, v0x571fdcb168d0_0;  alias, 1 drivers
v0x571fdcaf81b0_0 .net "x_in", 15 0, v0x571fdc908690_0;  alias, 1 drivers
v0x571fdc9debe0_0 .net "x_out", 21 0, L_0x571fdcb835f0;  alias, 1 drivers
v0x571fdcaf83e0_0 .net "y_in", 15 0, v0x571fdc903d10_0;  alias, 1 drivers
v0x571fdcaf8480_0 .net "y_out", 21 0, L_0x571fdcb83690;  alias, 1 drivers
L_0x571fdcb835f0 .concat [ 6 16 0 0], L_0x7fbc63640570, v0x571fdc908690_0;
L_0x571fdcb83690 .concat [ 6 16 0 0], L_0x7fbc636405b8, v0x571fdc903d10_0;
S_0x571fdc949c80 .scope module, "op_down" "vec_op_downscale" 13 154, 20 22 0, S_0x571fdcaedad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /OUTPUT 16 "x_out";
    .port_info 5 /OUTPUT 1 "op_vld";
P_0x571fdc8fad80 .param/l "CORDIC_WIDTH" 0 20 23, +C4<00000000000000000000000000010110>;
P_0x571fdc8fadc0 .param/l "DATA_WIDTH" 0 20 24, +C4<00000000000000000000000000010000>;
v0x571fdca91070_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca364a0_0 .net "enable", 0 0, v0x571fdc916590_0;  alias, 1 drivers
v0x571fdca36540_0 .var "enable_r", 0 0;
v0x571fdca32190_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca32230_0 .net "op_vld", 0 0, v0x571fdca36540_0;  alias, 1 drivers
v0x571fdca114a0_0 .var/s "x_downscaled", 15 0;
v0x571fdca11540_0 .net/s "x_in", 21 0, v0x571fdca220c0_0;  alias, 1 drivers
v0x571fdca2a6a0_0 .net/s "x_out", 15 0, v0x571fdca114a0_0;  alias, 1 drivers
S_0x571fdc948900 .scope module, "scaling" "vec_scaling" 13 145, 21 21 0, S_0x571fdcaedad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 22 "scale_out";
P_0x571fdcae8bf0 .param/l "CORDIC_WIDTH" 0 21 22, +C4<00000000000000000000000000010110>;
v0x571fdca263b0_0 .net "en", 0 0, v0x571fdc916590_0;  alias, 1 drivers
v0x571fdca220c0_0 .var/s "scale_out", 21 0;
v0x571fdca22180_0 .net/s "x_in", 21 0, L_0x571fdcb6b2f0;  alias, 1 drivers
E_0x571fdca839b0 .event anyedge, v0x571fdc916590_0, v0x571fdc911b40_0;
S_0x571fdc9486e0 .scope generate, "genblk_CRM_microRot[0]" "genblk_CRM_microRot[0]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdca2e4d0 .param/l "i" 1 3 86, +C4<00>;
L_0x7fbc63640018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x571fdc970030_0 .net *"_ivl_0", 0 0, L_0x7fbc63640018;  1 drivers
v0x571fdc96bd40_0 .net *"_ivl_10", 0 0, L_0x571fdcb69970;  1 drivers
v0x571fdc967a50_0 .net *"_ivl_2", 1 0, L_0x571fdcb69620;  1 drivers
L_0x7fbc63640060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc967b10_0 .net/2u *"_ivl_4", 1 0, L_0x7fbc63640060;  1 drivers
v0x571fdc963760_0 .net *"_ivl_6", 0 0, L_0x571fdcb696f0;  1 drivers
v0x571fdc95f470_0 .net *"_ivl_8", 0 0, L_0x571fdcb697e0;  1 drivers
v0x571fdc95b180_0 .net *"_ivl_9", 0 0, L_0x571fdcb698d0;  1 drivers
L_0x571fdcb69620 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x7fbc63640018;
L_0x571fdcb696f0 .cmp/ne 2, L_0x571fdcb69620, L_0x7fbc63640060;
L_0x571fdcb69970 .functor MUXZ 1, L_0x571fdcb698d0, L_0x571fdcb697e0, L_0x571fdcb696f0, C4<>;
S_0x571fdc8a7ee0 .scope generate, "genblk_CRM_microRot[1]" "genblk_CRM_microRot[1]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdcad5900 .param/l "i" 1 3 86, +C4<01>;
v0x571fdc9caa90_0 .net *"_ivl_0", 0 0, L_0x571fdcb69ab0;  1 drivers
v0x571fdc9ca170_0 .net *"_ivl_1", 1 0, L_0x571fdcb69b50;  1 drivers
L_0x7fbc636400a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc98c9c0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc636400a8;  1 drivers
v0x571fdc98ca80_0 .net *"_ivl_5", 0 0, L_0x571fdcb69c70;  1 drivers
v0x571fdc9886b0_0 .net *"_ivl_7", 0 0, L_0x571fdcb69de0;  1 drivers
v0x571fdc9843a0_0 .net *"_ivl_8", 0 0, L_0x571fdcb69eb0;  1 drivers
v0x571fdc980090_0 .net *"_ivl_9", 0 0, L_0x571fdcb69f50;  1 drivers
L_0x571fdcb69b50 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb69ab0;
L_0x571fdcb69c70 .cmp/ne 2, L_0x571fdcb69b50, L_0x7fbc636400a8;
L_0x571fdcb69f50 .functor MUXZ 1, L_0x571fdcb69eb0, L_0x571fdcb69de0, L_0x571fdcb69c70, C4<>;
S_0x571fdca9f6a0 .scope generate, "genblk_CRM_microRot[2]" "genblk_CRM_microRot[2]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdc916870 .param/l "i" 1 3 86, +C4<010>;
v0x571fdc98c080_0 .net *"_ivl_0", 0 0, L_0x571fdcb6a0e0;  1 drivers
v0x571fdc987d70_0 .net *"_ivl_1", 1 0, L_0x571fdcb6a210;  1 drivers
L_0x7fbc636400f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc983a60_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc636400f0;  1 drivers
v0x571fdc983b20_0 .net *"_ivl_5", 0 0, L_0x571fdcb6a340;  1 drivers
v0x571fdc97f750_0 .net *"_ivl_7", 0 0, L_0x571fdcb6a480;  1 drivers
v0x571fdc97b440_0 .net *"_ivl_8", 0 0, L_0x571fdcb6a5b0;  1 drivers
v0x571fdc977130_0 .net *"_ivl_9", 0 0, L_0x571fdcb6a6a0;  1 drivers
L_0x571fdcb6a210 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6a0e0;
L_0x571fdcb6a340 .cmp/ne 2, L_0x571fdcb6a210, L_0x7fbc636400f0;
L_0x571fdcb6a6a0 .functor MUXZ 1, L_0x571fdcb6a5b0, L_0x571fdcb6a480, L_0x571fdcb6a340, C4<>;
S_0x571fdc8f9af0 .scope generate, "genblk_CRM_microRot[3]" "genblk_CRM_microRot[3]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdc8f9c80 .param/l "i" 1 3 86, +C4<011>;
v0x571fdc972d80_0 .net *"_ivl_0", 0 0, L_0x571fdcb6a7e0;  1 drivers
v0x571fdc96ea90_0 .net *"_ivl_1", 1 0, L_0x571fdcb6a880;  1 drivers
L_0x7fbc63640138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc96a7a0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640138;  1 drivers
v0x571fdc96a860_0 .net *"_ivl_5", 0 0, L_0x571fdcb6a9c0;  1 drivers
v0x571fdc9664b0_0 .net *"_ivl_7", 0 0, L_0x571fdcb6ab00;  1 drivers
v0x571fdc9621c0_0 .net *"_ivl_8", 0 0, L_0x571fdcb6ac00;  1 drivers
v0x571fdc95ded0_0 .net *"_ivl_9", 0 0, L_0x571fdcb6aca0;  1 drivers
L_0x571fdcb6a880 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6a7e0;
L_0x571fdcb6a9c0 .cmp/ne 2, L_0x571fdcb6a880, L_0x7fbc63640138;
L_0x571fdcb6aca0 .functor MUXZ 1, L_0x571fdcb6ac00, L_0x571fdcb6ab00, L_0x571fdcb6a9c0, C4<>;
S_0x571fdcacd4c0 .scope generate, "genblk_CRM_microRot[4]" "genblk_CRM_microRot[4]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdcacd650 .param/l "i" 1 3 86, +C4<0100>;
v0x571fdc959be0_0 .net *"_ivl_0", 0 0, L_0x571fdcb6ade0;  1 drivers
v0x571fdc9556d0_0 .net *"_ivl_1", 1 0, L_0x571fdcb6af80;  1 drivers
L_0x7fbc63640180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc930a80_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640180;  1 drivers
v0x571fdc930b40_0 .net *"_ivl_5", 0 0, L_0x571fdcb6b020;  1 drivers
v0x571fdc9300d0_0 .net *"_ivl_7", 0 0, L_0x571fdcb6b160;  1 drivers
v0x571fdc92f160_0 .net *"_ivl_8", 0 0, L_0x571fdcb6b200;  1 drivers
v0x571fdc92a0b0_0 .net *"_ivl_9", 0 0, L_0x571fdcb6b430;  1 drivers
L_0x571fdcb6af80 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6ade0;
L_0x571fdcb6b020 .cmp/ne 2, L_0x571fdcb6af80, L_0x7fbc63640180;
L_0x571fdcb6b430 .functor MUXZ 1, L_0x571fdcb6b200, L_0x571fdcb6b160, L_0x571fdcb6b020, C4<>;
S_0x571fdcac8b10 .scope generate, "genblk_CRM_microRot[5]" "genblk_CRM_microRot[5]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdcac8cc0 .param/l "i" 1 3 86, +C4<0101>;
v0x571fdc929c80_0 .net *"_ivl_0", 0 0, L_0x571fdcb6b5c0;  1 drivers
v0x571fdc927d60_0 .net *"_ivl_1", 1 0, L_0x571fdcb6b660;  1 drivers
L_0x7fbc636401c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc8eb420_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc636401c8;  1 drivers
v0x571fdc8eb4e0_0 .net *"_ivl_5", 0 0, L_0x571fdcb6b750;  1 drivers
v0x571fdc890ae0_0 .net *"_ivl_7", 0 0, L_0x571fdcb6b890;  1 drivers
v0x571fdc88c7d0_0 .net *"_ivl_8", 0 0, L_0x571fdcb6b9c0;  1 drivers
v0x571fdc86b770_0 .net *"_ivl_9", 0 0, L_0x571fdcb6ba60;  1 drivers
L_0x571fdcb6b660 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6b5c0;
L_0x571fdcb6b750 .cmp/ne 2, L_0x571fdcb6b660, L_0x7fbc636401c8;
L_0x571fdcb6ba60 .functor MUXZ 1, L_0x571fdcb6b9c0, L_0x571fdcb6b890, L_0x571fdcb6b750, C4<>;
S_0x571fdcac4160 .scope generate, "genblk_CRM_microRot[6]" "genblk_CRM_microRot[6]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdcac0b20 .param/l "i" 1 3 86, +C4<0110>;
v0x571fdc884a20_0 .net *"_ivl_0", 0 0, L_0x571fdcb6bbf0;  1 drivers
v0x571fdc884ae0_0 .net *"_ivl_1", 1 0, L_0x571fdcb6bd30;  1 drivers
L_0x7fbc63640210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc880730_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640210;  1 drivers
v0x571fdc8807f0_0 .net *"_ivl_5", 0 0, L_0x571fdcb6bf30;  1 drivers
v0x571fdc87c440_0 .net *"_ivl_7", 0 0, L_0x571fdcb6c070;  1 drivers
v0x571fdc878150_0 .net *"_ivl_8", 0 0, L_0x571fdcb6c220;  1 drivers
v0x571fdc873db0_0 .net *"_ivl_9", 0 0, L_0x571fdcb6bc90;  1 drivers
L_0x571fdcb6bd30 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6bbf0;
L_0x571fdcb6bf30 .cmp/ne 2, L_0x571fdcb6bd30, L_0x7fbc63640210;
L_0x571fdcb6bc90 .functor MUXZ 1, L_0x571fdcb6c220, L_0x571fdcb6c070, L_0x571fdcb6bf30, C4<>;
S_0x571fdcabf7b0 .scope generate, "genblk_CRM_microRot[7]" "genblk_CRM_microRot[7]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdcabf960 .param/l "i" 1 3 86, +C4<0111>;
v0x571fdc86fac0_0 .net *"_ivl_0", 0 0, L_0x571fdcb6c490;  1 drivers
v0x571fdc8df5e0_0 .net *"_ivl_1", 1 0, L_0x571fdcb6c530;  1 drivers
L_0x7fbc63640258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc8decc0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640258;  1 drivers
v0x571fdc8ded80_0 .net *"_ivl_5", 0 0, L_0x571fdcb6c620;  1 drivers
v0x571fdc8a1720_0 .net *"_ivl_7", 0 0, L_0x571fdcb6c710;  1 drivers
v0x571fdc89d410_0 .net *"_ivl_8", 0 0, L_0x571fdcb6c870;  1 drivers
v0x571fdc899100_0 .net *"_ivl_9", 0 0, L_0x571fdcb6c910;  1 drivers
L_0x571fdcb6c530 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6c490;
L_0x571fdcb6c620 .cmp/ne 2, L_0x571fdcb6c530, L_0x7fbc63640258;
L_0x571fdcb6c910 .functor MUXZ 1, L_0x571fdcb6c870, L_0x571fdcb6c710, L_0x571fdcb6c620, C4<>;
S_0x571fdcabae00 .scope generate, "genblk_CRM_microRot[8]" "genblk_CRM_microRot[8]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdcabaf90 .param/l "i" 1 3 86, +C4<01000>;
v0x571fdc894df0_0 .net *"_ivl_0", 0 0, L_0x571fdcb6cad0;  1 drivers
v0x571fdc8a0de0_0 .net *"_ivl_1", 1 0, L_0x571fdcb6cd50;  1 drivers
L_0x7fbc636402a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc89cad0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc636402a0;  1 drivers
v0x571fdc89cb90_0 .net *"_ivl_5", 0 0, L_0x571fdcb6ce40;  1 drivers
v0x571fdc8987c0_0 .net *"_ivl_7", 0 0, L_0x571fdcb6cf80;  1 drivers
v0x571fdc8944b0_0 .net *"_ivl_8", 0 0, L_0x571fdcb6d020;  1 drivers
v0x571fdc8901a0_0 .net *"_ivl_9", 0 0, L_0x571fdcb6d1a0;  1 drivers
L_0x571fdcb6cd50 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6cad0;
L_0x571fdcb6ce40 .cmp/ne 2, L_0x571fdcb6cd50, L_0x7fbc636402a0;
L_0x571fdcb6d1a0 .functor MUXZ 1, L_0x571fdcb6d020, L_0x571fdcb6cf80, L_0x571fdcb6ce40, C4<>;
S_0x571fdcab6450 .scope generate, "genblk_CRM_microRot[9]" "genblk_CRM_microRot[9]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdcab6600 .param/l "i" 1 3 86, +C4<01001>;
v0x571fdc88be90_0 .net *"_ivl_0", 0 0, L_0x571fdcb6d360;  1 drivers
v0x571fdc887770_0 .net *"_ivl_1", 1 0, L_0x571fdcb6d400;  1 drivers
L_0x7fbc636402e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc883480_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc636402e8;  1 drivers
v0x571fdc883540_0 .net *"_ivl_5", 0 0, L_0x571fdcb6d4f0;  1 drivers
v0x571fdc87f190_0 .net *"_ivl_7", 0 0, L_0x571fdcb6d630;  1 drivers
v0x571fdc87aea0_0 .net *"_ivl_8", 0 0, L_0x571fdcb6d7c0;  1 drivers
v0x571fdc876b00_0 .net *"_ivl_9", 0 0, L_0x571fdcb6d860;  1 drivers
L_0x571fdcb6d400 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6d360;
L_0x571fdcb6d4f0 .cmp/ne 2, L_0x571fdcb6d400, L_0x7fbc636402e8;
L_0x571fdcb6d860 .functor MUXZ 1, L_0x571fdcb6d7c0, L_0x571fdcb6d630, L_0x571fdcb6d4f0, C4<>;
S_0x571fdcaad8f0 .scope generate, "genblk_CRM_microRot[10]" "genblk_CRM_microRot[10]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdcaada80 .param/l "i" 1 3 86, +C4<01010>;
v0x571fdc872810_0 .net *"_ivl_0", 0 0, L_0x571fdcb6da20;  1 drivers
v0x571fdc9db100_0 .net *"_ivl_1", 1 0, L_0x571fdcb6dbc0;  1 drivers
L_0x7fbc63640330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcad5a80_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640330;  1 drivers
v0x571fdcad5b40_0 .net *"_ivl_5", 0 0, L_0x571fdcb6dcb0;  1 drivers
v0x571fdcaa8f70_0 .net *"_ivl_7", 0 0, L_0x571fdcb6ddf0;  1 drivers
v0x571fdcaa45f0_0 .net *"_ivl_8", 0 0, L_0x571fdcb6de90;  1 drivers
v0x571fdca9fc70_0 .net *"_ivl_9", 0 0, L_0x571fdcb6e040;  1 drivers
L_0x571fdcb6dbc0 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6da20;
L_0x571fdcb6dcb0 .cmp/ne 2, L_0x571fdcb6dbc0, L_0x7fbc63640330;
L_0x571fdcb6e040 .functor MUXZ 1, L_0x571fdcb6de90, L_0x571fdcb6ddf0, L_0x571fdcb6dcb0, C4<>;
S_0x571fdca11070 .scope generate, "genblk_CRM_microRot[11]" "genblk_CRM_microRot[11]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdca11220 .param/l "i" 1 3 86, +C4<01011>;
v0x571fdca9b2f0_0 .net *"_ivl_0", 0 0, L_0x571fdcb6e200;  1 drivers
v0x571fdca8b270_0 .net *"_ivl_1", 1 0, L_0x571fdcb6e2a0;  1 drivers
L_0x7fbc63640378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc9d0b70_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640378;  1 drivers
v0x571fdc9d0c30_0 .net *"_ivl_5", 0 0, L_0x571fdcb6e390;  1 drivers
v0x571fdc92fed0_0 .net *"_ivl_7", 0 0, L_0x571fdcb6e4d0;  1 drivers
v0x571fdc9033c0_0 .net *"_ivl_8", 0 0, L_0x571fdcb6e690;  1 drivers
v0x571fdc8fea40_0 .net *"_ivl_9", 0 0, L_0x571fdcb6e730;  1 drivers
L_0x571fdcb6e2a0 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6e200;
L_0x571fdcb6e390 .cmp/ne 2, L_0x571fdcb6e2a0, L_0x7fbc63640378;
L_0x571fdcb6e730 .functor MUXZ 1, L_0x571fdcb6e690, L_0x571fdcb6e4d0, L_0x571fdcb6e390, C4<>;
S_0x571fdc956a00 .scope generate, "genblk_CRM_microRot[12]" "genblk_CRM_microRot[12]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdc956b90 .param/l "i" 1 3 86, +C4<01100>;
v0x571fdc8fa0c0_0 .net *"_ivl_0", 0 0, L_0x571fdcb6e8f0;  1 drivers
v0x571fdc8f5740_0 .net *"_ivl_1", 1 0, L_0x571fdcb6e570;  1 drivers
L_0x7fbc636403c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc8e56c0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc636403c0;  1 drivers
v0x571fdc8e5780_0 .net *"_ivl_5", 0 0, L_0x571fdcb6eac0;  1 drivers
v0x571fdc9c7520_0 .net *"_ivl_7", 0 0, L_0x571fdcb6ec00;  1 drivers
v0x571fdca8d920_0 .net *"_ivl_8", 0 0, L_0x571fdcb6eca0;  1 drivers
v0x571fdc8dc090_0 .net *"_ivl_9", 0 0, L_0x571fdcb6f090;  1 drivers
L_0x571fdcb6e570 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6e8f0;
L_0x571fdcb6eac0 .cmp/ne 2, L_0x571fdcb6e570, L_0x7fbc636403c0;
L_0x571fdcb6f090 .functor MUXZ 1, L_0x571fdcb6eca0, L_0x571fdcb6ec00, L_0x571fdcb6eac0, C4<>;
S_0x571fdc927910 .scope generate, "genblk_CRM_microRot[13]" "genblk_CRM_microRot[13]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdc927ac0 .param/l "i" 1 3 86, +C4<01101>;
v0x571fdc8e7d70_0 .net *"_ivl_0", 0 0, L_0x571fdcb6f220;  1 drivers
v0x571fdcab2830_0 .net *"_ivl_1", 1 0, L_0x571fdcb6f2c0;  1 drivers
L_0x7fbc63640408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcab2910_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640408;  1 drivers
v0x571fdcab7180_0 .net *"_ivl_5", 0 0, L_0x571fdcb6f3b0;  1 drivers
v0x571fdcab7240_0 .net *"_ivl_7", 0 0, L_0x571fdcb6f4f0;  1 drivers
v0x571fdcabbb30_0 .net *"_ivl_8", 0 0, L_0x571fdcb6f6e0;  1 drivers
v0x571fdcabbc10_0 .net *"_ivl_9", 0 0, L_0x571fdcb6f780;  1 drivers
L_0x571fdcb6f2c0 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6f220;
L_0x571fdcb6f3b0 .cmp/ne 2, L_0x571fdcb6f2c0, L_0x7fbc63640408;
L_0x571fdcb6f780 .functor MUXZ 1, L_0x571fdcb6f6e0, L_0x571fdcb6f4f0, L_0x571fdcb6f3b0, C4<>;
S_0x571fdc922f60 .scope generate, "genblk_CRM_microRot[14]" "genblk_CRM_microRot[14]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdc987e50 .param/l "i" 1 3 86, +C4<01110>;
v0x571fdcac04e0_0 .net *"_ivl_0", 0 0, L_0x571fdcb6f940;  1 drivers
v0x571fdcac4e90_0 .net *"_ivl_1", 1 0, L_0x571fdcb6fb40;  1 drivers
L_0x7fbc63640450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcac4f70_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640450;  1 drivers
v0x571fdc91f2e0_0 .net *"_ivl_5", 0 0, L_0x571fdcb6fe40;  1 drivers
v0x571fdc91f3a0_0 .net *"_ivl_7", 0 0, L_0x571fdcb6ff80;  1 drivers
v0x571fdc91a930_0 .net *"_ivl_8", 0 0, L_0x571fdcb70230;  1 drivers
v0x571fdc91aa10_0 .net *"_ivl_9", 0 0, L_0x571fdcb70440;  1 drivers
L_0x571fdcb6fb40 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb6f940;
L_0x571fdcb6fe40 .cmp/ne 2, L_0x571fdcb6fb40, L_0x7fbc63640450;
L_0x571fdcb70440 .functor MUXZ 1, L_0x571fdcb70230, L_0x571fdcb6ff80, L_0x571fdcb6fe40, C4<>;
S_0x571fdc91e5b0 .scope generate, "genblk_CRM_microRot[15]" "genblk_CRM_microRot[15]" 3 86, 3 86 0, S_0x571fdcaaca40;
 .timescale -9 -12;
P_0x571fdc9622a0 .param/l "i" 1 3 86, +C4<01111>;
v0x571fdc915f80_0 .net *"_ivl_0", 0 0, L_0x571fdcb70b50;  1 drivers
v0x571fdc916060_0 .net *"_ivl_1", 1 0, L_0x571fdcb70d70;  1 drivers
L_0x7fbc63640498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdc9115d0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640498;  1 drivers
v0x571fdc9116b0_0 .net *"_ivl_5", 0 0, L_0x571fdcb70e60;  1 drivers
v0x571fdc90cc80_0 .net *"_ivl_7", 0 0, L_0x571fdcb70fa0;  1 drivers
v0x571fdc9df120_0 .net *"_ivl_8", 0 0, L_0x571fdcb71040;  1 drivers
v0x571fdc9df200_0 .net *"_ivl_9", 0 0, L_0x571fdcb71270;  1 drivers
L_0x571fdcb70d70 .concat [ 1 1 0 0], v0x571fdcb158c0_0, L_0x571fdcb70b50;
L_0x571fdcb70e60 .cmp/ne 2, L_0x571fdcb70d70, L_0x7fbc63640498;
L_0x571fdcb71270 .functor MUXZ 1, L_0x571fdcb71040, L_0x571fdcb70fa0, L_0x571fdcb70e60, C4<>;
S_0x571fdca96cf0 .scope module, "CORDIC2_Rotation_Mode" "CORDIC_Rotation_top" 2 315, 4 21 0, S_0x571fdca8dc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "x_in";
    .port_info 5 /INPUT 16 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x571fdca9b670 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x571fdca9b6b0 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x571fdca9b6f0 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000010110>;
P_0x571fdca9b730 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x571fdcb9dbc0 .functor BUFZ 22, L_0x571fdcb9bd70, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcba28f0 .functor BUFZ 22, L_0x571fdcb9beb0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcba2960 .functor BUFZ 1, v0x571fdcb16040_0, C4<0>, C4<0>, C4<0>;
L_0x571fdcba46c0 .functor BUFZ 16, v0x571fdcb12760_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcba47b0 .functor BUFZ 16, v0x571fdcb129e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcba4870 .functor BUFZ 1, v0x571fdcb12500_0, C4<0>, C4<0>, C4<0>;
v0x571fdcb13650_0 .net *"_ivl_143", 21 0, L_0x571fdcb9dbc0;  1 drivers
v0x571fdcb13750_0 .net *"_ivl_147", 21 0, L_0x571fdcba28f0;  1 drivers
v0x571fdcb13830_0 .net *"_ivl_151", 0 0, L_0x571fdcba2960;  1 drivers
v0x571fdcb138f0_0 .net/s "angle", 15 0, v0x571fdcac9060_0;  1 drivers
v0x571fdcb13a00_0 .net/s "angle_in", 15 0, v0x571fdcb15e90_0;  1 drivers
v0x571fdcb13b10_0 .net "angle_microRot_n", 0 0, v0x571fdcb15fa0_0;  1 drivers
v0x571fdcb13c00_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcb13ca0_0 .net "downscale_vld", 0 0, v0x571fdcb12500_0;  1 drivers
v0x571fdcb13d40_0 .net "enable", 15 0, L_0x571fdcba3820;  1 drivers
v0x571fdcb13de0_0 .net "enable_in", 0 0, v0x571fdcb16040_0;  1 drivers
v0x571fdcb13e80_0 .net "microRot_dir", 15 0, L_0x571fdcba1b90;  1 drivers
v0x571fdcb13f40_0 .net "microRot_dir_in", 15 0, v0x571fdcb16170_0;  1 drivers
v0x571fdcb14010_0 .net "micro_rot_quadChk_out", 15 0, L_0x571fdcb9bcb0;  1 drivers
v0x571fdcb140d0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcb14170_0 .net "output_valid_o", 0 0, L_0x571fdcba4870;  alias, 1 drivers
v0x571fdcb14230_0 .net "quad_in", 1 0, v0x571fdcb162d0_0;  1 drivers
v0x571fdcb142f0_0 .net "rot_LastStage_opvld", 0 0, v0x571fdcb03dc0_0;  1 drivers
v0x571fdcb14390_0 .net "rot_active_o", 0 0, v0x571fdcb030b0_0;  1 drivers
v0x571fdcb14430_0 .net/s "rot_lastStage_xout", 21 0, v0x571fdcb03fb0_0;  1 drivers
v0x571fdcb14540_0 .net/s "rot_lastStage_yout", 21 0, v0x571fdcb04170_0;  1 drivers
v0x571fdcb14650_0 .net "rot_stage_xin", 351 0, L_0x571fdcba3020;  1 drivers
v0x571fdcb14730_0 .net "rot_stage_yin", 351 0, L_0x571fdcba3320;  1 drivers
v0x571fdcb14810_0 .net/s "x_downscale", 15 0, v0x571fdcb12760_0;  1 drivers
v0x571fdcb148d0_0 .net/s "x_in", 15 0, v0x571fdcb163c0_0;  1 drivers
v0x571fdcb14970_0 .net/s "x_out", 15 0, L_0x571fdcba46c0;  alias, 1 drivers
v0x571fdcb14a30_0 .net/s "x_quadChk_out", 15 0, v0x571fdc87bfd0_0;  1 drivers
v0x571fdcb14b40_0 .net/s "x_scaled_out", 21 0, v0x571fdcb13300_0;  1 drivers
v0x571fdcb14c50_0 .net/s "x_upscaled", 21 0, L_0x571fdcb9bd70;  1 drivers
v0x571fdcb14d10_0 .net/s "y_downscale", 15 0, v0x571fdcb129e0_0;  1 drivers
v0x571fdcb14db0_0 .net/s "y_in", 15 0, v0x571fdcb16590_0;  1 drivers
v0x571fdcb14e50_0 .net/s "y_out", 15 0, L_0x571fdcba47b0;  alias, 1 drivers
v0x571fdcb14f10_0 .net/s "y_quadChk_out", 15 0, v0x571fdc87c190_0;  1 drivers
v0x571fdcb15020_0 .net/s "y_scaled_out", 21 0, v0x571fdcb134d0_0;  1 drivers
v0x571fdcb15340_0 .net/s "y_upscaled", 21 0, L_0x571fdcb9beb0;  1 drivers
L_0x571fdcb96f70 .part L_0x571fdcba3820, 1, 1;
L_0x571fdcb97010 .part L_0x571fdcba3020, 22, 22;
L_0x571fdcb970b0 .part L_0x571fdcba3320, 22, 22;
L_0x571fdcb97150 .part L_0x571fdcba1b90, 1, 1;
L_0x571fdcb97240 .part L_0x571fdcba3820, 2, 1;
L_0x571fdcb97330 .part L_0x571fdcba3020, 44, 22;
L_0x571fdcb97420 .part L_0x571fdcba3320, 44, 22;
L_0x571fdcb97510 .part L_0x571fdcba1b90, 2, 1;
L_0x571fdcb97600 .part L_0x571fdcba3820, 3, 1;
L_0x571fdcb976a0 .part L_0x571fdcba3020, 66, 22;
L_0x571fdcb977a0 .part L_0x571fdcba3320, 66, 22;
L_0x571fdcb97870 .part L_0x571fdcba1b90, 3, 1;
L_0x571fdcb97a40 .part L_0x571fdcba3820, 4, 1;
L_0x571fdcb97ba0 .part L_0x571fdcba3020, 88, 22;
L_0x571fdcb97d80 .part L_0x571fdcba3320, 88, 22;
L_0x571fdcb97ee0 .part L_0x571fdcba1b90, 4, 1;
L_0x571fdcb98010 .part L_0x571fdcba3820, 5, 1;
L_0x571fdcb980e0 .part L_0x571fdcba3020, 110, 22;
L_0x571fdcb98250 .part L_0x571fdcba3320, 110, 22;
L_0x571fdcb98320 .part L_0x571fdcba1b90, 5, 1;
L_0x571fdcb981b0 .part L_0x571fdcba3820, 6, 1;
L_0x571fdcb984d0 .part L_0x571fdcba3020, 132, 22;
L_0x571fdcb98660 .part L_0x571fdcba3320, 132, 22;
L_0x571fdcb98730 .part L_0x571fdcba1b90, 6, 1;
L_0x571fdcb988d0 .part L_0x571fdcba3820, 7, 1;
L_0x571fdcb989a0 .part L_0x571fdcba3020, 154, 22;
L_0x571fdcb98b50 .part L_0x571fdcba3320, 154, 22;
L_0x571fdcb98c20 .part L_0x571fdcba1b90, 7, 1;
L_0x571fdcb98de0 .part L_0x571fdcba3820, 8, 1;
L_0x571fdcb98eb0 .part L_0x571fdcba3020, 176, 22;
L_0x571fdcb99080 .part L_0x571fdcba3320, 176, 22;
L_0x571fdcb99150 .part L_0x571fdcba1b90, 8, 1;
L_0x571fdcb99330 .part L_0x571fdcba3820, 9, 1;
L_0x571fdcb99400 .part L_0x571fdcba3020, 198, 22;
L_0x571fdcb995f0 .part L_0x571fdcba3320, 198, 22;
L_0x571fdcb996c0 .part L_0x571fdcba1b90, 9, 1;
L_0x571fdcb994d0 .part L_0x571fdcba3820, 10, 1;
L_0x571fdcb998c0 .part L_0x571fdcba3020, 220, 22;
L_0x571fdcb99aa0 .part L_0x571fdcba3320, 220, 22;
L_0x571fdcb99b70 .part L_0x571fdcba1b90, 10, 1;
L_0x571fdcb99960 .part L_0x571fdcba3820, 11, 1;
L_0x571fdcb99d90 .part L_0x571fdcba3020, 242, 22;
L_0x571fdcb99f90 .part L_0x571fdcba3320, 242, 22;
L_0x571fdcb9a030 .part L_0x571fdcba1b90, 11, 1;
L_0x571fdcb9a270 .part L_0x571fdcba3820, 12, 1;
L_0x571fdcb9a340 .part L_0x571fdcba3020, 264, 22;
L_0x571fdcb9a590 .part L_0x571fdcba3320, 264, 22;
L_0x571fdcb9a660 .part L_0x571fdcba1b90, 12, 1;
L_0x571fdcb9a8c0 .part L_0x571fdcba3820, 13, 1;
L_0x571fdcb9a990 .part L_0x571fdcba3020, 286, 22;
L_0x571fdcb9ac00 .part L_0x571fdcba3320, 286, 22;
L_0x571fdcb9acd0 .part L_0x571fdcba1b90, 13, 1;
L_0x571fdcb9af50 .part L_0x571fdcba3820, 14, 1;
L_0x571fdcb9b020 .part L_0x571fdcba3020, 308, 22;
L_0x571fdcb9b2b0 .part L_0x571fdcba3320, 308, 22;
L_0x571fdcb9b380 .part L_0x571fdcba1b90, 14, 1;
L_0x571fdcba29d0 .part L_0x571fdcba3820, 0, 1;
L_0x571fdcba2a70 .part L_0x571fdcba3020, 0, 22;
L_0x571fdcba2cf0 .part L_0x571fdcba3320, 0, 22;
L_0x571fdcba2d90 .part L_0x571fdcba1b90, 0, 1;
LS_0x571fdcba3020_0_0 .concat8 [ 22 22 22 22], L_0x571fdcb9dbc0, v0x571fdcb031f0_0, v0x571fdc96b9b0_0, v0x571fdcad70b0_0;
LS_0x571fdcba3020_0_4 .concat8 [ 22 22 22 22], v0x571fdcac45b0_0, v0x571fdc973710_0, v0x571fdca43720_0, v0x571fdc989000_0;
LS_0x571fdcba3020_0_8 .concat8 [ 22 22 22 22], v0x571fdc899880_0, v0x571fdca1d9a0_0, v0x571fdc6f9f00_0, v0x571fdc657100_0;
LS_0x571fdcba3020_0_12 .concat8 [ 22 22 22 22], v0x571fdc68f160_0, v0x571fdc6bb9b0_0, v0x571fdc6e0a70_0, v0x571fdc630730_0;
L_0x571fdcba3020 .concat8 [ 88 88 88 88], LS_0x571fdcba3020_0_0, LS_0x571fdcba3020_0_4, LS_0x571fdcba3020_0_8, LS_0x571fdcba3020_0_12;
LS_0x571fdcba3320_0_0 .concat8 [ 22 22 22 22], L_0x571fdcba28f0, v0x571fdcb033b0_0, v0x571fdc96fbc0_0, v0x571fdc931420_0;
LS_0x571fdcba3320_0_4 .concat8 [ 22 22 22 22], v0x571fdcabfb40_0, v0x571fdc888390_0, v0x571fdca3f320_0, v0x571fdc984c00_0;
LS_0x571fdcba3320_0_8 .concat8 [ 22 22 22 22], v0x571fdc899a20_0, v0x571fdcab1d90_0, v0x571fdc6fa0c0_0, v0x571fdc665870_0;
LS_0x571fdcba3320_0_12 .concat8 [ 22 22 22 22], v0x571fdc68f320_0, v0x571fdc6d8330_0, v0x571fdc6e0c30_0, v0x571fdcb029d0_0;
L_0x571fdcba3320 .concat8 [ 88 88 88 88], LS_0x571fdcba3320_0_0, LS_0x571fdcba3320_0_4, LS_0x571fdcba3320_0_8, LS_0x571fdcba3320_0_12;
LS_0x571fdcba3820_0_0 .concat8 [ 1 1 1 1], L_0x571fdcba2960, v0x571fdcb02ed0_0, v0x571fdc9675e0_0, v0x571fdca9f970_0;
LS_0x571fdcba3820_0_4 .concat8 [ 1 1 1 1], v0x571fdca91ff0_0, v0x571fdca2dd50_0, v0x571fdca2e740_0, v0x571fdc974000_0;
LS_0x571fdcba3820_0_8 .concat8 [ 1 1 1 1], v0x571fdc888e00_0, v0x571fdc963310_0, v0x571fdc5f55f0_0, v0x571fdc654650_0;
LS_0x571fdcba3820_0_12 .concat8 [ 1 1 1 1], v0x571fdc676610_0, v0x571fdc6878f0_0, v0x571fdc6d2110_0, v0x571fdc6e7c50_0;
L_0x571fdcba3820 .concat8 [ 4 4 4 4], LS_0x571fdcba3820_0_0, LS_0x571fdcba3820_0_4, LS_0x571fdcba3820_0_8, LS_0x571fdcba3820_0_12;
L_0x571fdcba3d10 .part L_0x571fdcba3820, 15, 1;
L_0x571fdcba3ff0 .part L_0x571fdcba3020, 330, 22;
L_0x571fdcba40c0 .part L_0x571fdcba3320, 330, 22;
L_0x571fdcba43b0 .part L_0x571fdcba1b90, 15, 1;
S_0x571fdcaa4970 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x571fdca96cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x571fdcab2200 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x571fdcab2240 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x571fdcab2280 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000010000>;
L_0x571fdcb979d0 .functor XOR 1, L_0x571fdcb9b790, L_0x571fdcb9b860, C4<0>, C4<0>;
L_0x571fdcb9bcb0 .functor XOR 16, L_0x571fdcb9bb70, v0x571fdcb16170_0, C4<0000000000000000>, C4<0000000000000000>;
v0x571fdcaa0120_0 .net *"_ivl_1", 1 0, L_0x571fdcb9b620;  1 drivers
v0x571fdcaa92f0_0 .net *"_ivl_10", 1 0, L_0x571fdcb9b990;  1 drivers
v0x571fdcaa93d0_0 .net *"_ivl_15", 0 0, L_0x571fdcb9bad0;  1 drivers
v0x571fdcaa9490_0 .net *"_ivl_16", 15 0, L_0x571fdcb9bb70;  1 drivers
v0x571fdca92320_0 .net *"_ivl_3", 0 0, L_0x571fdcb9b6f0;  1 drivers
v0x571fdca92430_0 .net *"_ivl_5", 0 0, L_0x571fdcb9b790;  1 drivers
v0x571fdcaadc70_0 .net *"_ivl_7", 0 0, L_0x571fdcb9b860;  1 drivers
v0x571fdcaadd50_0 .net *"_ivl_8", 0 0, L_0x571fdcb979d0;  1 drivers
v0x571fdcac8ec0_0 .net/s "angle_in", 15 0, v0x571fdcb15e90_0;  alias, 1 drivers
v0x571fdcac8fa0_0 .net "angle_microRot_n", 0 0, v0x571fdcb15fa0_0;  alias, 1 drivers
v0x571fdcac9060_0 .var/s "angle_out", 15 0;
v0x571fdc9ef080_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc9ef120_0 .net "enable", 0 0, v0x571fdcb16040_0;  alias, 1 drivers
v0x571fdc9ef1e0_0 .net "micro_rot_in", 15 0, v0x571fdcb16170_0;  alias, 1 drivers
v0x571fdcab6800_0 .net "micro_rot_out", 15 0, L_0x571fdcb9bcb0;  alias, 1 drivers
v0x571fdcab68e0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcab6980_0 .net "quad", 1 0, L_0x571fdcb9ba30;  1 drivers
v0x571fdc923460_0 .net "quad_in", 1 0, v0x571fdcb162d0_0;  alias, 1 drivers
v0x571fdc910c50_0 .var "quad_r", 14 0;
v0x571fdc910d30_0 .net/s "x_in", 15 0, v0x571fdcb163c0_0;  alias, 1 drivers
v0x571fdc87bfd0_0 .var/s "x_out", 15 0;
v0x571fdc87c0b0_0 .net/s "y_in", 15 0, v0x571fdcb16590_0;  alias, 1 drivers
v0x571fdc87c190_0 .var/s "y_out", 15 0;
E_0x571fdc8dce50/0 .event anyedge, v0x571fdc9ef120_0, v0x571fdcab6980_0, v0x571fdc910d30_0, v0x571fdc87c0b0_0;
E_0x571fdc8dce50/1 .event anyedge, v0x571fdcac8ec0_0;
E_0x571fdc8dce50 .event/or E_0x571fdc8dce50/0, E_0x571fdc8dce50/1;
L_0x571fdcb9b620 .part v0x571fdcb15e90_0, 14, 2;
L_0x571fdcb9b6f0 .part v0x571fdcb162d0_0, 1, 1;
L_0x571fdcb9b790 .part v0x571fdcb162d0_0, 1, 1;
L_0x571fdcb9b860 .part v0x571fdcb162d0_0, 0, 1;
L_0x571fdcb9b990 .concat [ 1 1 0 0], L_0x571fdcb979d0, L_0x571fdcb9b6f0;
L_0x571fdcb9ba30 .functor MUXZ 2, L_0x571fdcb9b990, L_0x571fdcb9b620, v0x571fdcb15fa0_0, C4<>;
L_0x571fdcb9bad0 .part L_0x571fdcb9ba30, 0, 1;
L_0x571fdcb9bb70 .concat [ 1 15 0 0], L_0x571fdcb9bad0, v0x571fdc910c50_0;
S_0x571fdc8802c0 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc880490 .param/l "i" 1 4 136, +C4<01>;
S_0x571fdc8845b0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc8802c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc911eb0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc911ef0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x571fdc8f9ea0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc8f9f40_0 .net "enable", 0 0, L_0x571fdcb96f70;  1 drivers
v0x571fdc9675e0_0 .var "enable_next", 0 0;
v0x571fdc9676a0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb97150;  1 drivers
v0x571fdc967760_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc96b8d0_0 .net/s "x_in", 21 0, L_0x571fdcb97010;  1 drivers
v0x571fdc96b9b0_0 .var/s "x_out", 21 0;
v0x571fdc96ba90_0 .net/s "y_in", 21 0, L_0x571fdcb970b0;  1 drivers
v0x571fdc96fbc0_0 .var/s "y_out", 21 0;
S_0x571fdca21c50 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdca21e00 .param/l "i" 1 4 136, +C4<010>;
S_0x571fdca25f40 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca21c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc910e10 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc910e50 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x571fdca2a310_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca2a3d0_0 .net "enable", 0 0, L_0x571fdcb97240;  1 drivers
v0x571fdca9f970_0 .var "enable_next", 0 0;
v0x571fdca9fa10_0 .net "microRot_dir_in", 0 0, L_0x571fdcb97510;  1 drivers
v0x571fdca9fad0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcad6fd0_0 .net/s "x_in", 21 0, L_0x571fdcb97330;  1 drivers
v0x571fdcad70b0_0 .var/s "x_out", 21 0;
v0x571fdcad7190_0 .net/s "y_in", 21 0, L_0x571fdcb97420;  1 drivers
v0x571fdc931420_0 .var/s "y_out", 21 0;
S_0x571fdca15420 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdca155d0 .param/l "i" 1 4 136, +C4<011>;
S_0x571fdc95adb0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca15420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc887a50 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc887a90 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x571fdc86f7d0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc86f890_0 .net "enable", 0 0, L_0x571fdcb97600;  1 drivers
v0x571fdca91ff0_0 .var "enable_next", 0 0;
v0x571fdca92090_0 .net "microRot_dir_in", 0 0, L_0x571fdcb97870;  1 drivers
v0x571fdca92150_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcac44f0_0 .net/s "x_in", 21 0, L_0x571fdcb976a0;  1 drivers
v0x571fdcac45b0_0 .var/s "x_out", 21 0;
v0x571fdcac4690_0 .net/s "y_in", 21 0, L_0x571fdcb977a0;  1 drivers
v0x571fdcabfb40_0 .var/s "y_out", 21 0;
S_0x571fdc8ec440 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc8ec640 .param/l "i" 1 4 136, +C4<0100>;
S_0x571fdc91e940 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc8ec440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdca8da00 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdca8da40 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x571fdc91a070_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc91a130_0 .net "enable", 0 0, L_0x571fdcb97a40;  1 drivers
v0x571fdca2dd50_0 .var "enable_next", 0 0;
v0x571fdca2de10_0 .net "microRot_dir_in", 0 0, L_0x571fdcb97ee0;  1 drivers
v0x571fdca2ded0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc973630_0 .net/s "x_in", 21 0, L_0x571fdcb97ba0;  1 drivers
v0x571fdc973710_0 .var/s "x_out", 21 0;
v0x571fdc9737f0_0 .net/s "y_in", 21 0, L_0x571fdcb97d80;  1 drivers
v0x571fdc888390_0 .var/s "y_out", 21 0;
S_0x571fdcabb160 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdcabb310 .param/l "i" 1 4 136, +C4<0101>;
S_0x571fdc9155b0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcabb160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc915790 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc9157d0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x571fdca32b20_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdca2e660_0 .net "enable", 0 0, L_0x571fdcb98010;  1 drivers
v0x571fdca2e740_0 .var "enable_next", 0 0;
v0x571fdca2e7e0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb98320;  1 drivers
v0x571fdca43550_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca43640_0 .net/s "x_in", 21 0, L_0x571fdcb980e0;  1 drivers
v0x571fdca43720_0 .var/s "x_out", 21 0;
v0x571fdca3f240_0 .net/s "y_in", 21 0, L_0x571fdcb98250;  1 drivers
v0x571fdca3f320_0 .var/s "y_out", 21 0;
S_0x571fdca3af30 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdca3b0c0 .param/l "i" 1 4 136, +C4<0110>;
S_0x571fdca36c20 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdca3af30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdca36e00 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdca36e40 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x571fdc978400_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc973f40_0 .net "enable", 0 0, L_0x571fdcb981b0;  1 drivers
v0x571fdc974000_0 .var "enable_next", 0 0;
v0x571fdc9740d0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb98730;  1 drivers
v0x571fdc988e30_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc988f20_0 .net/s "x_in", 21 0, L_0x571fdcb984d0;  1 drivers
v0x571fdc989000_0 .var/s "x_out", 21 0;
v0x571fdc984b20_0 .net/s "y_in", 21 0, L_0x571fdcb98660;  1 drivers
v0x571fdc984c00_0 .var/s "y_out", 21 0;
S_0x571fdc980810 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc9809c0 .param/l "i" 1 4 136, +C4<0111>;
S_0x571fdc97c500 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc980810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc97c6e0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc97c720 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x571fdc888ca0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc888d40_0 .net "enable", 0 0, L_0x571fdcb988d0;  1 drivers
v0x571fdc888e00_0 .var "enable_next", 0 0;
v0x571fdc89db90_0 .net "microRot_dir_in", 0 0, L_0x571fdcb98c20;  1 drivers
v0x571fdc89dc50_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc89dd40_0 .net/s "x_in", 21 0, L_0x571fdcb989a0;  1 drivers
v0x571fdc899880_0 .var/s "x_out", 21 0;
v0x571fdc899940_0 .net/s "y_in", 21 0, L_0x571fdcb98b50;  1 drivers
v0x571fdc899a20_0 .var/s "y_out", 21 0;
S_0x571fdc895570 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc8ec5f0 .param/l "i" 1 4 136, +C4<01000>;
S_0x571fdc891260 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc895570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc891440 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc891480 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x571fdc877e50_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc963250_0 .net "enable", 0 0, L_0x571fdcb98de0;  1 drivers
v0x571fdc963310_0 .var "enable_next", 0 0;
v0x571fdc9633b0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb99150;  1 drivers
v0x571fdc963470_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdca1d8c0_0 .net/s "x_in", 21 0, L_0x571fdcb98eb0;  1 drivers
v0x571fdca1d9a0_0 .var/s "x_out", 21 0;
v0x571fdca1da80_0 .net/s "y_in", 21 0, L_0x571fdcb99080;  1 drivers
v0x571fdcab1d90_0 .var/s "y_out", 21 0;
S_0x571fdc90c1e0 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc90c390 .param/l "i" 1 4 136, +C4<01001>;
S_0x571fdc642ae0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc90c1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc642cc0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc642d00 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x571fdc5f5490_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc5f5530_0 .net "enable", 0 0, L_0x571fdcb99330;  1 drivers
v0x571fdc5f55f0_0 .var "enable_next", 0 0;
v0x571fdc5f56c0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb996c0;  1 drivers
v0x571fdc5f5780_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc5f5870_0 .net/s "x_in", 21 0, L_0x571fdcb99400;  1 drivers
v0x571fdc6f9f00_0 .var/s "x_out", 21 0;
v0x571fdc6f9fe0_0 .net/s "y_in", 21 0, L_0x571fdcb995f0;  1 drivers
v0x571fdc6fa0c0_0 .var/s "y_out", 21 0;
S_0x571fdc71bae0 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc71bce0 .param/l "i" 1 4 136, +C4<01010>;
S_0x571fdc71bdc0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc71bae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc6fa2c0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc6fa300 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x571fdc6544f0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc654590_0 .net "enable", 0 0, L_0x571fdcb994d0;  1 drivers
v0x571fdc654650_0 .var "enable_next", 0 0;
v0x571fdc656e70_0 .net "microRot_dir_in", 0 0, L_0x571fdcb99b70;  1 drivers
v0x571fdc656f30_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc657020_0 .net/s "x_in", 21 0, L_0x571fdcb998c0;  1 drivers
v0x571fdc657100_0 .var/s "x_out", 21 0;
v0x571fdc6571e0_0 .net/s "y_in", 21 0, L_0x571fdcb99aa0;  1 drivers
v0x571fdc665870_0 .var/s "y_out", 21 0;
S_0x571fdc665a70 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc665c20 .param/l "i" 1 4 136, +C4<01011>;
S_0x571fdc66b700 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc665a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc66b900 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc66b940 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x571fdc676490_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc676550_0 .net "enable", 0 0, L_0x571fdcb99960;  1 drivers
v0x571fdc676610_0 .var "enable_next", 0 0;
v0x571fdc6766e0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb9a030;  1 drivers
v0x571fdc68ef90_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc68f080_0 .net/s "x_in", 21 0, L_0x571fdcb99d90;  1 drivers
v0x571fdc68f160_0 .var/s "x_out", 21 0;
v0x571fdc68f240_0 .net/s "y_in", 21 0, L_0x571fdcb99f90;  1 drivers
v0x571fdc68f320_0 .var/s "y_out", 21 0;
S_0x571fdc680dd0 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc680f80 .param/l "i" 1 4 136, +C4<01100>;
S_0x571fdc681060 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc680dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc6767a0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc6767e0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x571fdc687770_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc687830_0 .net "enable", 0 0, L_0x571fdcb9a270;  1 drivers
v0x571fdc6878f0_0 .var "enable_next", 0 0;
v0x571fdc6bb770_0 .net "microRot_dir_in", 0 0, L_0x571fdcb9a660;  1 drivers
v0x571fdc6bb830_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc6bb8d0_0 .net/s "x_in", 21 0, L_0x571fdcb9a340;  1 drivers
v0x571fdc6bb9b0_0 .var/s "x_out", 21 0;
v0x571fdc6bba90_0 .net/s "y_in", 21 0, L_0x571fdcb9a590;  1 drivers
v0x571fdc6d8330_0 .var/s "y_out", 21 0;
S_0x571fdc6d8530 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc6d86e0 .param/l "i" 1 4 136, +C4<01101>;
S_0x571fdc6cb890 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc6d8530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc6cba90 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc6cbad0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x571fdc6d1f90_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc6d2050_0 .net "enable", 0 0, L_0x571fdcb9a8c0;  1 drivers
v0x571fdc6d2110_0 .var "enable_next", 0 0;
v0x571fdc6d21e0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb9acd0;  1 drivers
v0x571fdc6e08a0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc6e0990_0 .net/s "x_in", 21 0, L_0x571fdcb9a990;  1 drivers
v0x571fdc6e0a70_0 .var/s "x_out", 21 0;
v0x571fdc6e0b50_0 .net/s "y_in", 21 0, L_0x571fdcb9ac00;  1 drivers
v0x571fdc6e0c30_0 .var/s "y_out", 21 0;
S_0x571fdc6e4df0 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x571fdca96cf0;
 .timescale -9 -12;
P_0x571fdc6e4f80 .param/l "i" 1 4 136, +C4<01110>;
S_0x571fdc6e5060 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdc6e4df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdc6d22a0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdc6d22e0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x571fdc6e7ad0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdc6e7b90_0 .net "enable", 0 0, L_0x571fdcb9af50;  1 drivers
v0x571fdc6e7c50_0 .var "enable_next", 0 0;
v0x571fdc6304f0_0 .net "microRot_dir_in", 0 0, L_0x571fdcb9b380;  1 drivers
v0x571fdc6305b0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdc630650_0 .net/s "x_in", 21 0, L_0x571fdcb9b020;  1 drivers
v0x571fdc630730_0 .var/s "x_out", 21 0;
v0x571fdc630810_0 .net/s "y_in", 21 0, L_0x571fdcb9b2b0;  1 drivers
v0x571fdcb029d0_0 .var/s "y_out", 21 0;
S_0x571fdcb02a70 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x571fdca96cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x571fdcaade30 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000010110>;
v0x571fdcb02d90_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcb02e30_0 .net "enable", 0 0, L_0x571fdcba29d0;  1 drivers
v0x571fdcb02ed0_0 .var "enable_next", 0 0;
v0x571fdcb02f70_0 .net "microRot_dir_in", 0 0, L_0x571fdcba2d90;  1 drivers
v0x571fdcb03010_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcb030b0_0 .var "rot_active", 0 0;
v0x571fdcb03150_0 .net/s "x_in", 21 0, L_0x571fdcba2a70;  1 drivers
v0x571fdcb031f0_0 .var/s "x_out", 21 0;
v0x571fdcb032d0_0 .net/s "y_in", 21 0, L_0x571fdcba2cf0;  1 drivers
v0x571fdcb033b0_0 .var/s "y_out", 21 0;
S_0x571fdcb035d0 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x571fdca96cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x571fdc895720 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000010110>;
P_0x571fdc895760 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x571fdcb03ad0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcb03b90_0 .net "enable", 0 0, L_0x571fdcba3d10;  1 drivers
v0x571fdcb03c50_0 .net "microRot_dir_in", 0 0, L_0x571fdcba43b0;  1 drivers
v0x571fdcb03d20_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcb03dc0_0 .var "op_valid", 0 0;
v0x571fdcb03ed0_0 .net/s "x_in", 21 0, L_0x571fdcba3ff0;  1 drivers
v0x571fdcb03fb0_0 .var/s "x_out", 21 0;
v0x571fdcb04090_0 .net/s "y_in", 21 0, L_0x571fdcba40c0;  1 drivers
v0x571fdcb04170_0 .var/s "y_out", 21 0;
S_0x571fdcb04370 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x571fdca96cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x571fdcb04500 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb04540 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x7fbc63640720 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb04720_0 .net/2u *"_ivl_0", 5 0, L_0x7fbc63640720;  1 drivers
L_0x7fbc63640768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb04820_0 .net/2u *"_ivl_4", 5 0, L_0x7fbc63640768;  1 drivers
v0x571fdcb04900_0 .net "enable", 0 0, v0x571fdcb16040_0;  alias, 1 drivers
v0x571fdcb04a00_0 .net "x_in", 15 0, v0x571fdc87bfd0_0;  alias, 1 drivers
v0x571fdcb04ad0_0 .net "x_out", 21 0, L_0x571fdcb9bd70;  alias, 1 drivers
v0x571fdcb04bc0_0 .net "y_in", 15 0, v0x571fdc87c190_0;  alias, 1 drivers
v0x571fdcb04c80_0 .net "y_out", 21 0, L_0x571fdcb9beb0;  alias, 1 drivers
L_0x571fdcb9bd70 .concat [ 6 16 0 0], L_0x7fbc63640720, v0x571fdc87bfd0_0;
L_0x571fdcb9beb0 .concat [ 6 16 0 0], L_0x7fbc63640768, v0x571fdc87c190_0;
S_0x571fdcb04e10 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x571fdca96cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x571fdcb045e0 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x571fdcb04620 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
v0x571fdcb11060_0 .net *"_ivl_109", 0 0, L_0x571fdcba1aa0;  1 drivers
v0x571fdcb11160_0 .net *"_ivl_114", 0 0, L_0x571fdcba2480;  1 drivers
v0x571fdcb11240_0 .net *"_ivl_116", 0 0, L_0x571fdcba2520;  1 drivers
v0x571fdcb11330_0 .net *"_ivl_117", 0 0, L_0x571fdcba2760;  1 drivers
v0x571fdcb11410 .array/s "angle_diff", 0 14, 15 0;
v0x571fdcb11700_0 .net/s "angle_in", 15 0, v0x571fdcac9060_0;  alias, 1 drivers
v0x571fdcb117c0_0 .net "angle_microRot_n", 0 0, v0x571fdcb15fa0_0;  alias, 1 drivers
v0x571fdcb11860_0 .var "angle_microRot_n_r", 14 0;
v0x571fdcb11920 .array "atan", 0 15, 15 0;
v0x571fdcb119e0_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcb11a80_0 .net "enable_in", 0 0, v0x571fdcb16040_0;  alias, 1 drivers
v0x571fdcb11b20_0 .net "micro_rot", 15 0, L_0x571fdcba11c0;  1 drivers
v0x571fdcb11c00_0 .net "micro_rot_in", 15 0, L_0x571fdcb9bcb0;  alias, 1 drivers
v0x571fdcb11cc0_0 .net "micro_rot_out", 15 0, L_0x571fdcba1b90;  alias, 1 drivers
v0x571fdcb11d80_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
L_0x571fdcb9cda0 .part v0x571fdcb11860_0, 0, 1;
L_0x571fdcb9cea0 .part L_0x571fdcba11c0, 1, 1;
L_0x571fdcb9cfa0 .part L_0x571fdcb9bcb0, 1, 1;
L_0x571fdcb9d1e0 .part v0x571fdcb11860_0, 1, 1;
L_0x571fdcb9d300 .part L_0x571fdcba11c0, 2, 1;
L_0x571fdcb9d3f0 .part L_0x571fdcb9bcb0, 2, 1;
L_0x571fdcb9d620 .part v0x571fdcb11860_0, 2, 1;
L_0x571fdcb9d6c0 .part L_0x571fdcba11c0, 3, 1;
L_0x571fdcb9d7b0 .part L_0x571fdcb9bcb0, 3, 1;
L_0x571fdcb9d9e0 .part v0x571fdcb11860_0, 3, 1;
L_0x571fdcb9da80 .part L_0x571fdcba11c0, 4, 1;
L_0x571fdcb9db20 .part L_0x571fdcb9bcb0, 4, 1;
L_0x571fdcb9dcd0 .part v0x571fdcb11860_0, 4, 1;
L_0x571fdcb9dd70 .part L_0x571fdcba11c0, 5, 1;
L_0x571fdcb9de90 .part L_0x571fdcb9bcb0, 5, 1;
L_0x571fdcb9e0f0 .part v0x571fdcb11860_0, 5, 1;
L_0x571fdcb9e220 .part L_0x571fdcba11c0, 6, 1;
L_0x571fdcb9e2c0 .part L_0x571fdcb9bcb0, 6, 1;
L_0x571fdcb9e5c0 .part v0x571fdcb11860_0, 6, 1;
L_0x571fdcb9e660 .part L_0x571fdcba11c0, 7, 1;
L_0x571fdcb9e360 .part L_0x571fdcb9bcb0, 7, 1;
L_0x571fdcb9e970 .part v0x571fdcb11860_0, 7, 1;
L_0x571fdcb9ead0 .part L_0x571fdcba11c0, 8, 1;
L_0x571fdcb9eb70 .part L_0x571fdcb9bcb0, 8, 1;
L_0x571fdcb9eea0 .part v0x571fdcb11860_0, 8, 1;
L_0x571fdcb9ef40 .part L_0x571fdcba11c0, 9, 1;
L_0x571fdcb9f0c0 .part L_0x571fdcb9bcb0, 9, 1;
L_0x571fdcb9f320 .part v0x571fdcb11860_0, 9, 1;
L_0x571fdcb9f4b0 .part L_0x571fdcba11c0, 10, 1;
L_0x571fdcb9f550 .part L_0x571fdcb9bcb0, 10, 1;
L_0x571fdcb9f880 .part v0x571fdcb11860_0, 10, 1;
L_0x571fdcb9f920 .part L_0x571fdcba11c0, 11, 1;
L_0x571fdcb9fad0 .part L_0x571fdcb9bcb0, 11, 1;
L_0x571fdcb9fd30 .part v0x571fdcb11860_0, 11, 1;
L_0x571fdcb9fef0 .part L_0x571fdcba11c0, 12, 1;
L_0x571fdcb9ff90 .part L_0x571fdcb9bcb0, 12, 1;
L_0x571fdcba0200 .part v0x571fdcb11860_0, 12, 1;
L_0x571fdcba02a0 .part L_0x571fdcba11c0, 13, 1;
L_0x571fdcba0480 .part L_0x571fdcb9bcb0, 13, 1;
L_0x571fdcba08f0 .part v0x571fdcb11860_0, 13, 1;
L_0x571fdcba0340 .part L_0x571fdcba11c0, 14, 1;
L_0x571fdcba03e0 .part L_0x571fdcb9bcb0, 14, 1;
L_0x571fdcba0cb0 .part v0x571fdcb11860_0, 14, 1;
L_0x571fdcba0d50 .part L_0x571fdcba11c0, 15, 1;
L_0x571fdcba0f60 .part L_0x571fdcb9bcb0, 15, 1;
LS_0x571fdcba11c0_0_0 .concat8 [ 1 1 1 1], L_0x571fdcba1aa0, L_0x571fdcb9bff0, L_0x571fdcb9c090, L_0x571fdcb9c130;
LS_0x571fdcba11c0_0_4 .concat8 [ 1 1 1 1], L_0x571fdcb9c1d0, L_0x571fdcb9c2a0, L_0x571fdcb9c3a0, L_0x571fdcb9c4a0;
LS_0x571fdcba11c0_0_8 .concat8 [ 1 1 1 1], L_0x571fdcb9c5a0, L_0x571fdcb9c6a0, L_0x571fdcb9c7a0, L_0x571fdcb9c8a0;
LS_0x571fdcba11c0_0_12 .concat8 [ 1 1 1 1], L_0x571fdcb9c9a0, L_0x571fdcb9caa0, L_0x571fdcb9cba0, L_0x571fdcb9cca0;
L_0x571fdcba11c0 .concat8 [ 4 4 4 4], LS_0x571fdcba11c0_0_0, LS_0x571fdcba11c0_0_4, LS_0x571fdcba11c0_0_8, LS_0x571fdcba11c0_0_12;
L_0x571fdcba1aa0 .part v0x571fdcac9060_0, 15, 1;
LS_0x571fdcba1b90_0_0 .concat8 [ 1 1 1 1], L_0x571fdcba2760, L_0x571fdcb9d070, L_0x571fdcb9d490, L_0x571fdcb9d850;
LS_0x571fdcba1b90_0_4 .concat8 [ 1 1 1 1], L_0x571fdcb9dc30, L_0x571fdcb9df30, L_0x571fdcb9e400, L_0x571fdcb9e7b0;
LS_0x571fdcba1b90_0_8 .concat8 [ 1 1 1 1], L_0x571fdcb9ece0, L_0x571fdcb9f160, L_0x571fdcb9f6f0, L_0x571fdcb9fb70;
LS_0x571fdcba1b90_0_12 .concat8 [ 1 1 1 1], L_0x571fdcb9fdd0, L_0x571fdcba0730, L_0x571fdcba0af0, L_0x571fdcba1000;
L_0x571fdcba1b90 .concat8 [ 4 4 4 4], LS_0x571fdcba1b90_0_0, LS_0x571fdcba1b90_0_4, LS_0x571fdcba1b90_0_8, LS_0x571fdcba1b90_0_12;
L_0x571fdcba2480 .part L_0x571fdcba11c0, 0, 1;
L_0x571fdcba2520 .part L_0x571fdcb9bcb0, 0, 1;
L_0x571fdcba2760 .functor MUXZ 1, L_0x571fdcba2520, L_0x571fdcba2480, v0x571fdcb15fa0_0, C4<>;
S_0x571fdcb05150 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb05370 .param/l "i" 1 10 82, +C4<01>;
S_0x571fdcb05450 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb05650 .param/l "i" 1 10 82, +C4<010>;
S_0x571fdcb05710 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb05920 .param/l "i" 1 10 82, +C4<011>;
S_0x571fdcb059e0 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb05bc0 .param/l "i" 1 10 82, +C4<0100>;
S_0x571fdcb05ca0 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb05ed0 .param/l "i" 1 10 82, +C4<0101>;
S_0x571fdcb05fb0 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb06190 .param/l "i" 1 10 82, +C4<0110>;
S_0x571fdcb06270 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb06450 .param/l "i" 1 10 82, +C4<0111>;
S_0x571fdcb06530 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb06710 .param/l "i" 1 10 82, +C4<01000>;
S_0x571fdcb067f0 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb05e80 .param/l "i" 1 10 82, +C4<01001>;
S_0x571fdcb06a60 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb06c40 .param/l "i" 1 10 82, +C4<01010>;
S_0x571fdcb06d20 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb06f00 .param/l "i" 1 10 82, +C4<01011>;
S_0x571fdcb06fe0 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb071c0 .param/l "i" 1 10 82, +C4<01100>;
S_0x571fdcb072a0 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb07480 .param/l "i" 1 10 82, +C4<01101>;
S_0x571fdcb07560 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb07740 .param/l "i" 1 10 82, +C4<01110>;
S_0x571fdcb07820 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb07a00 .param/l "i" 1 10 100, +C4<01>;
v0x571fdcb07ae0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9bff0;  1 drivers
v0x571fdcb11410_0 .array/port v0x571fdcb11410, 0;
L_0x571fdcb9bff0 .part v0x571fdcb11410_0, 15, 1;
S_0x571fdcb07bc0 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb07dc0 .param/l "i" 1 10 100, +C4<010>;
v0x571fdcb07ea0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c090;  1 drivers
v0x571fdcb11410_1 .array/port v0x571fdcb11410, 1;
L_0x571fdcb9c090 .part v0x571fdcb11410_1, 15, 1;
S_0x571fdcb07f80 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb08290 .param/l "i" 1 10 100, +C4<011>;
v0x571fdcb08370_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c130;  1 drivers
v0x571fdcb11410_2 .array/port v0x571fdcb11410, 2;
L_0x571fdcb9c130 .part v0x571fdcb11410_2, 15, 1;
S_0x571fdcb08450 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb08650 .param/l "i" 1 10 100, +C4<0100>;
v0x571fdcb08730_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c1d0;  1 drivers
v0x571fdcb11410_3 .array/port v0x571fdcb11410, 3;
L_0x571fdcb9c1d0 .part v0x571fdcb11410_3, 15, 1;
S_0x571fdcb08810 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb08a10 .param/l "i" 1 10 100, +C4<0101>;
v0x571fdcb08af0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c2a0;  1 drivers
v0x571fdcb11410_4 .array/port v0x571fdcb11410, 4;
L_0x571fdcb9c2a0 .part v0x571fdcb11410_4, 15, 1;
S_0x571fdcb08bd0 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb08dd0 .param/l "i" 1 10 100, +C4<0110>;
v0x571fdcb08eb0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c3a0;  1 drivers
v0x571fdcb11410_5 .array/port v0x571fdcb11410, 5;
L_0x571fdcb9c3a0 .part v0x571fdcb11410_5, 15, 1;
S_0x571fdcb08f90 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb09190 .param/l "i" 1 10 100, +C4<0111>;
v0x571fdcb09270_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c4a0;  1 drivers
v0x571fdcb11410_6 .array/port v0x571fdcb11410, 6;
L_0x571fdcb9c4a0 .part v0x571fdcb11410_6, 15, 1;
S_0x571fdcb09350 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb09550 .param/l "i" 1 10 100, +C4<01000>;
v0x571fdcb09630_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c5a0;  1 drivers
v0x571fdcb11410_7 .array/port v0x571fdcb11410, 7;
L_0x571fdcb9c5a0 .part v0x571fdcb11410_7, 15, 1;
S_0x571fdcb09710 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb09910 .param/l "i" 1 10 100, +C4<01001>;
v0x571fdcb099f0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c6a0;  1 drivers
v0x571fdcb11410_8 .array/port v0x571fdcb11410, 8;
L_0x571fdcb9c6a0 .part v0x571fdcb11410_8, 15, 1;
S_0x571fdcb09ad0 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb09cd0 .param/l "i" 1 10 100, +C4<01010>;
v0x571fdcb09db0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c7a0;  1 drivers
v0x571fdcb11410_9 .array/port v0x571fdcb11410, 9;
L_0x571fdcb9c7a0 .part v0x571fdcb11410_9, 15, 1;
S_0x571fdcb09e90 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0a090 .param/l "i" 1 10 100, +C4<01011>;
v0x571fdcb0a170_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c8a0;  1 drivers
v0x571fdcb11410_10 .array/port v0x571fdcb11410, 10;
L_0x571fdcb9c8a0 .part v0x571fdcb11410_10, 15, 1;
S_0x571fdcb0a250 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0a450 .param/l "i" 1 10 100, +C4<01100>;
v0x571fdcb0a530_0 .net *"_ivl_2", 0 0, L_0x571fdcb9c9a0;  1 drivers
v0x571fdcb11410_11 .array/port v0x571fdcb11410, 11;
L_0x571fdcb9c9a0 .part v0x571fdcb11410_11, 15, 1;
S_0x571fdcb0a610 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0a810 .param/l "i" 1 10 100, +C4<01101>;
v0x571fdcb0a8f0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9caa0;  1 drivers
v0x571fdcb11410_12 .array/port v0x571fdcb11410, 12;
L_0x571fdcb9caa0 .part v0x571fdcb11410_12, 15, 1;
S_0x571fdcb0a9d0 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0abd0 .param/l "i" 1 10 100, +C4<01110>;
v0x571fdcb0acb0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9cba0;  1 drivers
v0x571fdcb11410_13 .array/port v0x571fdcb11410, 13;
L_0x571fdcb9cba0 .part v0x571fdcb11410_13, 15, 1;
S_0x571fdcb0ad90 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0af90 .param/l "i" 1 10 100, +C4<01111>;
v0x571fdcb0b070_0 .net *"_ivl_2", 0 0, L_0x571fdcb9cca0;  1 drivers
v0x571fdcb11410_14 .array/port v0x571fdcb11410, 14;
L_0x571fdcb9cca0 .part v0x571fdcb11410_14, 15, 1;
S_0x571fdcb0b150 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0b350 .param/l "i" 1 10 108, +C4<01>;
v0x571fdcb0b430_0 .net *"_ivl_0", 0 0, L_0x571fdcb9cda0;  1 drivers
v0x571fdcb0b510_0 .net *"_ivl_1", 0 0, L_0x571fdcb9cea0;  1 drivers
v0x571fdcb0b5f0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9cfa0;  1 drivers
v0x571fdcb0b6b0_0 .net *"_ivl_3", 0 0, L_0x571fdcb9d070;  1 drivers
L_0x571fdcb9d070 .functor MUXZ 1, L_0x571fdcb9cfa0, L_0x571fdcb9cea0, L_0x571fdcb9cda0, C4<>;
S_0x571fdcb0b790 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0b990 .param/l "i" 1 10 108, +C4<010>;
v0x571fdcb0ba70_0 .net *"_ivl_0", 0 0, L_0x571fdcb9d1e0;  1 drivers
v0x571fdcb0bb50_0 .net *"_ivl_1", 0 0, L_0x571fdcb9d300;  1 drivers
v0x571fdcb0bc30_0 .net *"_ivl_2", 0 0, L_0x571fdcb9d3f0;  1 drivers
v0x571fdcb0bd20_0 .net *"_ivl_3", 0 0, L_0x571fdcb9d490;  1 drivers
L_0x571fdcb9d490 .functor MUXZ 1, L_0x571fdcb9d3f0, L_0x571fdcb9d300, L_0x571fdcb9d1e0, C4<>;
S_0x571fdcb0be00 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0c000 .param/l "i" 1 10 108, +C4<011>;
v0x571fdcb0c0e0_0 .net *"_ivl_0", 0 0, L_0x571fdcb9d620;  1 drivers
v0x571fdcb0c1c0_0 .net *"_ivl_1", 0 0, L_0x571fdcb9d6c0;  1 drivers
v0x571fdcb0c2a0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9d7b0;  1 drivers
v0x571fdcb0c390_0 .net *"_ivl_3", 0 0, L_0x571fdcb9d850;  1 drivers
L_0x571fdcb9d850 .functor MUXZ 1, L_0x571fdcb9d7b0, L_0x571fdcb9d6c0, L_0x571fdcb9d620, C4<>;
S_0x571fdcb0c470 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0c670 .param/l "i" 1 10 108, +C4<0100>;
v0x571fdcb0c750_0 .net *"_ivl_0", 0 0, L_0x571fdcb9d9e0;  1 drivers
v0x571fdcb0c830_0 .net *"_ivl_1", 0 0, L_0x571fdcb9da80;  1 drivers
v0x571fdcb0c910_0 .net *"_ivl_2", 0 0, L_0x571fdcb9db20;  1 drivers
v0x571fdcb0ca00_0 .net *"_ivl_3", 0 0, L_0x571fdcb9dc30;  1 drivers
L_0x571fdcb9dc30 .functor MUXZ 1, L_0x571fdcb9db20, L_0x571fdcb9da80, L_0x571fdcb9d9e0, C4<>;
S_0x571fdcb0cae0 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0cce0 .param/l "i" 1 10 108, +C4<0101>;
v0x571fdcb0cdc0_0 .net *"_ivl_0", 0 0, L_0x571fdcb9dcd0;  1 drivers
v0x571fdcb0cea0_0 .net *"_ivl_1", 0 0, L_0x571fdcb9dd70;  1 drivers
v0x571fdcb0cf80_0 .net *"_ivl_2", 0 0, L_0x571fdcb9de90;  1 drivers
v0x571fdcb0d070_0 .net *"_ivl_3", 0 0, L_0x571fdcb9df30;  1 drivers
L_0x571fdcb9df30 .functor MUXZ 1, L_0x571fdcb9de90, L_0x571fdcb9dd70, L_0x571fdcb9dcd0, C4<>;
S_0x571fdcb0d150 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0d350 .param/l "i" 1 10 108, +C4<0110>;
v0x571fdcb0d430_0 .net *"_ivl_0", 0 0, L_0x571fdcb9e0f0;  1 drivers
v0x571fdcb0d510_0 .net *"_ivl_1", 0 0, L_0x571fdcb9e220;  1 drivers
v0x571fdcb0d5f0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9e2c0;  1 drivers
v0x571fdcb0d6e0_0 .net *"_ivl_3", 0 0, L_0x571fdcb9e400;  1 drivers
L_0x571fdcb9e400 .functor MUXZ 1, L_0x571fdcb9e2c0, L_0x571fdcb9e220, L_0x571fdcb9e0f0, C4<>;
S_0x571fdcb0d7c0 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0d9c0 .param/l "i" 1 10 108, +C4<0111>;
v0x571fdcb0daa0_0 .net *"_ivl_0", 0 0, L_0x571fdcb9e5c0;  1 drivers
v0x571fdcb0db80_0 .net *"_ivl_1", 0 0, L_0x571fdcb9e660;  1 drivers
v0x571fdcb0dc60_0 .net *"_ivl_2", 0 0, L_0x571fdcb9e360;  1 drivers
v0x571fdcb0dd50_0 .net *"_ivl_3", 0 0, L_0x571fdcb9e7b0;  1 drivers
L_0x571fdcb9e7b0 .functor MUXZ 1, L_0x571fdcb9e360, L_0x571fdcb9e660, L_0x571fdcb9e5c0, C4<>;
S_0x571fdcb0de30 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0e030 .param/l "i" 1 10 108, +C4<01000>;
v0x571fdcb0e110_0 .net *"_ivl_0", 0 0, L_0x571fdcb9e970;  1 drivers
v0x571fdcb0e1f0_0 .net *"_ivl_1", 0 0, L_0x571fdcb9ead0;  1 drivers
v0x571fdcb0e2d0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9eb70;  1 drivers
v0x571fdcb0e3c0_0 .net *"_ivl_3", 0 0, L_0x571fdcb9ece0;  1 drivers
L_0x571fdcb9ece0 .functor MUXZ 1, L_0x571fdcb9eb70, L_0x571fdcb9ead0, L_0x571fdcb9e970, C4<>;
S_0x571fdcb0e4a0 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0e6a0 .param/l "i" 1 10 108, +C4<01001>;
v0x571fdcb0e780_0 .net *"_ivl_0", 0 0, L_0x571fdcb9eea0;  1 drivers
v0x571fdcb0e860_0 .net *"_ivl_1", 0 0, L_0x571fdcb9ef40;  1 drivers
v0x571fdcb0e940_0 .net *"_ivl_2", 0 0, L_0x571fdcb9f0c0;  1 drivers
v0x571fdcb0ea30_0 .net *"_ivl_3", 0 0, L_0x571fdcb9f160;  1 drivers
L_0x571fdcb9f160 .functor MUXZ 1, L_0x571fdcb9f0c0, L_0x571fdcb9ef40, L_0x571fdcb9eea0, C4<>;
S_0x571fdcb0eb10 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0ed10 .param/l "i" 1 10 108, +C4<01010>;
v0x571fdcb0edf0_0 .net *"_ivl_0", 0 0, L_0x571fdcb9f320;  1 drivers
v0x571fdcb0eed0_0 .net *"_ivl_1", 0 0, L_0x571fdcb9f4b0;  1 drivers
v0x571fdcb0efb0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9f550;  1 drivers
v0x571fdcb0f050_0 .net *"_ivl_3", 0 0, L_0x571fdcb9f6f0;  1 drivers
L_0x571fdcb9f6f0 .functor MUXZ 1, L_0x571fdcb9f550, L_0x571fdcb9f4b0, L_0x571fdcb9f320, C4<>;
S_0x571fdcb0f0f0 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcaa8a90 .param/l "i" 1 10 108, +C4<01011>;
v0x571fdcb0f310_0 .net *"_ivl_0", 0 0, L_0x571fdcb9f880;  1 drivers
v0x571fdcb0f3f0_0 .net *"_ivl_1", 0 0, L_0x571fdcb9f920;  1 drivers
v0x571fdcb0f4d0_0 .net *"_ivl_2", 0 0, L_0x571fdcb9fad0;  1 drivers
v0x571fdcb0f5c0_0 .net *"_ivl_3", 0 0, L_0x571fdcb9fb70;  1 drivers
L_0x571fdcb9fb70 .functor MUXZ 1, L_0x571fdcb9fad0, L_0x571fdcb9f920, L_0x571fdcb9f880, C4<>;
S_0x571fdcb0f6a0 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0f8a0 .param/l "i" 1 10 108, +C4<01100>;
v0x571fdcb0f980_0 .net *"_ivl_0", 0 0, L_0x571fdcb9fd30;  1 drivers
v0x571fdcb0fa60_0 .net *"_ivl_1", 0 0, L_0x571fdcb9fef0;  1 drivers
v0x571fdcb0fb40_0 .net *"_ivl_2", 0 0, L_0x571fdcb9ff90;  1 drivers
v0x571fdcb0fc30_0 .net *"_ivl_3", 0 0, L_0x571fdcb9fdd0;  1 drivers
L_0x571fdcb9fdd0 .functor MUXZ 1, L_0x571fdcb9ff90, L_0x571fdcb9fef0, L_0x571fdcb9fd30, C4<>;
S_0x571fdcb0fd10 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb0ff10 .param/l "i" 1 10 108, +C4<01101>;
v0x571fdcb0fff0_0 .net *"_ivl_0", 0 0, L_0x571fdcba0200;  1 drivers
v0x571fdcb100d0_0 .net *"_ivl_1", 0 0, L_0x571fdcba02a0;  1 drivers
v0x571fdcb101b0_0 .net *"_ivl_2", 0 0, L_0x571fdcba0480;  1 drivers
v0x571fdcb102a0_0 .net *"_ivl_3", 0 0, L_0x571fdcba0730;  1 drivers
L_0x571fdcba0730 .functor MUXZ 1, L_0x571fdcba0480, L_0x571fdcba02a0, L_0x571fdcba0200, C4<>;
S_0x571fdcb10380 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb10580 .param/l "i" 1 10 108, +C4<01110>;
v0x571fdcb10660_0 .net *"_ivl_0", 0 0, L_0x571fdcba08f0;  1 drivers
v0x571fdcb10740_0 .net *"_ivl_1", 0 0, L_0x571fdcba0340;  1 drivers
v0x571fdcb10820_0 .net *"_ivl_2", 0 0, L_0x571fdcba03e0;  1 drivers
v0x571fdcb10910_0 .net *"_ivl_3", 0 0, L_0x571fdcba0af0;  1 drivers
L_0x571fdcba0af0 .functor MUXZ 1, L_0x571fdcba03e0, L_0x571fdcba0340, L_0x571fdcba08f0, C4<>;
S_0x571fdcb109f0 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x571fdcb04e10;
 .timescale -9 -12;
P_0x571fdcb10bf0 .param/l "i" 1 10 108, +C4<01111>;
v0x571fdcb10cd0_0 .net *"_ivl_0", 0 0, L_0x571fdcba0cb0;  1 drivers
v0x571fdcb10db0_0 .net *"_ivl_1", 0 0, L_0x571fdcba0d50;  1 drivers
v0x571fdcb10e90_0 .net *"_ivl_2", 0 0, L_0x571fdcba0f60;  1 drivers
v0x571fdcb10f80_0 .net *"_ivl_3", 0 0, L_0x571fdcba1000;  1 drivers
L_0x571fdcba1000 .functor MUXZ 1, L_0x571fdcba0f60, L_0x571fdcba0d50, L_0x571fdcba0cb0, C4<>;
S_0x571fdcb11f00 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x571fdca96cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 22 "x_in";
    .port_info 3 /INPUT 22 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x571fdcb120e0 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000010110>;
P_0x571fdcb12120 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
v0x571fdcb12350_0 .net "clk", 0 0, o0x7fbc63689228;  alias, 0 drivers
v0x571fdcb12410_0 .net "enable", 0 0, v0x571fdcb03dc0_0;  alias, 1 drivers
v0x571fdcb12500_0 .var "enable_r", 0 0;
v0x571fdcb125d0_0 .net "nreset", 0 0, o0x7fbc636892e8;  alias, 0 drivers
v0x571fdcb12670_0 .net "op_vld", 0 0, v0x571fdcb12500_0;  alias, 1 drivers
v0x571fdcb12760_0 .var/s "x_downscaled", 15 0;
v0x571fdcb12820_0 .net "x_in", 21 0, v0x571fdcb13300_0;  alias, 1 drivers
v0x571fdcb12900_0 .net "x_out", 15 0, v0x571fdcb12760_0;  alias, 1 drivers
v0x571fdcb129e0_0 .var/s "y_downscaled", 15 0;
v0x571fdcb12ac0_0 .net "y_in", 21 0, v0x571fdcb134d0_0;  alias, 1 drivers
v0x571fdcb12ba0_0 .net "y_out", 15 0, v0x571fdcb129e0_0;  alias, 1 drivers
S_0x571fdcb12d80 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x571fdca96cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 22 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x571fdcb12f10 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000010110>;
v0x571fdcb13130_0 .net "en", 0 0, v0x571fdcb03dc0_0;  alias, 1 drivers
v0x571fdcb13240_0 .net/s "x_in", 21 0, v0x571fdcb03fb0_0;  alias, 1 drivers
v0x571fdcb13300_0 .var/s "x_out", 21 0;
v0x571fdcb13400_0 .net/s "y_in", 21 0, v0x571fdcb04170_0;  alias, 1 drivers
v0x571fdcb134d0_0 .var/s "y_out", 21 0;
E_0x571fdc948a90 .event anyedge, v0x571fdcb03dc0_0, v0x571fdcb03fb0_0, v0x571fdcb04170_0;
S_0x571fdcab13c0 .scope module, "gso_top_tb" "gso_top_tb" 22 2;
 .timescale -9 -12;
P_0x571fdcaa3740 .param/l "ANGLE_WIDTH" 1 22 6, +C4<00000000000000000000000000010000>;
P_0x571fdcaa3780 .param/l "CORDIC_STAGES" 1 22 10, +C4<00000000000000000000000000010000>;
P_0x571fdcaa37c0 .param/l "CORDIC_WIDTH" 1 22 9, +C4<00000000000000000000000000010110>;
P_0x571fdcaa3800 .param/l "DATA_WIDTH" 1 22 5, +C4<00000000000000000000000000010000>;
P_0x571fdcaa3840 .param/l "K_VECTORS" 1 22 8, +C4<000000000000000000000000000000110>;
P_0x571fdcaa3880 .param/l "N_DIM" 1 22 7, +C4<00000000000000000000000000000111>;
v0x571fdcb64a80_0 .var "clk", 0 0;
v0x571fdcb68800_0 .net/s "cordic_rot_angle_in_reg", 15 0, v0x571fdcb66b20_0;  1 drivers
L_0x7fbc636407b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571fdcb688c0_0 .net "cordic_rot_angle_microRot_n", 0 0, L_0x7fbc636407b0;  1 drivers
v0x571fdcb68960_0 .net "cordic_rot_en", 0 0, v0x571fdcb66cd0_0;  1 drivers
L_0x7fbc636407f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571fdcb68a00_0 .net "cordic_rot_microRot_ext_vld", 0 0, L_0x7fbc636407f8;  1 drivers
v0x571fdcb68af0_0 .net "cordic_rot_opvld", 0 0, L_0x571fdcbb8100;  1 drivers
L_0x7fbc63640840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb68b90_0 .net "cordic_rot_quad_in", 1 0, L_0x7fbc63640840;  1 drivers
v0x571fdcb68c80_0 .net/s "cordic_rot_xin_reg", 15 0, v0x571fdcb66fe0_0;  1 drivers
v0x571fdcb68dd0_0 .net/s "cordic_rot_xout", 15 0, L_0x571fdcbb7ed0;  1 drivers
v0x571fdcb68f20_0 .net/s "cordic_rot_yin_reg", 15 0, v0x571fdcb67140_0;  1 drivers
v0x571fdcb69070_0 .net/s "cordic_rot_yout", 15 0, L_0x571fdcbb8000;  1 drivers
v0x571fdcb69130_0 .net "done", 0 0, L_0x571fdcba5130;  1 drivers
v0x571fdcb691d0_0 .var "en", 0 0;
v0x571fdcb69270_0 .var "k_in", 2 0;
v0x571fdcb69310_0 .var "rst_n", 0 0;
v0x571fdcb693b0_0 .var/s "thetas_in_flat", 575 0;
v0x571fdcb69450_0 .var/s "w_in_flat", 111 0;
v0x571fdcb69520_0 .net/s "w_out_flat", 111 0, L_0x571fdcba4d50;  1 drivers
E_0x571fdca664a0 .event anyedge, v0x571fdcb673f0_0;
S_0x571fdcb19db0 .scope module, "cordic_inst" "CORDIC_doubly_pipe_top" 22 68, 3 26 0, S_0x571fdcab13c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "cordic_vec_en";
    .port_info 3 /INPUT 16 "cordic_vec_xin";
    .port_info 4 /INPUT 16 "cordic_vec_yin";
    .port_info 5 /INPUT 1 "cordic_vec_angle_calc_en";
    .port_info 6 /INPUT 1 "cordic_rot_en";
    .port_info 7 /INPUT 16 "cordic_rot_xin";
    .port_info 8 /INPUT 16 "cordic_rot_yin";
    .port_info 9 /INPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 10 /INPUT 16 "cordic_rot_angle_in";
    .port_info 11 /INPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 12 /INPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 13 /INPUT 2 "cordic_rot_quad_in";
    .port_info 14 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 15 /OUTPUT 16 "cordic_vec_xout";
    .port_info 16 /OUTPUT 2 "vec_quad";
    .port_info 17 /OUTPUT 16 "vec_angle_out";
    .port_info 18 /OUTPUT 16 "vec_microRot_dir";
    .port_info 19 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 20 /OUTPUT 1 "cordic_rot_opvld";
    .port_info 21 /OUTPUT 16 "cordic_rot_xout";
    .port_info 22 /OUTPUT 16 "cordic_rot_yout";
P_0x571fdcb08180 .param/l "ANGLE_WIDTH" 0 3 29, +C4<00000000000000000000000000010000>;
P_0x571fdcb081c0 .param/l "CORDIC_STAGES" 0 3 30, +C4<00000000000000000000000000010000>;
P_0x571fdcb08200 .param/l "CORDIC_WIDTH" 0 3 28, +C4<00000000000000000000000000010110>;
P_0x571fdcb08240 .param/l "DATA_WIDTH" 0 3 27, +C4<00000000000000000000000000010000>;
L_0x571fdcbbfb30 .functor BUFT 2, L_0x7fbc63640840, C4<00>, C4<00>, C4<00>;
v0x571fdcb62290_0 .net "clk", 0 0, v0x571fdcb64a80_0;  1 drivers
v0x571fdcb62350_0 .net/s "cordic_rot_angle_in", 15 0, v0x571fdcb66b20_0;  alias, 1 drivers
v0x571fdcb62460_0 .net "cordic_rot_angle_microRot_n", 0 0, L_0x7fbc636407b0;  alias, 1 drivers
v0x571fdcb62500_0 .net "cordic_rot_en", 0 0, v0x571fdcb66cd0_0;  alias, 1 drivers
v0x571fdcb625a0_0 .net "cordic_rot_microRot", 15 0, L_0x571fdcbab800;  1 drivers
L_0x7fbc636410b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb62690_0 .net "cordic_rot_microRot_ext_in", 15 0, L_0x7fbc636410b0;  1 drivers
v0x571fdcb62770_0 .var "cordic_rot_microRot_ext_r", 15 0;
v0x571fdcb62850_0 .net "cordic_rot_microRot_ext_vld", 0 0, L_0x7fbc636407f8;  alias, 1 drivers
v0x571fdcb62910_0 .var "cordic_rot_microRot_ext_vld_r", 15 0;
v0x571fdcb62a80_0 .net "cordic_rot_opvld", 0 0, L_0x571fdcbb8100;  alias, 1 drivers
v0x571fdcb62b20_0 .net "cordic_rot_quad_in", 1 0, L_0x7fbc63640840;  alias, 1 drivers
v0x571fdcb62be0_0 .net/s "cordic_rot_xin", 15 0, v0x571fdcb66fe0_0;  alias, 1 drivers
v0x571fdcb62ca0_0 .net/s "cordic_rot_xout", 15 0, L_0x571fdcbb7ed0;  alias, 1 drivers
v0x571fdcb62d60_0 .net/s "cordic_rot_yin", 15 0, v0x571fdcb67140_0;  alias, 1 drivers
v0x571fdcb62e50_0 .net/s "cordic_rot_yout", 15 0, L_0x571fdcbb8000;  alias, 1 drivers
L_0x7fbc63641068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571fdcb62f10_0 .net "cordic_vec_angle_calc_en", 0 0, L_0x7fbc63641068;  1 drivers
L_0x7fbc63640f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571fdcb62fb0_0 .net "cordic_vec_en", 0 0, L_0x7fbc63640f90;  1 drivers
v0x571fdcb63160_0 .net "cordic_vec_opvld", 0 0, L_0x571fdcbbf950;  1 drivers
L_0x7fbc63640fd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb63200_0 .net/s "cordic_vec_xin", 15 0, L_0x7fbc63640fd8;  1 drivers
v0x571fdcb632f0_0 .net/s "cordic_vec_xout", 15 0, L_0x571fdcbbf7c0;  1 drivers
L_0x7fbc63641020 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb63390_0 .net/s "cordic_vec_yin", 15 0, L_0x7fbc63641020;  1 drivers
v0x571fdcb63480_0 .net "nreset", 0 0, v0x571fdcb69310_0;  1 drivers
v0x571fdcb63520_0 .net "rot_quad", 1 0, L_0x571fdcbbfb30;  1 drivers
v0x571fdcb63610_0 .net/s "vec_angle_out", 15 0, v0x571fdcb54530_0;  1 drivers
v0x571fdcb63720_0 .net "vec_microRot_dir", 15 0, L_0x571fdcbbe1e0;  1 drivers
v0x571fdcb63830_0 .net "vec_microRot_out_start", 0 0, v0x571fdcb4f760_0;  1 drivers
v0x571fdcb63920_0 .net "vec_quad", 1 0, v0x571fdcb3e7c0_0;  1 drivers
L_0x571fdcba5360 .part L_0x7fbc636410b0, 0, 1;
L_0x571fdcba5400 .part L_0x571fdcbbe1e0, 0, 1;
L_0x571fdcba5630 .part v0x571fdcb62910_0, 0, 1;
L_0x571fdcba58a0 .part L_0x7fbc636410b0, 1, 1;
L_0x571fdcba5990 .part L_0x571fdcbbe1e0, 1, 1;
L_0x571fdcba5c00 .part v0x571fdcb62910_0, 1, 1;
L_0x571fdcba5f20 .part L_0x7fbc636410b0, 2, 1;
L_0x571fdcba5fc0 .part L_0x571fdcbbe1e0, 2, 1;
L_0x571fdcba6240 .part v0x571fdcb62910_0, 2, 1;
L_0x571fdcba6510 .part L_0x7fbc636410b0, 3, 1;
L_0x571fdcba6640 .part L_0x571fdcbbe1e0, 3, 1;
L_0x571fdcba6800 .part v0x571fdcb62910_0, 3, 1;
L_0x571fdcba6b80 .part L_0x7fbc636410b0, 4, 1;
L_0x571fdcba6c20 .part L_0x571fdcbbe1e0, 4, 1;
L_0x571fdcba6f00 .part v0x571fdcb62910_0, 4, 1;
L_0x571fdcba71d0 .part L_0x7fbc636410b0, 5, 1;
L_0x571fdcba7300 .part L_0x571fdcbbe1e0, 5, 1;
L_0x571fdcba7560 .part v0x571fdcb62910_0, 5, 1;
L_0x571fdcba78d0 .part L_0x7fbc636410b0, 6, 1;
L_0x571fdcba7970 .part L_0x571fdcbbe1e0, 6, 1;
L_0x571fdcba7be0 .part v0x571fdcb62910_0, 6, 1;
L_0x571fdcba7eb0 .part L_0x7fbc636410b0, 7, 1;
L_0x571fdcba7a10 .part L_0x571fdcbbe1e0, 7, 1;
L_0x571fdcba81d0 .part v0x571fdcb62910_0, 7, 1;
L_0x571fdcba84d0 .part L_0x7fbc636410b0, 8, 1;
L_0x571fdcba8570 .part L_0x571fdcbbe1e0, 8, 1;
L_0x571fdcba88b0 .part v0x571fdcb62910_0, 8, 1;
L_0x571fdcba8b80 .part L_0x7fbc636410b0, 9, 1;
L_0x571fdcba8d10 .part L_0x571fdcbbe1e0, 9, 1;
L_0x571fdcba8f70 .part v0x571fdcb62910_0, 9, 1;
L_0x571fdcba9340 .part L_0x7fbc636410b0, 10, 1;
L_0x571fdcba93e0 .part L_0x571fdcbbe1e0, 10, 1;
L_0x571fdcba9750 .part v0x571fdcb62910_0, 10, 1;
L_0x571fdcba9a20 .part L_0x7fbc636410b0, 11, 1;
L_0x571fdcba9be0 .part L_0x571fdcbbe1e0, 11, 1;
L_0x571fdcba9e40 .part v0x571fdcb62910_0, 11, 1;
L_0x571fdcbaa150 .part L_0x7fbc636410b0, 12, 1;
L_0x571fdcbaa1f0 .part L_0x571fdcbbe1e0, 12, 1;
L_0x571fdcbaa560 .part v0x571fdcb62910_0, 12, 1;
L_0x571fdcbaaa40 .part L_0x7fbc636410b0, 13, 1;
L_0x571fdcbaa290 .part L_0x571fdcbbe1e0, 13, 1;
L_0x571fdcbaaf60 .part v0x571fdcb62910_0, 13, 1;
L_0x571fdcbab390 .part L_0x7fbc636410b0, 14, 1;
L_0x571fdcbab430 .part L_0x571fdcbbe1e0, 14, 1;
LS_0x571fdcbab800_0_0 .concat8 [ 1 1 1 1], L_0x571fdcba54a0, L_0x571fdcba5ac0, L_0x571fdcba60b0, L_0x571fdcba66e0;
LS_0x571fdcbab800_0_4 .concat8 [ 1 1 1 1], L_0x571fdcba6d40, L_0x571fdcba73a0, L_0x571fdcba7600, L_0x571fdcba8010;
LS_0x571fdcbab800_0_8 .concat8 [ 1 1 1 1], L_0x571fdcba86f0, L_0x571fdcba8db0, L_0x571fdcba9590, L_0x571fdcba9c80;
LS_0x571fdcbab800_0_12 .concat8 [ 1 1 1 1], L_0x571fdcbaa3d0, L_0x571fdcbaa330, L_0x571fdcbab640, L_0x571fdcbac680;
L_0x571fdcbab800 .concat8 [ 4 4 4 4], LS_0x571fdcbab800_0_0, LS_0x571fdcbab800_0_4, LS_0x571fdcbab800_0_8, LS_0x571fdcbab800_0_12;
L_0x571fdcbabd50 .part v0x571fdcb62910_0, 14, 1;
L_0x571fdcbac1a0 .part L_0x7fbc636410b0, 15, 1;
L_0x571fdcbac450 .part L_0x571fdcbbe1e0, 15, 1;
S_0x571fdcb1a3b0 .scope module, "CORDIC_Rotation_Mode" "CORDIC_Rotation_top" 3 99, 4 21 0, S_0x571fdcb19db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "x_in";
    .port_info 5 /INPUT 16 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x571fdcb1a5b0 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x571fdcb1a5f0 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x571fdcb1a630 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb1a670 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x571fdcbb2500 .functor BUFZ 22, L_0x571fdcbb0630, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcb11680 .functor BUFZ 22, L_0x571fdcbb0720, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcbb6150 .functor BUFZ 1, v0x571fdcb66cd0_0, C4<0>, C4<0>, C4<0>;
L_0x571fdcbb7ed0 .functor BUFZ 16, v0x571fdcb3aed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcbb8000 .functor BUFZ 16, v0x571fdcb3b150_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcbb8100 .functor BUFZ 1, v0x571fdcb3ac70_0, C4<0>, C4<0>, C4<0>;
v0x571fdcb3bdc0_0 .net *"_ivl_143", 21 0, L_0x571fdcbb2500;  1 drivers
v0x571fdcb3bec0_0 .net *"_ivl_147", 21 0, L_0x571fdcb11680;  1 drivers
v0x571fdcb3bfa0_0 .net *"_ivl_151", 0 0, L_0x571fdcbb6150;  1 drivers
v0x571fdcb3c060_0 .net/s "angle", 15 0, v0x571fdcb1b6e0_0;  1 drivers
v0x571fdcb3c170_0 .net/s "angle_in", 15 0, v0x571fdcb66b20_0;  alias, 1 drivers
v0x571fdcb3c280_0 .net "angle_microRot_n", 0 0, L_0x7fbc636407b0;  alias, 1 drivers
v0x571fdcb3c370_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb3c410_0 .net "downscale_vld", 0 0, v0x571fdcb3ac70_0;  1 drivers
v0x571fdcb3c4b0_0 .net "enable", 15 0, L_0x571fdcbb7000;  1 drivers
v0x571fdcb3c550_0 .net "enable_in", 0 0, v0x571fdcb66cd0_0;  alias, 1 drivers
v0x571fdcb3c5f0_0 .net "microRot_dir", 15 0, L_0x571fdcbb5c60;  1 drivers
v0x571fdcb3c6b0_0 .net "microRot_dir_in", 15 0, L_0x571fdcbab800;  alias, 1 drivers
v0x571fdcb3c780_0 .net "micro_rot_quadChk_out", 15 0, L_0x571fdcba6930;  1 drivers
v0x571fdcb3c820_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb3c8c0_0 .net "output_valid_o", 0 0, L_0x571fdcbb8100;  alias, 1 drivers
v0x571fdcb3c980_0 .net "quad_in", 1 0, L_0x571fdcbbfb30;  alias, 1 drivers
v0x571fdcb3ca40_0 .net "rot_LastStage_opvld", 0 0, v0x571fdcb2c0d0_0;  1 drivers
v0x571fdcb3cae0_0 .net "rot_active_o", 0 0, v0x571fdcb2b120_0;  1 drivers
v0x571fdcb3cbb0_0 .net/s "rot_lastStage_xout", 21 0, v0x571fdcb2c2c0_0;  1 drivers
v0x571fdcb3cca0_0 .net/s "rot_lastStage_yout", 21 0, v0x571fdcb2c480_0;  1 drivers
v0x571fdcb3cd90_0 .net "rot_stage_xin", 351 0, L_0x571fdcbb6810;  1 drivers
v0x571fdcb3ce70_0 .net "rot_stage_yin", 351 0, L_0x571fdcbb6ac0;  1 drivers
v0x571fdcb3cf50_0 .net/s "x_downscale", 15 0, v0x571fdcb3aed0_0;  1 drivers
v0x571fdcb3d010_0 .net/s "x_in", 15 0, v0x571fdcb66fe0_0;  alias, 1 drivers
v0x571fdcb3d0b0_0 .net/s "x_out", 15 0, L_0x571fdcbb7ed0;  alias, 1 drivers
v0x571fdcb3d170_0 .net/s "x_quadChk_out", 15 0, v0x571fdcb1c050_0;  1 drivers
v0x571fdcb3d280_0 .net/s "x_scaled_out", 21 0, v0x571fdcb3ba70_0;  1 drivers
v0x571fdcb3d390_0 .net/s "x_upscaled", 21 0, L_0x571fdcbb0630;  1 drivers
v0x571fdcb3d450_0 .net/s "y_downscale", 15 0, v0x571fdcb3b150_0;  1 drivers
v0x571fdcb3d4f0_0 .net/s "y_in", 15 0, v0x571fdcb67140_0;  alias, 1 drivers
v0x571fdcb3d5c0_0 .net/s "y_out", 15 0, L_0x571fdcbb8000;  alias, 1 drivers
v0x571fdcb3d680_0 .net/s "y_quadChk_out", 15 0, v0x571fdcb1c210_0;  1 drivers
v0x571fdcb3d790_0 .net/s "y_scaled_out", 21 0, v0x571fdcb3bc40_0;  1 drivers
v0x571fdcb3dab0_0 .net/s "y_upscaled", 21 0, L_0x571fdcbb0720;  1 drivers
L_0x571fdcbac860 .part L_0x571fdcbb7000, 1, 1;
L_0x571fdcbac900 .part L_0x571fdcbb6810, 22, 22;
L_0x571fdcbac9a0 .part L_0x571fdcbb6ac0, 22, 22;
L_0x571fdcbaca40 .part L_0x571fdcbb5c60, 1, 1;
L_0x571fdcbacb30 .part L_0x571fdcbb7000, 2, 1;
L_0x571fdcbacc20 .part L_0x571fdcbb6810, 44, 22;
L_0x571fdcbacd10 .part L_0x571fdcbb6ac0, 44, 22;
L_0x571fdcbace00 .part L_0x571fdcbb5c60, 2, 1;
L_0x571fdcbacef0 .part L_0x571fdcbb7000, 3, 1;
L_0x571fdcbacf90 .part L_0x571fdcbb6810, 66, 22;
L_0x571fdcbad030 .part L_0x571fdcbb6ac0, 66, 22;
L_0x571fdcbad0d0 .part L_0x571fdcbb5c60, 3, 1;
L_0x571fdcbad1e0 .part L_0x571fdcbb7000, 4, 1;
L_0x571fdcbad280 .part L_0x571fdcbb6810, 88, 22;
L_0x571fdcbad3a0 .part L_0x571fdcbb6ac0, 88, 22;
L_0x571fdcbad440 .part L_0x571fdcbb5c60, 4, 1;
L_0x571fdcbad570 .part L_0x571fdcbb7000, 5, 1;
L_0x571fdcbad610 .part L_0x571fdcbb6810, 110, 22;
L_0x571fdcbad750 .part L_0x571fdcbb6ac0, 110, 22;
L_0x571fdcbad7f0 .part L_0x571fdcbb5c60, 5, 1;
L_0x571fdcbad6b0 .part L_0x571fdcbb7000, 6, 1;
L_0x571fdcbad9a0 .part L_0x571fdcbb6810, 132, 22;
L_0x571fdcbad8c0 .part L_0x571fdcbb6ac0, 132, 22;
L_0x571fdcbadb60 .part L_0x571fdcbb5c60, 6, 1;
L_0x571fdcbada70 .part L_0x571fdcbb7000, 7, 1;
L_0x571fdcbadd30 .part L_0x571fdcbb6810, 154, 22;
L_0x571fdcbadc30 .part L_0x571fdcbb6ac0, 154, 22;
L_0x571fdcbadee0 .part L_0x571fdcbb5c60, 7, 1;
L_0x571fdcbade00 .part L_0x571fdcbb7000, 8, 1;
L_0x571fdcbae0a0 .part L_0x571fdcbb6810, 176, 22;
L_0x571fdcbadfb0 .part L_0x571fdcbb6ac0, 176, 22;
L_0x571fdcbae270 .part L_0x571fdcbb5c60, 8, 1;
L_0x571fdcbae170 .part L_0x571fdcbb7000, 9, 1;
L_0x571fdcbae450 .part L_0x571fdcbb6810, 198, 22;
L_0x571fdcbae610 .part L_0x571fdcbb6ac0, 198, 22;
L_0x571fdcbae6e0 .part L_0x571fdcbb5c60, 9, 1;
L_0x571fdcbae4f0 .part L_0x571fdcbb7000, 10, 1;
L_0x571fdcbae8e0 .part L_0x571fdcbb6810, 220, 22;
L_0x571fdcbae7b0 .part L_0x571fdcbb6ac0, 220, 22;
L_0x571fdcbaeac0 .part L_0x571fdcbb5c60, 10, 1;
L_0x571fdcbae980 .part L_0x571fdcbb7000, 11, 1;
L_0x571fdcbaea20 .part L_0x571fdcbb6810, 242, 22;
L_0x571fdcbaee40 .part L_0x571fdcbb6ac0, 242, 22;
L_0x571fdcbaef10 .part L_0x571fdcbb5c60, 11, 1;
L_0x571fdcbaece0 .part L_0x571fdcbb7000, 12, 1;
L_0x571fdcbaf150 .part L_0x571fdcbb6810, 264, 22;
L_0x571fdcbaefe0 .part L_0x571fdcbb6ac0, 264, 22;
L_0x571fdcbaf0b0 .part L_0x571fdcbb5c60, 12, 1;
L_0x571fdcbaf380 .part L_0x571fdcbb7000, 13, 1;
L_0x571fdcbaf420 .part L_0x571fdcbb6810, 286, 22;
L_0x571fdcbaf690 .part L_0x571fdcbb6ac0, 286, 22;
L_0x571fdcbaf760 .part L_0x571fdcbb5c60, 13, 1;
L_0x571fdcbaf9e0 .part L_0x571fdcbb7000, 14, 1;
L_0x571fdcbafab0 .part L_0x571fdcbb6810, 308, 22;
L_0x571fdcbafd40 .part L_0x571fdcbb6ac0, 308, 22;
L_0x571fdcbafe10 .part L_0x571fdcbb5c60, 14, 1;
L_0x571fdcbb61c0 .part L_0x571fdcbb7000, 0, 1;
L_0x571fdcbb6260 .part L_0x571fdcbb6810, 0, 22;
L_0x571fdcbb64e0 .part L_0x571fdcbb6ac0, 0, 22;
L_0x571fdcbb6580 .part L_0x571fdcbb5c60, 0, 1;
LS_0x571fdcbb6810_0_0 .concat8 [ 22 22 22 22], L_0x571fdcbb2500, v0x571fdcb2b2c0_0, v0x571fdcb1d0d0_0, v0x571fdcb1e1b0_0;
LS_0x571fdcbb6810_0_4 .concat8 [ 22 22 22 22], v0x571fdcb1f1b0_0, v0x571fdcb20240_0, v0x571fdcb212b0_0, v0x571fdcb222e0_0;
LS_0x571fdcbb6810_0_8 .concat8 [ 22 22 22 22], v0x571fdcb23310_0, v0x571fdcb245a0_0, v0x571fdcb254b0_0, v0x571fdcb264e0_0;
LS_0x571fdcbb6810_0_12 .concat8 [ 22 22 22 22], v0x571fdcb27510_0, v0x571fdcb28540_0, v0x571fdcb29570_0, v0x571fdcb2a5a0_0;
L_0x571fdcbb6810 .concat8 [ 88 88 88 88], LS_0x571fdcbb6810_0_0, LS_0x571fdcbb6810_0_4, LS_0x571fdcbb6810_0_8, LS_0x571fdcbb6810_0_12;
LS_0x571fdcbb6ac0_0_0 .concat8 [ 22 22 22 22], L_0x571fdcb11680, v0x571fdcb2b480_0, v0x571fdcb1d290_0, v0x571fdcb1e370_0;
LS_0x571fdcbb6ac0_0_4 .concat8 [ 22 22 22 22], v0x571fdcb1f370_0, v0x571fdcb20400_0, v0x571fdcb21470_0, v0x571fdcb224a0_0;
LS_0x571fdcbb6ac0_0_8 .concat8 [ 22 22 22 22], v0x571fdcb234d0_0, v0x571fdcb24760_0, v0x571fdcb25670_0, v0x571fdcb266a0_0;
LS_0x571fdcbb6ac0_0_12 .concat8 [ 22 22 22 22], v0x571fdcb276d0_0, v0x571fdcb28700_0, v0x571fdcb29730_0, v0x571fdcb2a760_0;
L_0x571fdcbb6ac0 .concat8 [ 88 88 88 88], LS_0x571fdcbb6ac0_0_0, LS_0x571fdcbb6ac0_0_4, LS_0x571fdcbb6ac0_0_8, LS_0x571fdcbb6ac0_0_12;
LS_0x571fdcbb7000_0_0 .concat8 [ 1 1 1 1], L_0x571fdcbb6150, v0x571fdcb2aea0_0, v0x571fdcb1cd90_0, v0x571fdcb1de30_0;
LS_0x571fdcbb7000_0_4 .concat8 [ 1 1 1 1], v0x571fdcb1ee50_0, v0x571fdcb1fea0_0, v0x571fdcb20f50_0, v0x571fdcb21f80_0;
LS_0x571fdcbb7000_0_8 .concat8 [ 1 1 1 1], v0x571fdcb22fb0_0, v0x571fdcb24130_0, v0x571fdcb25150_0, v0x571fdcb26180_0;
LS_0x571fdcbb7000_0_12 .concat8 [ 1 1 1 1], v0x571fdcb271b0_0, v0x571fdcb281e0_0, v0x571fdcb29210_0, v0x571fdcb2a240_0;
L_0x571fdcbb7000 .concat8 [ 4 4 4 4], LS_0x571fdcbb7000_0_0, LS_0x571fdcbb7000_0_4, LS_0x571fdcbb7000_0_8, LS_0x571fdcbb7000_0_12;
L_0x571fdcbb7520 .part L_0x571fdcbb7000, 15, 1;
L_0x571fdcbb7800 .part L_0x571fdcbb6810, 330, 22;
L_0x571fdcbb78d0 .part L_0x571fdcbb6ac0, 330, 22;
L_0x571fdcbb7bc0 .part L_0x571fdcbb5c60, 15, 1;
S_0x571fdcb1a960 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x571fdc92eb30 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x571fdc92eb70 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x571fdc92ebb0 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000010000>;
L_0x571fdcbad170 .functor XOR 1, L_0x571fdcbb0250, L_0x571fdcbb0320, C4<0>, C4<0>;
L_0x571fdcba6930 .functor XOR 16, L_0x571fdcbb0590, L_0x571fdcbab800, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcbbfc30 .functor BUFT 2, L_0x571fdcbb00b0, C4<00>, C4<00>, C4<00>;
v0x571fdcb1adc0_0 .net *"_ivl_1", 1 0, L_0x571fdcbb00b0;  1 drivers
v0x571fdcb1aec0_0 .net *"_ivl_10", 1 0, L_0x571fdcbb0450;  1 drivers
v0x571fdcb1afa0_0 .net *"_ivl_15", 0 0, L_0x571fdcbb04f0;  1 drivers
v0x571fdcb1b090_0 .net *"_ivl_16", 15 0, L_0x571fdcbb0590;  1 drivers
v0x571fdcb1b170_0 .net *"_ivl_3", 0 0, L_0x571fdcbb0180;  1 drivers
v0x571fdcb1b2a0_0 .net *"_ivl_5", 0 0, L_0x571fdcbb0250;  1 drivers
v0x571fdcb1b380_0 .net *"_ivl_7", 0 0, L_0x571fdcbb0320;  1 drivers
v0x571fdcb1b460_0 .net *"_ivl_8", 0 0, L_0x571fdcbad170;  1 drivers
v0x571fdcb1b540_0 .net/s "angle_in", 15 0, v0x571fdcb66b20_0;  alias, 1 drivers
v0x571fdcb1b620_0 .net "angle_microRot_n", 0 0, L_0x7fbc636407b0;  alias, 1 drivers
v0x571fdcb1b6e0_0 .var/s "angle_out", 15 0;
v0x571fdcb1b7c0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb1b880_0 .net "enable", 0 0, v0x571fdcb66cd0_0;  alias, 1 drivers
v0x571fdcb1b940_0 .net "micro_rot_in", 15 0, L_0x571fdcbab800;  alias, 1 drivers
v0x571fdcb1ba20_0 .net "micro_rot_out", 15 0, L_0x571fdcba6930;  alias, 1 drivers
v0x571fdcb1bb00_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb1bbc0_0 .net "quad", 1 0, L_0x571fdcbbfc30;  1 drivers
v0x571fdcb1bdb0_0 .net "quad_in", 1 0, L_0x571fdcbbfb30;  alias, 1 drivers
v0x571fdcb1be90_0 .var "quad_r", 14 0;
v0x571fdcb1bf70_0 .net/s "x_in", 15 0, v0x571fdcb66fe0_0;  alias, 1 drivers
v0x571fdcb1c050_0 .var/s "x_out", 15 0;
v0x571fdcb1c130_0 .net/s "y_in", 15 0, v0x571fdcb67140_0;  alias, 1 drivers
v0x571fdcb1c210_0 .var/s "y_out", 15 0;
E_0x571fdca65b40/0 .event anyedge, v0x571fdcb1b880_0, v0x571fdcb1bbc0_0, v0x571fdcb1bf70_0, v0x571fdcb1c130_0;
E_0x571fdca65b40/1 .event anyedge, v0x571fdcb1b540_0;
E_0x571fdca65b40 .event/or E_0x571fdca65b40/0, E_0x571fdca65b40/1;
E_0x571fdca651e0/0 .event negedge, v0x571fdcb1bb00_0;
E_0x571fdca651e0/1 .event posedge, v0x571fdcb1b7c0_0;
E_0x571fdca651e0 .event/or E_0x571fdca651e0/0, E_0x571fdca651e0/1;
L_0x571fdcbb00b0 .part v0x571fdcb66b20_0, 14, 2;
L_0x571fdcbb0180 .part L_0x571fdcbbfb30, 1, 1;
L_0x571fdcbb0250 .part L_0x571fdcbbfb30, 1, 1;
L_0x571fdcbb0320 .part L_0x571fdcbbfb30, 0, 1;
L_0x571fdcbb0450 .concat [ 1 1 0 0], L_0x571fdcbad170, L_0x571fdcbb0180;
L_0x571fdcbb04f0 .part L_0x571fdcbbfc30, 0, 1;
L_0x571fdcbb0590 .concat [ 1 15 0 0], L_0x571fdcbb04f0, v0x571fdcb1be90_0;
S_0x571fdcb1c500 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb1c6d0 .param/l "i" 1 4 136, +C4<01>;
S_0x571fdcb1c790 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb1c500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb1a000 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb1a040 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x571fdcb1cc00_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb1ccf0_0 .net "enable", 0 0, L_0x571fdcbac860;  1 drivers
v0x571fdcb1cd90_0 .var "enable_next", 0 0;
v0x571fdcb1ce60_0 .net "microRot_dir_in", 0 0, L_0x571fdcbaca40;  1 drivers
v0x571fdcb1cf20_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb1d010_0 .net/s "x_in", 21 0, L_0x571fdcbac900;  1 drivers
v0x571fdcb1d0d0_0 .var/s "x_out", 21 0;
v0x571fdcb1d1b0_0 .net/s "y_in", 21 0, L_0x571fdcbac9a0;  1 drivers
v0x571fdcb1d290_0 .var/s "y_out", 21 0;
S_0x571fdcb1d490 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb1d670 .param/l "i" 1 4 136, +C4<010>;
S_0x571fdcb1d730 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb1d490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb1d910 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb1d950 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x571fdcb1dc60_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb1dd70_0 .net "enable", 0 0, L_0x571fdcbacb30;  1 drivers
v0x571fdcb1de30_0 .var "enable_next", 0 0;
v0x571fdcb1ded0_0 .net "microRot_dir_in", 0 0, L_0x571fdcbace00;  1 drivers
v0x571fdcb1df90_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb1e0d0_0 .net/s "x_in", 21 0, L_0x571fdcbacc20;  1 drivers
v0x571fdcb1e1b0_0 .var/s "x_out", 21 0;
v0x571fdcb1e290_0 .net/s "y_in", 21 0, L_0x571fdcbacd10;  1 drivers
v0x571fdcb1e370_0 .var/s "y_out", 21 0;
S_0x571fdcb1e570 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb1e720 .param/l "i" 1 4 136, +C4<011>;
S_0x571fdcb1e800 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb1e570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb1e9e0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb1ea20 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x571fdcb1ecd0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb1ed90_0 .net "enable", 0 0, L_0x571fdcbacef0;  1 drivers
v0x571fdcb1ee50_0 .var "enable_next", 0 0;
v0x571fdcb1ef20_0 .net "microRot_dir_in", 0 0, L_0x571fdcbad0d0;  1 drivers
v0x571fdcb1efe0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb1f0d0_0 .net/s "x_in", 21 0, L_0x571fdcbacf90;  1 drivers
v0x571fdcb1f1b0_0 .var/s "x_out", 21 0;
v0x571fdcb1f290_0 .net/s "y_in", 21 0, L_0x571fdcbad030;  1 drivers
v0x571fdcb1f370_0 .var/s "y_out", 21 0;
S_0x571fdcb1f570 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb1f770 .param/l "i" 1 4 136, +C4<0100>;
S_0x571fdcb1f850 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb1f570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb1fa30 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb1fa70 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x571fdcb1fd20_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb1fde0_0 .net "enable", 0 0, L_0x571fdcbad1e0;  1 drivers
v0x571fdcb1fea0_0 .var "enable_next", 0 0;
v0x571fdcb1ff70_0 .net "microRot_dir_in", 0 0, L_0x571fdcbad440;  1 drivers
v0x571fdcb20030_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb20160_0 .net/s "x_in", 21 0, L_0x571fdcbad280;  1 drivers
v0x571fdcb20240_0 .var/s "x_out", 21 0;
v0x571fdcb20320_0 .net/s "y_in", 21 0, L_0x571fdcbad3a0;  1 drivers
v0x571fdcb20400_0 .var/s "y_out", 21 0;
S_0x571fdcb20690 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb1e080 .param/l "i" 1 4 136, +C4<0101>;
S_0x571fdcb208d0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb20690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb20ab0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb20af0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x571fdcb20dd0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb20e90_0 .net "enable", 0 0, L_0x571fdcbad570;  1 drivers
v0x571fdcb20f50_0 .var "enable_next", 0 0;
v0x571fdcb21020_0 .net "microRot_dir_in", 0 0, L_0x571fdcbad7f0;  1 drivers
v0x571fdcb210e0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb211d0_0 .net/s "x_in", 21 0, L_0x571fdcbad610;  1 drivers
v0x571fdcb212b0_0 .var/s "x_out", 21 0;
v0x571fdcb21390_0 .net/s "y_in", 21 0, L_0x571fdcbad750;  1 drivers
v0x571fdcb21470_0 .var/s "y_out", 21 0;
S_0x571fdcb21670 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb21820 .param/l "i" 1 4 136, +C4<0110>;
S_0x571fdcb21900 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb21670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb21ae0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb21b20 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x571fdcb21e00_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb21ec0_0 .net "enable", 0 0, L_0x571fdcbad6b0;  1 drivers
v0x571fdcb21f80_0 .var "enable_next", 0 0;
v0x571fdcb22050_0 .net "microRot_dir_in", 0 0, L_0x571fdcbadb60;  1 drivers
v0x571fdcb22110_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb22200_0 .net/s "x_in", 21 0, L_0x571fdcbad9a0;  1 drivers
v0x571fdcb222e0_0 .var/s "x_out", 21 0;
v0x571fdcb223c0_0 .net/s "y_in", 21 0, L_0x571fdcbad8c0;  1 drivers
v0x571fdcb224a0_0 .var/s "y_out", 21 0;
S_0x571fdcb226a0 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb22850 .param/l "i" 1 4 136, +C4<0111>;
S_0x571fdcb22930 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb226a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb22b10 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb22b50 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x571fdcb22e30_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb22ef0_0 .net "enable", 0 0, L_0x571fdcbada70;  1 drivers
v0x571fdcb22fb0_0 .var "enable_next", 0 0;
v0x571fdcb23080_0 .net "microRot_dir_in", 0 0, L_0x571fdcbadee0;  1 drivers
v0x571fdcb23140_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb23230_0 .net/s "x_in", 21 0, L_0x571fdcbadd30;  1 drivers
v0x571fdcb23310_0 .var/s "x_out", 21 0;
v0x571fdcb233f0_0 .net/s "y_in", 21 0, L_0x571fdcbadc30;  1 drivers
v0x571fdcb234d0_0 .var/s "y_out", 21 0;
S_0x571fdcb236d0 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb1f720 .param/l "i" 1 4 136, +C4<01000>;
S_0x571fdcb239a0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb236d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb23b80 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb23bc0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x571fdcb23ea0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb24070_0 .net "enable", 0 0, L_0x571fdcbade00;  1 drivers
v0x571fdcb24130_0 .var "enable_next", 0 0;
v0x571fdcb24200_0 .net "microRot_dir_in", 0 0, L_0x571fdcbae270;  1 drivers
v0x571fdcb242c0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb244c0_0 .net/s "x_in", 21 0, L_0x571fdcbae0a0;  1 drivers
v0x571fdcb245a0_0 .var/s "x_out", 21 0;
v0x571fdcb24680_0 .net/s "y_in", 21 0, L_0x571fdcbadfb0;  1 drivers
v0x571fdcb24760_0 .var/s "y_out", 21 0;
S_0x571fdcb24960 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb24b10 .param/l "i" 1 4 136, +C4<01001>;
S_0x571fdcb24bf0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb24960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb1fb10 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb1fb50 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x571fdcb24fd0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb25090_0 .net "enable", 0 0, L_0x571fdcbae170;  1 drivers
v0x571fdcb25150_0 .var "enable_next", 0 0;
v0x571fdcb25220_0 .net "microRot_dir_in", 0 0, L_0x571fdcbae6e0;  1 drivers
v0x571fdcb252e0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb253d0_0 .net/s "x_in", 21 0, L_0x571fdcbae450;  1 drivers
v0x571fdcb254b0_0 .var/s "x_out", 21 0;
v0x571fdcb25590_0 .net/s "y_in", 21 0, L_0x571fdcbae610;  1 drivers
v0x571fdcb25670_0 .var/s "y_out", 21 0;
S_0x571fdcb25870 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb25a20 .param/l "i" 1 4 136, +C4<01010>;
S_0x571fdcb25b00 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb25870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb25ce0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb25d20 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x571fdcb26000_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb260c0_0 .net "enable", 0 0, L_0x571fdcbae4f0;  1 drivers
v0x571fdcb26180_0 .var "enable_next", 0 0;
v0x571fdcb26250_0 .net "microRot_dir_in", 0 0, L_0x571fdcbaeac0;  1 drivers
v0x571fdcb26310_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb26400_0 .net/s "x_in", 21 0, L_0x571fdcbae8e0;  1 drivers
v0x571fdcb264e0_0 .var/s "x_out", 21 0;
v0x571fdcb265c0_0 .net/s "y_in", 21 0, L_0x571fdcbae7b0;  1 drivers
v0x571fdcb266a0_0 .var/s "y_out", 21 0;
S_0x571fdcb268a0 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb26a50 .param/l "i" 1 4 136, +C4<01011>;
S_0x571fdcb26b30 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb268a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb26d10 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb26d50 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x571fdcb27030_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb270f0_0 .net "enable", 0 0, L_0x571fdcbae980;  1 drivers
v0x571fdcb271b0_0 .var "enable_next", 0 0;
v0x571fdcb27280_0 .net "microRot_dir_in", 0 0, L_0x571fdcbaef10;  1 drivers
v0x571fdcb27340_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb27430_0 .net/s "x_in", 21 0, L_0x571fdcbaea20;  1 drivers
v0x571fdcb27510_0 .var/s "x_out", 21 0;
v0x571fdcb275f0_0 .net/s "y_in", 21 0, L_0x571fdcbaee40;  1 drivers
v0x571fdcb276d0_0 .var/s "y_out", 21 0;
S_0x571fdcb278d0 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb27a80 .param/l "i" 1 4 136, +C4<01100>;
S_0x571fdcb27b60 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb278d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb27d40 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb27d80 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x571fdcb28060_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb28120_0 .net "enable", 0 0, L_0x571fdcbaece0;  1 drivers
v0x571fdcb281e0_0 .var "enable_next", 0 0;
v0x571fdcb282b0_0 .net "microRot_dir_in", 0 0, L_0x571fdcbaf0b0;  1 drivers
v0x571fdcb28370_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb28460_0 .net/s "x_in", 21 0, L_0x571fdcbaf150;  1 drivers
v0x571fdcb28540_0 .var/s "x_out", 21 0;
v0x571fdcb28620_0 .net/s "y_in", 21 0, L_0x571fdcbaefe0;  1 drivers
v0x571fdcb28700_0 .var/s "y_out", 21 0;
S_0x571fdcb28900 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb28ab0 .param/l "i" 1 4 136, +C4<01101>;
S_0x571fdcb28b90 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb28900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb28d70 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb28db0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x571fdcb29090_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb29150_0 .net "enable", 0 0, L_0x571fdcbaf380;  1 drivers
v0x571fdcb29210_0 .var "enable_next", 0 0;
v0x571fdcb292e0_0 .net "microRot_dir_in", 0 0, L_0x571fdcbaf760;  1 drivers
v0x571fdcb293a0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb29490_0 .net/s "x_in", 21 0, L_0x571fdcbaf420;  1 drivers
v0x571fdcb29570_0 .var/s "x_out", 21 0;
v0x571fdcb29650_0 .net/s "y_in", 21 0, L_0x571fdcbaf690;  1 drivers
v0x571fdcb29730_0 .var/s "y_out", 21 0;
S_0x571fdcb29930 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
P_0x571fdcb29ae0 .param/l "i" 1 4 136, +C4<01110>;
S_0x571fdcb29bc0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x571fdcb29930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x571fdcb29da0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb29de0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x571fdcb2a0c0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb2a180_0 .net "enable", 0 0, L_0x571fdcbaf9e0;  1 drivers
v0x571fdcb2a240_0 .var "enable_next", 0 0;
v0x571fdcb2a310_0 .net "microRot_dir_in", 0 0, L_0x571fdcbafe10;  1 drivers
v0x571fdcb2a3d0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb2a4c0_0 .net/s "x_in", 21 0, L_0x571fdcbafab0;  1 drivers
v0x571fdcb2a5a0_0 .var/s "x_out", 21 0;
v0x571fdcb2a680_0 .net/s "y_in", 21 0, L_0x571fdcbafd40;  1 drivers
v0x571fdcb2a760_0 .var/s "y_out", 21 0;
S_0x571fdcb2a960 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x571fdcb2aaf0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000010110>;
v0x571fdcb2ad20_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb2ade0_0 .net "enable", 0 0, L_0x571fdcbb61c0;  1 drivers
v0x571fdcb2aea0_0 .var "enable_next", 0 0;
v0x571fdcb2af70_0 .net "microRot_dir_in", 0 0, L_0x571fdcbb6580;  1 drivers
v0x571fdcb2b030_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb2b120_0 .var "rot_active", 0 0;
v0x571fdcb2b1e0_0 .net/s "x_in", 21 0, L_0x571fdcbb6260;  1 drivers
v0x571fdcb2b2c0_0 .var/s "x_out", 21 0;
v0x571fdcb2b3a0_0 .net/s "y_in", 21 0, L_0x571fdcbb64e0;  1 drivers
v0x571fdcb2b480_0 .var/s "y_out", 21 0;
S_0x571fdcb2b6a0 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x571fdcb23880 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb238c0 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x571fdcb2bbd0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb2bc90_0 .net "enable", 0 0, L_0x571fdcbb7520;  1 drivers
v0x571fdcb2bd50_0 .net "microRot_dir_in", 0 0, L_0x571fdcbb7bc0;  1 drivers
v0x571fdcb2be20_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb2c0d0_0 .var "op_valid", 0 0;
v0x571fdcb2c1e0_0 .net/s "x_in", 21 0, L_0x571fdcbb7800;  1 drivers
v0x571fdcb2c2c0_0 .var/s "x_out", 21 0;
v0x571fdcb2c3a0_0 .net/s "y_in", 21 0, L_0x571fdcbb78d0;  1 drivers
v0x571fdcb2c480_0 .var/s "y_out", 21 0;
S_0x571fdcb2c680 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x571fdcb2c810 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb2c850 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x7fbc63640d50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb2cab0_0 .net/2u *"_ivl_0", 5 0, L_0x7fbc63640d50;  1 drivers
L_0x7fbc63640d98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb2cbb0_0 .net/2u *"_ivl_4", 5 0, L_0x7fbc63640d98;  1 drivers
v0x571fdcb2cc90_0 .net "enable", 0 0, v0x571fdcb66cd0_0;  alias, 1 drivers
v0x571fdcb2cd90_0 .net "x_in", 15 0, v0x571fdcb1c050_0;  alias, 1 drivers
v0x571fdcb2ce60_0 .net "x_out", 21 0, L_0x571fdcbb0630;  alias, 1 drivers
v0x571fdcb2cf50_0 .net "y_in", 15 0, v0x571fdcb1c210_0;  alias, 1 drivers
v0x571fdcb2d010_0 .net "y_out", 21 0, L_0x571fdcbb0720;  alias, 1 drivers
L_0x571fdcbb0630 .concat [ 6 16 0 0], L_0x7fbc63640d50, v0x571fdcb1c050_0;
L_0x571fdcbb0720 .concat [ 6 16 0 0], L_0x7fbc63640d98, v0x571fdcb1c210_0;
S_0x571fdcb2d1a0 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x571fdcb2c8f0 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x571fdcb2c930 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
L_0x571fdcbbfcf0 .functor BUFT 1, L_0x571fdcbb5ae0, C4<0>, C4<0>, C4<0>;
v0x571fdcb39700_0 .net *"_ivl_109", 0 0, L_0x571fdcbb50f0;  1 drivers
v0x571fdcb39800_0 .net *"_ivl_114", 0 0, L_0x571fdcbb5ae0;  1 drivers
v0x571fdcb398e0_0 .net *"_ivl_116", 0 0, L_0x571fdcbb5b80;  1 drivers
v0x571fdcb399d0_0 .net *"_ivl_117", 0 0, L_0x571fdcbbfcf0;  1 drivers
v0x571fdcb39ab0 .array/s "angle_diff", 0 14, 15 0;
v0x571fdcb39e20_0 .net/s "angle_in", 15 0, v0x571fdcb1b6e0_0;  alias, 1 drivers
v0x571fdcb39ee0_0 .net "angle_microRot_n", 0 0, L_0x7fbc636407b0;  alias, 1 drivers
v0x571fdcb39fb0_0 .var "angle_microRot_n_r", 14 0;
v0x571fdcb3a050 .array "atan", 0 15, 15 0;
v0x571fdcb3a110_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb3a1b0_0 .net "enable_in", 0 0, v0x571fdcb66cd0_0;  alias, 1 drivers
v0x571fdcb3a250_0 .net "micro_rot", 15 0, L_0x571fdcbb5380;  1 drivers
v0x571fdcb3a330_0 .net "micro_rot_in", 15 0, L_0x571fdcba6930;  alias, 1 drivers
v0x571fdcb3a3f0_0 .net "micro_rot_out", 15 0, L_0x571fdcbb5c60;  alias, 1 drivers
v0x571fdcb3a4b0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
E_0x571fdcb2d520 .event posedge, v0x571fdcb1b7c0_0;
L_0x571fdcbb16a0 .part v0x571fdcb39fb0_0, 0, 1;
L_0x571fdcbb17a0 .part L_0x571fdcbb5380, 1, 1;
L_0x571fdcbb18a0 .part L_0x571fdcba6930, 1, 1;
L_0x571fdcbb1ae0 .part v0x571fdcb39fb0_0, 1, 1;
L_0x571fdcbb1c00 .part L_0x571fdcbb5380, 2, 1;
L_0x571fdcbb1cf0 .part L_0x571fdcba6930, 2, 1;
L_0x571fdcbb1f60 .part v0x571fdcb39fb0_0, 2, 1;
L_0x571fdcbb2000 .part L_0x571fdcbb5380, 3, 1;
L_0x571fdcbb20f0 .part L_0x571fdcba6930, 3, 1;
L_0x571fdcbb2320 .part v0x571fdcb39fb0_0, 3, 1;
L_0x571fdcbb23c0 .part L_0x571fdcbb5380, 4, 1;
L_0x571fdcbb2460 .part L_0x571fdcba6930, 4, 1;
L_0x571fdcbb2610 .part v0x571fdcb39fb0_0, 4, 1;
L_0x571fdcbb26b0 .part L_0x571fdcbb5380, 5, 1;
L_0x571fdcbb2750 .part L_0x571fdcba6930, 5, 1;
L_0x571fdcbb29b0 .part v0x571fdcb39fb0_0, 5, 1;
L_0x571fdcbb2ae0 .part L_0x571fdcbb5380, 6, 1;
L_0x571fdcbb2b80 .part L_0x571fdcba6930, 6, 1;
L_0x571fdcbb2e80 .part v0x571fdcb39fb0_0, 6, 1;
L_0x571fdcbb2f20 .part L_0x571fdcbb5380, 7, 1;
L_0x571fdcbb2c20 .part L_0x571fdcba6930, 7, 1;
L_0x571fdcbb3230 .part v0x571fdcb39fb0_0, 7, 1;
L_0x571fdcbb2fc0 .part L_0x571fdcbb5380, 8, 1;
L_0x571fdcbb3390 .part L_0x571fdcba6930, 8, 1;
L_0x571fdcbb3620 .part v0x571fdcb39fb0_0, 8, 1;
L_0x571fdcbb36c0 .part L_0x571fdcbb5380, 9, 1;
L_0x571fdcbb3430 .part L_0x571fdcba6930, 9, 1;
L_0x571fdcbb39d0 .part v0x571fdcb39fb0_0, 9, 1;
L_0x571fdcbb3760 .part L_0x571fdcbb5380, 10, 1;
L_0x571fdcbb3b60 .part L_0x571fdcba6930, 10, 1;
L_0x571fdcbb3da0 .part v0x571fdcb39fb0_0, 10, 1;
L_0x571fdcbb3e40 .part L_0x571fdcbb5380, 11, 1;
L_0x571fdcbb3c00 .part L_0x571fdcba6930, 11, 1;
L_0x571fdcbb4180 .part v0x571fdcb39fb0_0, 11, 1;
L_0x571fdcbb4340 .part L_0x571fdcbb5380, 12, 1;
L_0x571fdcbb43e0 .part L_0x571fdcba6930, 12, 1;
L_0x571fdcbb4650 .part v0x571fdcb39fb0_0, 12, 1;
L_0x571fdcbb46f0 .part L_0x571fdcbb5380, 13, 1;
L_0x571fdcbb4480 .part L_0x571fdcba6930, 13, 1;
L_0x571fdcbb4c20 .part v0x571fdcb39fb0_0, 13, 1;
L_0x571fdcbb4790 .part L_0x571fdcbb5380, 14, 1;
L_0x571fdcbb4830 .part L_0x571fdcba6930, 14, 1;
L_0x571fdcbb4fb0 .part v0x571fdcb39fb0_0, 14, 1;
L_0x571fdcbb5050 .part L_0x571fdcbb5380, 15, 1;
L_0x571fdcbb4cc0 .part L_0x571fdcba6930, 15, 1;
LS_0x571fdcbb5380_0_0 .concat8 [ 1 1 1 1], L_0x571fdcbb50f0, L_0x571fdcbb0860, L_0x571fdcbb0900, L_0x571fdcbb09a0;
LS_0x571fdcbb5380_0_4 .concat8 [ 1 1 1 1], L_0x571fdcbb0aa0, L_0x571fdcbb0ba0, L_0x571fdcbb0ca0, L_0x571fdcbb0da0;
LS_0x571fdcbb5380_0_8 .concat8 [ 1 1 1 1], L_0x571fdcbb0ea0, L_0x571fdcbb0fa0, L_0x571fdcbb10a0, L_0x571fdcbb11a0;
LS_0x571fdcbb5380_0_12 .concat8 [ 1 1 1 1], L_0x571fdcbb12a0, L_0x571fdcbb13a0, L_0x571fdcbb14a0, L_0x571fdcbb15a0;
L_0x571fdcbb5380 .concat8 [ 4 4 4 4], LS_0x571fdcbb5380_0_0, LS_0x571fdcbb5380_0_4, LS_0x571fdcbb5380_0_8, LS_0x571fdcbb5380_0_12;
L_0x571fdcbb50f0 .part v0x571fdcb1b6e0_0, 15, 1;
LS_0x571fdcbb5c60_0_0 .concat8 [ 1 1 1 1], L_0x571fdcbbfcf0, L_0x571fdcbb1970, L_0x571fdcbb1dd0, L_0x571fdcbb2190;
LS_0x571fdcbb5c60_0_4 .concat8 [ 1 1 1 1], L_0x571fdcbb2570, L_0x571fdcbb27f0, L_0x571fdcbb2cc0, L_0x571fdcbb3070;
LS_0x571fdcbb5c60_0_8 .concat8 [ 1 1 1 1], L_0x571fdcbb32d0, L_0x571fdcbb3840, L_0x571fdcbb3a70, L_0x571fdcbb3ff0;
LS_0x571fdcbb5c60_0_12 .concat8 [ 1 1 1 1], L_0x571fdcbb4220, L_0x571fdcbb4ae0, L_0x571fdcbb4e20, L_0x571fdcbb4d60;
L_0x571fdcbb5c60 .concat8 [ 4 4 4 4], LS_0x571fdcbb5c60_0_0, LS_0x571fdcbb5c60_0_4, LS_0x571fdcbb5c60_0_8, LS_0x571fdcbb5c60_0_12;
L_0x571fdcbb5ae0 .part L_0x571fdcbb5380, 0, 1;
L_0x571fdcbb5b80 .part L_0x571fdcba6930, 0, 1;
S_0x571fdcb2d5a0 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2d7c0 .param/l "i" 1 10 82, +C4<01>;
S_0x571fdcb2d8a0 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2daa0 .param/l "i" 1 10 82, +C4<010>;
S_0x571fdcb2db60 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2dd70 .param/l "i" 1 10 82, +C4<011>;
S_0x571fdcb2de30 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2e010 .param/l "i" 1 10 82, +C4<0100>;
S_0x571fdcb2e0f0 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2e320 .param/l "i" 1 10 82, +C4<0101>;
S_0x571fdcb2e400 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2e5e0 .param/l "i" 1 10 82, +C4<0110>;
S_0x571fdcb2e6c0 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2e8a0 .param/l "i" 1 10 82, +C4<0111>;
S_0x571fdcb2e980 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2eb60 .param/l "i" 1 10 82, +C4<01000>;
S_0x571fdcb2ec40 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2e2d0 .param/l "i" 1 10 82, +C4<01001>;
S_0x571fdcb2eeb0 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2f090 .param/l "i" 1 10 82, +C4<01010>;
S_0x571fdcb2f170 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2f350 .param/l "i" 1 10 82, +C4<01011>;
S_0x571fdcb2f430 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2f610 .param/l "i" 1 10 82, +C4<01100>;
S_0x571fdcb2f6f0 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2f8d0 .param/l "i" 1 10 82, +C4<01101>;
S_0x571fdcb2f9b0 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2fb90 .param/l "i" 1 10 82, +C4<01110>;
S_0x571fdcb2fc70 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb2fe50 .param/l "i" 1 10 100, +C4<01>;
v0x571fdcb2ff30_0 .net *"_ivl_2", 0 0, L_0x571fdcbb0860;  1 drivers
v0x571fdcb39ab0_0 .array/port v0x571fdcb39ab0, 0;
L_0x571fdcbb0860 .part v0x571fdcb39ab0_0, 15, 1;
S_0x571fdcb30010 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb30210 .param/l "i" 1 10 100, +C4<010>;
v0x571fdcb302f0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb0900;  1 drivers
v0x571fdcb39ab0_1 .array/port v0x571fdcb39ab0, 1;
L_0x571fdcbb0900 .part v0x571fdcb39ab0_1, 15, 1;
S_0x571fdcb303d0 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb305d0 .param/l "i" 1 10 100, +C4<011>;
v0x571fdcb306b0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb09a0;  1 drivers
v0x571fdcb39ab0_2 .array/port v0x571fdcb39ab0, 2;
L_0x571fdcbb09a0 .part v0x571fdcb39ab0_2, 15, 1;
S_0x571fdcb30790 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb30990 .param/l "i" 1 10 100, +C4<0100>;
v0x571fdcb30a70_0 .net *"_ivl_2", 0 0, L_0x571fdcbb0aa0;  1 drivers
v0x571fdcb39ab0_3 .array/port v0x571fdcb39ab0, 3;
L_0x571fdcbb0aa0 .part v0x571fdcb39ab0_3, 15, 1;
S_0x571fdcb30b50 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb30d50 .param/l "i" 1 10 100, +C4<0101>;
v0x571fdcb30e30_0 .net *"_ivl_2", 0 0, L_0x571fdcbb0ba0;  1 drivers
v0x571fdcb39ab0_4 .array/port v0x571fdcb39ab0, 4;
L_0x571fdcbb0ba0 .part v0x571fdcb39ab0_4, 15, 1;
S_0x571fdcb30f10 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb31110 .param/l "i" 1 10 100, +C4<0110>;
v0x571fdcb311f0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb0ca0;  1 drivers
v0x571fdcb39ab0_5 .array/port v0x571fdcb39ab0, 5;
L_0x571fdcbb0ca0 .part v0x571fdcb39ab0_5, 15, 1;
S_0x571fdcb312d0 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb314d0 .param/l "i" 1 10 100, +C4<0111>;
v0x571fdcb315b0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb0da0;  1 drivers
v0x571fdcb39ab0_6 .array/port v0x571fdcb39ab0, 6;
L_0x571fdcbb0da0 .part v0x571fdcb39ab0_6, 15, 1;
S_0x571fdcb31690 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb31890 .param/l "i" 1 10 100, +C4<01000>;
v0x571fdcb31970_0 .net *"_ivl_2", 0 0, L_0x571fdcbb0ea0;  1 drivers
v0x571fdcb39ab0_7 .array/port v0x571fdcb39ab0, 7;
L_0x571fdcbb0ea0 .part v0x571fdcb39ab0_7, 15, 1;
S_0x571fdcb31a50 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb31c50 .param/l "i" 1 10 100, +C4<01001>;
v0x571fdcb31d30_0 .net *"_ivl_2", 0 0, L_0x571fdcbb0fa0;  1 drivers
v0x571fdcb39ab0_8 .array/port v0x571fdcb39ab0, 8;
L_0x571fdcbb0fa0 .part v0x571fdcb39ab0_8, 15, 1;
S_0x571fdcb31e10 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb32010 .param/l "i" 1 10 100, +C4<01010>;
v0x571fdcb320f0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb10a0;  1 drivers
v0x571fdcb39ab0_9 .array/port v0x571fdcb39ab0, 9;
L_0x571fdcbb10a0 .part v0x571fdcb39ab0_9, 15, 1;
S_0x571fdcb321d0 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb323d0 .param/l "i" 1 10 100, +C4<01011>;
v0x571fdcb324b0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb11a0;  1 drivers
v0x571fdcb39ab0_10 .array/port v0x571fdcb39ab0, 10;
L_0x571fdcbb11a0 .part v0x571fdcb39ab0_10, 15, 1;
S_0x571fdcb32590 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb32790 .param/l "i" 1 10 100, +C4<01100>;
v0x571fdcb32870_0 .net *"_ivl_2", 0 0, L_0x571fdcbb12a0;  1 drivers
v0x571fdcb39ab0_11 .array/port v0x571fdcb39ab0, 11;
L_0x571fdcbb12a0 .part v0x571fdcb39ab0_11, 15, 1;
S_0x571fdcb32950 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb32b50 .param/l "i" 1 10 100, +C4<01101>;
v0x571fdcb32c30_0 .net *"_ivl_2", 0 0, L_0x571fdcbb13a0;  1 drivers
v0x571fdcb39ab0_12 .array/port v0x571fdcb39ab0, 12;
L_0x571fdcbb13a0 .part v0x571fdcb39ab0_12, 15, 1;
S_0x571fdcb32d10 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb32f10 .param/l "i" 1 10 100, +C4<01110>;
v0x571fdcb32ff0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb14a0;  1 drivers
v0x571fdcb39ab0_13 .array/port v0x571fdcb39ab0, 13;
L_0x571fdcbb14a0 .part v0x571fdcb39ab0_13, 15, 1;
S_0x571fdcb330d0 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb332d0 .param/l "i" 1 10 100, +C4<01111>;
v0x571fdcb333b0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb15a0;  1 drivers
v0x571fdcb39ab0_14 .array/port v0x571fdcb39ab0, 14;
L_0x571fdcbb15a0 .part v0x571fdcb39ab0_14, 15, 1;
S_0x571fdcb33490 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb33690 .param/l "i" 1 10 108, +C4<01>;
v0x571fdcb33770_0 .net *"_ivl_0", 0 0, L_0x571fdcbb16a0;  1 drivers
v0x571fdcb33850_0 .net *"_ivl_1", 0 0, L_0x571fdcbb17a0;  1 drivers
v0x571fdcb33930_0 .net *"_ivl_2", 0 0, L_0x571fdcbb18a0;  1 drivers
v0x571fdcb339f0_0 .net *"_ivl_3", 0 0, L_0x571fdcbb1970;  1 drivers
L_0x571fdcbb1970 .functor MUXZ 1, L_0x571fdcbb18a0, L_0x571fdcbb17a0, L_0x571fdcbb16a0, C4<>;
S_0x571fdcb33ad0 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb33cd0 .param/l "i" 1 10 108, +C4<010>;
v0x571fdcb33db0_0 .net *"_ivl_0", 0 0, L_0x571fdcbb1ae0;  1 drivers
v0x571fdcb33e90_0 .net *"_ivl_1", 0 0, L_0x571fdcbb1c00;  1 drivers
v0x571fdcb33f70_0 .net *"_ivl_2", 0 0, L_0x571fdcbb1cf0;  1 drivers
v0x571fdcb34060_0 .net *"_ivl_3", 0 0, L_0x571fdcbb1dd0;  1 drivers
L_0x571fdcbb1dd0 .functor MUXZ 1, L_0x571fdcbb1cf0, L_0x571fdcbb1c00, L_0x571fdcbb1ae0, C4<>;
S_0x571fdcb34140 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb34340 .param/l "i" 1 10 108, +C4<011>;
v0x571fdcb34420_0 .net *"_ivl_0", 0 0, L_0x571fdcbb1f60;  1 drivers
v0x571fdcb34500_0 .net *"_ivl_1", 0 0, L_0x571fdcbb2000;  1 drivers
v0x571fdcb345e0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb20f0;  1 drivers
v0x571fdcb346d0_0 .net *"_ivl_3", 0 0, L_0x571fdcbb2190;  1 drivers
L_0x571fdcbb2190 .functor MUXZ 1, L_0x571fdcbb20f0, L_0x571fdcbb2000, L_0x571fdcbb1f60, C4<>;
S_0x571fdcb347b0 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb34bc0 .param/l "i" 1 10 108, +C4<0100>;
v0x571fdcb34ca0_0 .net *"_ivl_0", 0 0, L_0x571fdcbb2320;  1 drivers
v0x571fdcb34d80_0 .net *"_ivl_1", 0 0, L_0x571fdcbb23c0;  1 drivers
v0x571fdcb34e60_0 .net *"_ivl_2", 0 0, L_0x571fdcbb2460;  1 drivers
v0x571fdcb34f50_0 .net *"_ivl_3", 0 0, L_0x571fdcbb2570;  1 drivers
L_0x571fdcbb2570 .functor MUXZ 1, L_0x571fdcbb2460, L_0x571fdcbb23c0, L_0x571fdcbb2320, C4<>;
S_0x571fdcb35030 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb35230 .param/l "i" 1 10 108, +C4<0101>;
v0x571fdcb35310_0 .net *"_ivl_0", 0 0, L_0x571fdcbb2610;  1 drivers
v0x571fdcb353f0_0 .net *"_ivl_1", 0 0, L_0x571fdcbb26b0;  1 drivers
v0x571fdcb354d0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb2750;  1 drivers
v0x571fdcb355c0_0 .net *"_ivl_3", 0 0, L_0x571fdcbb27f0;  1 drivers
L_0x571fdcbb27f0 .functor MUXZ 1, L_0x571fdcbb2750, L_0x571fdcbb26b0, L_0x571fdcbb2610, C4<>;
S_0x571fdcb356a0 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb358a0 .param/l "i" 1 10 108, +C4<0110>;
v0x571fdcb35980_0 .net *"_ivl_0", 0 0, L_0x571fdcbb29b0;  1 drivers
v0x571fdcb35a60_0 .net *"_ivl_1", 0 0, L_0x571fdcbb2ae0;  1 drivers
v0x571fdcb35b40_0 .net *"_ivl_2", 0 0, L_0x571fdcbb2b80;  1 drivers
v0x571fdcb35c30_0 .net *"_ivl_3", 0 0, L_0x571fdcbb2cc0;  1 drivers
L_0x571fdcbb2cc0 .functor MUXZ 1, L_0x571fdcbb2b80, L_0x571fdcbb2ae0, L_0x571fdcbb29b0, C4<>;
S_0x571fdcb35d10 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb35f10 .param/l "i" 1 10 108, +C4<0111>;
v0x571fdcb35ff0_0 .net *"_ivl_0", 0 0, L_0x571fdcbb2e80;  1 drivers
v0x571fdcb360d0_0 .net *"_ivl_1", 0 0, L_0x571fdcbb2f20;  1 drivers
v0x571fdcb361b0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb2c20;  1 drivers
v0x571fdcb362a0_0 .net *"_ivl_3", 0 0, L_0x571fdcbb3070;  1 drivers
L_0x571fdcbb3070 .functor MUXZ 1, L_0x571fdcbb2c20, L_0x571fdcbb2f20, L_0x571fdcbb2e80, C4<>;
S_0x571fdcb36380 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb36580 .param/l "i" 1 10 108, +C4<01000>;
v0x571fdcb36660_0 .net *"_ivl_0", 0 0, L_0x571fdcbb3230;  1 drivers
v0x571fdcb36740_0 .net *"_ivl_1", 0 0, L_0x571fdcbb2fc0;  1 drivers
v0x571fdcb36820_0 .net *"_ivl_2", 0 0, L_0x571fdcbb3390;  1 drivers
v0x571fdcb36910_0 .net *"_ivl_3", 0 0, L_0x571fdcbb32d0;  1 drivers
L_0x571fdcbb32d0 .functor MUXZ 1, L_0x571fdcbb3390, L_0x571fdcbb2fc0, L_0x571fdcbb3230, C4<>;
S_0x571fdcb369f0 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb36bf0 .param/l "i" 1 10 108, +C4<01001>;
v0x571fdcb36cd0_0 .net *"_ivl_0", 0 0, L_0x571fdcbb3620;  1 drivers
v0x571fdcb36db0_0 .net *"_ivl_1", 0 0, L_0x571fdcbb36c0;  1 drivers
v0x571fdcb36e90_0 .net *"_ivl_2", 0 0, L_0x571fdcbb3430;  1 drivers
v0x571fdcb36f80_0 .net *"_ivl_3", 0 0, L_0x571fdcbb3840;  1 drivers
L_0x571fdcbb3840 .functor MUXZ 1, L_0x571fdcbb3430, L_0x571fdcbb36c0, L_0x571fdcbb3620, C4<>;
S_0x571fdcb37060 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb37260 .param/l "i" 1 10 108, +C4<01010>;
v0x571fdcb37340_0 .net *"_ivl_0", 0 0, L_0x571fdcbb39d0;  1 drivers
v0x571fdcb37420_0 .net *"_ivl_1", 0 0, L_0x571fdcbb3760;  1 drivers
v0x571fdcb37500_0 .net *"_ivl_2", 0 0, L_0x571fdcbb3b60;  1 drivers
v0x571fdcb375f0_0 .net *"_ivl_3", 0 0, L_0x571fdcbb3a70;  1 drivers
L_0x571fdcbb3a70 .functor MUXZ 1, L_0x571fdcbb3b60, L_0x571fdcbb3760, L_0x571fdcbb39d0, C4<>;
S_0x571fdcb376d0 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb378d0 .param/l "i" 1 10 108, +C4<01011>;
v0x571fdcb379b0_0 .net *"_ivl_0", 0 0, L_0x571fdcbb3da0;  1 drivers
v0x571fdcb37a90_0 .net *"_ivl_1", 0 0, L_0x571fdcbb3e40;  1 drivers
v0x571fdcb37b70_0 .net *"_ivl_2", 0 0, L_0x571fdcbb3c00;  1 drivers
v0x571fdcb37c60_0 .net *"_ivl_3", 0 0, L_0x571fdcbb3ff0;  1 drivers
L_0x571fdcbb3ff0 .functor MUXZ 1, L_0x571fdcbb3c00, L_0x571fdcbb3e40, L_0x571fdcbb3da0, C4<>;
S_0x571fdcb37d40 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb37f40 .param/l "i" 1 10 108, +C4<01100>;
v0x571fdcb38020_0 .net *"_ivl_0", 0 0, L_0x571fdcbb4180;  1 drivers
v0x571fdcb38100_0 .net *"_ivl_1", 0 0, L_0x571fdcbb4340;  1 drivers
v0x571fdcb381e0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb43e0;  1 drivers
v0x571fdcb382d0_0 .net *"_ivl_3", 0 0, L_0x571fdcbb4220;  1 drivers
L_0x571fdcbb4220 .functor MUXZ 1, L_0x571fdcbb43e0, L_0x571fdcbb4340, L_0x571fdcbb4180, C4<>;
S_0x571fdcb383b0 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb385b0 .param/l "i" 1 10 108, +C4<01101>;
v0x571fdcb38690_0 .net *"_ivl_0", 0 0, L_0x571fdcbb4650;  1 drivers
v0x571fdcb38770_0 .net *"_ivl_1", 0 0, L_0x571fdcbb46f0;  1 drivers
v0x571fdcb38850_0 .net *"_ivl_2", 0 0, L_0x571fdcbb4480;  1 drivers
v0x571fdcb38940_0 .net *"_ivl_3", 0 0, L_0x571fdcbb4ae0;  1 drivers
L_0x571fdcbb4ae0 .functor MUXZ 1, L_0x571fdcbb4480, L_0x571fdcbb46f0, L_0x571fdcbb4650, C4<>;
S_0x571fdcb38a20 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb38c20 .param/l "i" 1 10 108, +C4<01110>;
v0x571fdcb38d00_0 .net *"_ivl_0", 0 0, L_0x571fdcbb4c20;  1 drivers
v0x571fdcb38de0_0 .net *"_ivl_1", 0 0, L_0x571fdcbb4790;  1 drivers
v0x571fdcb38ec0_0 .net *"_ivl_2", 0 0, L_0x571fdcbb4830;  1 drivers
v0x571fdcb38fb0_0 .net *"_ivl_3", 0 0, L_0x571fdcbb4e20;  1 drivers
L_0x571fdcbb4e20 .functor MUXZ 1, L_0x571fdcbb4830, L_0x571fdcbb4790, L_0x571fdcbb4c20, C4<>;
S_0x571fdcb39090 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x571fdcb2d1a0;
 .timescale -9 -12;
P_0x571fdcb39290 .param/l "i" 1 10 108, +C4<01111>;
v0x571fdcb39370_0 .net *"_ivl_0", 0 0, L_0x571fdcbb4fb0;  1 drivers
v0x571fdcb39450_0 .net *"_ivl_1", 0 0, L_0x571fdcbb5050;  1 drivers
v0x571fdcb39530_0 .net *"_ivl_2", 0 0, L_0x571fdcbb4cc0;  1 drivers
v0x571fdcb39620_0 .net *"_ivl_3", 0 0, L_0x571fdcbb4d60;  1 drivers
L_0x571fdcbb4d60 .functor MUXZ 1, L_0x571fdcbb4cc0, L_0x571fdcbb5050, L_0x571fdcbb4fb0, C4<>;
S_0x571fdcb3a670 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 22 "x_in";
    .port_info 3 /INPUT 22 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x571fdcb3a850 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000010110>;
P_0x571fdcb3a890 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
v0x571fdcb3aac0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb3ab80_0 .net "enable", 0 0, v0x571fdcb2c0d0_0;  alias, 1 drivers
v0x571fdcb3ac70_0 .var "enable_r", 0 0;
v0x571fdcb3ad40_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb3ade0_0 .net "op_vld", 0 0, v0x571fdcb3ac70_0;  alias, 1 drivers
v0x571fdcb3aed0_0 .var/s "x_downscaled", 15 0;
v0x571fdcb3af90_0 .net "x_in", 21 0, v0x571fdcb3ba70_0;  alias, 1 drivers
v0x571fdcb3b070_0 .net "x_out", 15 0, v0x571fdcb3aed0_0;  alias, 1 drivers
v0x571fdcb3b150_0 .var/s "y_downscaled", 15 0;
v0x571fdcb3b230_0 .net "y_in", 21 0, v0x571fdcb3bc40_0;  alias, 1 drivers
v0x571fdcb3b310_0 .net "y_out", 15 0, v0x571fdcb3b150_0;  alias, 1 drivers
S_0x571fdcb3b4f0 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x571fdcb1a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 22 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x571fdcb3b680 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000010110>;
v0x571fdcb3b8a0_0 .net "en", 0 0, v0x571fdcb2c0d0_0;  alias, 1 drivers
v0x571fdcb3b9b0_0 .net/s "x_in", 21 0, v0x571fdcb2c2c0_0;  alias, 1 drivers
v0x571fdcb3ba70_0 .var/s "x_out", 21 0;
v0x571fdcb3bb70_0 .net/s "y_in", 21 0, v0x571fdcb2c480_0;  alias, 1 drivers
v0x571fdcb3bc40_0 .var/s "y_out", 21 0;
E_0x571fdcb2d4e0 .event anyedge, v0x571fdcb2c0d0_0, v0x571fdcb2c2c0_0, v0x571fdcb2c480_0;
S_0x571fdcb3dcd0 .scope module, "CORDIC_Vectoring_Mode" "CORDIC_Vectoring_top1" 3 119, 13 21 0, S_0x571fdcb19db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "vec_en";
    .port_info 3 /INPUT 16 "x_vec_in";
    .port_info 4 /INPUT 16 "y_vec_in";
    .port_info 5 /INPUT 1 "angle_calc_enable_in";
    .port_info 6 /OUTPUT 16 "x_vec_out";
    .port_info 7 /OUTPUT 1 "output_valid_o";
    .port_info 8 /OUTPUT 16 "micro_angle_o";
    .port_info 9 /OUTPUT 2 "quad_out";
    .port_info 10 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 11 /OUTPUT 16 "angle_out";
P_0x571fdcb243b0 .param/l "ANGLE_WIDTH" 0 13 25, +C4<00000000000000000000000000010000>;
P_0x571fdcb243f0 .param/l "CORDIC_STAGES" 0 13 24, +C4<00000000000000000000000000010000>;
P_0x571fdcb24430 .param/l "CORDIC_WIDTH" 0 13 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb24470 .param/l "DATA_WIDTH" 0 13 22, +C4<00000000000000000000000000010000>;
L_0x571fdcbbc770 .functor BUFZ 1, L_0x7fbc63640f90, C4<0>, C4<0>, C4<0>;
L_0x571fdcbbc7e0 .functor BUFZ 22, L_0x571fdcbbc1c0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcbbc850 .functor BUFZ 22, L_0x571fdcbbc260, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x571fdcbbf7c0 .functor BUFZ 16, v0x571fdcb56760_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x571fdcbbf950 .functor BUFZ 1, v0x571fdcb56500_0, C4<0>, C4<0>, C4<0>;
L_0x7fbc63640e70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x571fdcbbff00 .functor BUFT 16, L_0x7fbc63640e70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fbc63640f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x571fdcbbffb0 .functor BUFT 2, L_0x7fbc63640f00, C4<00>, C4<00>, C4<00>;
v0x571fdcb57120_0 .net *"_ivl_161", 0 0, L_0x571fdcbbc770;  1 drivers
v0x571fdcb57200_0 .net *"_ivl_165", 21 0, L_0x571fdcbbc7e0;  1 drivers
v0x571fdcb572e0_0 .net *"_ivl_169", 21 0, L_0x571fdcbbc850;  1 drivers
v0x571fdcb573d0_0 .net *"_ivl_197", 14 0, L_0x571fdcbbe650;  1 drivers
v0x571fdcb574b0_0 .net *"_ivl_198", 15 0, L_0x571fdcbbe720;  1 drivers
v0x571fdcb575e0_0 .net/2u *"_ivl_200", 15 0, L_0x7fbc63640e70;  1 drivers
v0x571fdcb576c0_0 .net *"_ivl_205", 0 0, L_0x571fdcbbeaa0;  1 drivers
v0x571fdcb577a0_0 .net *"_ivl_206", 1 0, L_0x571fdcbbeb70;  1 drivers
L_0x7fbc63640eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571fdcb57880_0 .net *"_ivl_209", 0 0, L_0x7fbc63640eb8;  1 drivers
v0x571fdcb57960_0 .net/2u *"_ivl_210", 1 0, L_0x7fbc63640f00;  1 drivers
v0x571fdcb57a40_0 .net *"_ivl_212", 1 0, L_0x571fdcbbffb0;  1 drivers
v0x571fdcb57b20_0 .net "angle_calc_enable", 15 0, L_0x571fdcbbff00;  1 drivers
v0x571fdcb57be0_0 .net "angle_calc_enable_in", 0 0, L_0x7fbc63641068;  alias, 1 drivers
v0x571fdcb57c80_0 .net "angle_calc_quad_vld", 0 0, L_0x571fdcbbee70;  1 drivers
v0x571fdcb57d50_0 .net/s "angle_out", 15 0, v0x571fdcb54530_0;  alias, 1 drivers
v0x571fdcb57e20_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb57ec0_0 .net "downscale_vld", 0 0, v0x571fdcb56500_0;  1 drivers
v0x571fdcb580a0_0 .net "micro_angle_o", 15 0, L_0x571fdcbbe1e0;  alias, 1 drivers
v0x571fdcb58170_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb58210_0 .net "output_valid_o", 0 0, L_0x571fdcbbf950;  alias, 1 drivers
v0x571fdcb582b0_0 .net "quad_out", 1 0, v0x571fdcb3e7c0_0;  alias, 1 drivers
v0x571fdcb58350_0 .net "vec_en", 0 0, L_0x7fbc63640f90;  alias, 1 drivers
v0x571fdcb58440_0 .net "vec_microRot_out_start", 0 0, v0x571fdcb4f760_0;  alias, 1 drivers
v0x571fdcb584e0_0 .net "vec_op_vld", 0 0, v0x571fdcb504d0_0;  1 drivers
v0x571fdcb58580_0 .net "vect_stage_enable", 15 0, L_0x571fdcbbda00;  1 drivers
v0x571fdcb58640_0 .net "vect_stage_xin", 351 0, L_0x571fdcbbc630;  1 drivers
v0x571fdcb58720_0 .net "vect_stage_yin", 351 0, L_0x571fdcbbcbd0;  1 drivers
v0x571fdcb58800_0 .net "x_abs", 15 0, v0x571fdcb50f00_0;  1 drivers
v0x571fdcb58910_0 .net/s "x_downscale", 15 0, v0x571fdcb56760_0;  1 drivers
v0x571fdcb589d0_0 .net/s "x_last_stage_out", 21 0, L_0x571fdcba94d0;  1 drivers
v0x571fdcb58ac0_0 .net/s "x_scaled_o", 21 0, v0x571fdcb56f20_0;  1 drivers
v0x571fdcb58bd0_0 .net "x_upscaled", 21 0, L_0x571fdcbbc1c0;  1 drivers
v0x571fdcb58c90_0 .net/s "x_vec_in", 15 0, L_0x7fbc63640fd8;  alias, 1 drivers
v0x571fdcb58d30_0 .net/s "x_vec_out", 15 0, L_0x571fdcbbf7c0;  alias, 1 drivers
v0x571fdcb58df0_0 .net "y_abs", 15 0, v0x571fdcb510d0_0;  1 drivers
v0x571fdcb58f00_0 .net "y_upscaled", 21 0, L_0x571fdcbbc260;  1 drivers
v0x571fdcb58fc0_0 .net/s "y_vec_in", 15 0, L_0x7fbc63641020;  alias, 1 drivers
L_0x571fdcbb83b0 .part L_0x571fdcbbda00, 1, 1;
L_0x571fdcbb84b0 .part L_0x571fdcbbc630, 22, 22;
L_0x571fdcbb85b0 .part L_0x571fdcbbcbd0, 22, 22;
L_0x571fdcbb8850 .part L_0x571fdcbbda00, 2, 1;
L_0x571fdcbb8950 .part L_0x571fdcbbc630, 44, 22;
L_0x571fdcbb89f0 .part L_0x571fdcbbcbd0, 44, 22;
L_0x571fdcbb8c10 .part L_0x571fdcbbda00, 3, 1;
L_0x571fdcbb8ce0 .part L_0x571fdcbbc630, 66, 22;
L_0x571fdcbb8e00 .part L_0x571fdcbbcbd0, 66, 22;
L_0x571fdcbb9070 .part L_0x571fdcbbda00, 4, 1;
L_0x571fdcbb9230 .part L_0x571fdcbbc630, 88, 22;
L_0x571fdcbb9390 .part L_0x571fdcbbcbd0, 88, 22;
L_0x571fdcbb9700 .part L_0x571fdcbbda00, 5, 1;
L_0x571fdcbb97d0 .part L_0x571fdcbbc630, 110, 22;
L_0x571fdcbb9920 .part L_0x571fdcbbcbd0, 110, 22;
L_0x571fdcbb9b20 .part L_0x571fdcbbda00, 6, 1;
L_0x571fdcbb9c80 .part L_0x571fdcbbc630, 132, 22;
L_0x571fdcbb9d50 .part L_0x571fdcbbcbd0, 132, 22;
L_0x571fdcbba060 .part L_0x571fdcbbda00, 7, 1;
L_0x571fdcbba130 .part L_0x571fdcbbc630, 154, 22;
L_0x571fdcbb9e20 .part L_0x571fdcbbcbd0, 154, 22;
L_0x571fdcbba480 .part L_0x571fdcbbda00, 8, 1;
L_0x571fdcbba200 .part L_0x571fdcbbc630, 176, 22;
L_0x571fdcbba640 .part L_0x571fdcbbcbd0, 176, 22;
L_0x571fdcbba8e0 .part L_0x571fdcbbda00, 9, 1;
L_0x571fdcbba9b0 .part L_0x571fdcbbc630, 198, 22;
L_0x571fdcbba710 .part L_0x571fdcbbcbd0, 198, 22;
L_0x571fdcbbad00 .part L_0x571fdcbbda00, 10, 1;
L_0x571fdcbbaa80 .part L_0x571fdcbbc630, 220, 22;
L_0x571fdcbbaec0 .part L_0x571fdcbbcbd0, 220, 22;
L_0x571fdcbbb160 .part L_0x571fdcbbda00, 11, 1;
L_0x571fdcbbb230 .part L_0x571fdcbbc630, 242, 22;
L_0x571fdcbbaf90 .part L_0x571fdcbbcbd0, 242, 22;
L_0x571fdcbbb580 .part L_0x571fdcbbda00, 12, 1;
L_0x571fdcbbb770 .part L_0x571fdcbbc630, 264, 22;
L_0x571fdcbbb840 .part L_0x571fdcbbcbd0, 264, 22;
L_0x571fdcbbbae0 .part L_0x571fdcbbda00, 13, 1;
L_0x571fdcbbbbb0 .part L_0x571fdcbbc630, 286, 22;
L_0x571fdcbbb910 .part L_0x571fdcbbcbd0, 286, 22;
L_0x571fdcbbbf00 .part L_0x571fdcbbda00, 14, 1;
L_0x571fdcbbbc80 .part L_0x571fdcbbc630, 308, 22;
L_0x571fdcbbc120 .part L_0x571fdcbbcbd0, 308, 22;
L_0x571fdcbbc420 .part L_0x7fbc63640fd8, 15, 1;
L_0x571fdcbbc4c0 .part L_0x7fbc63641020, 15, 1;
L_0x571fdcbbca30 .part L_0x571fdcbbda00, 0, 1;
L_0x571fdcbbcb00 .part L_0x571fdcbbc630, 0, 22;
L_0x571fdcbbc560 .part L_0x571fdcbbcbd0, 0, 22;
LS_0x571fdcbbc630_0_0 .concat8 [ 22 22 22 22], L_0x571fdcbbc7e0, v0x571fdcb4f9e0_0, v0x571fdcb3f940_0, v0x571fdcb40b40_0;
LS_0x571fdcbbc630_0_4 .concat8 [ 22 22 22 22], v0x571fdcb41d30_0, v0x571fdcb42f40_0, v0x571fdcb44130_0, v0x571fdcb45320_0;
LS_0x571fdcbbc630_0_8 .concat8 [ 22 22 22 22], v0x571fdcb46510_0, v0x571fdcb47740_0, v0x571fdcb48930_0, v0x571fdcb49b20_0;
LS_0x571fdcbbc630_0_12 .concat8 [ 22 22 22 22], v0x571fdcb4ad10_0, v0x571fdcb4c720_0, v0x571fdcb4d910_0, v0x571fdcb4eb00_0;
L_0x571fdcbbc630 .concat8 [ 88 88 88 88], LS_0x571fdcbbc630_0_0, LS_0x571fdcbbc630_0_4, LS_0x571fdcbbc630_0_8, LS_0x571fdcbbc630_0_12;
LS_0x571fdcbbcbd0_0_0 .concat8 [ 22 22 22 22], L_0x571fdcbbc850, v0x571fdcb4fc80_0, v0x571fdcb3fbe0_0, v0x571fdcb40de0_0;
LS_0x571fdcbbcbd0_0_4 .concat8 [ 22 22 22 22], v0x571fdcb41fd0_0, v0x571fdcb431e0_0, v0x571fdcb443d0_0, v0x571fdcb455c0_0;
LS_0x571fdcbbcbd0_0_8 .concat8 [ 22 22 22 22], v0x571fdcb467b0_0, v0x571fdcb479e0_0, v0x571fdcb48bd0_0, v0x571fdcb49dc0_0;
LS_0x571fdcbbcbd0_0_12 .concat8 [ 22 22 22 22], v0x571fdcb4afb0_0, v0x571fdcb4c9c0_0, v0x571fdcb4dbb0_0, v0x571fdcb4eda0_0;
L_0x571fdcbbcbd0 .concat8 [ 88 88 88 88], LS_0x571fdcbbcbd0_0_0, LS_0x571fdcbbcbd0_0_4, LS_0x571fdcbbcbd0_0_8, LS_0x571fdcbbcbd0_0_12;
LS_0x571fdcbbda00_0_0 .concat8 [ 1 1 1 1], L_0x571fdcbbc770, v0x571fdcb4f4e0_0, v0x571fdcb3f500_0, v0x571fdcb40700_0;
LS_0x571fdcbbda00_0_4 .concat8 [ 1 1 1 1], v0x571fdcb418f0_0, v0x571fdcb42b00_0, v0x571fdcb43cf0_0, v0x571fdcb44ee0_0;
LS_0x571fdcbbda00_0_8 .concat8 [ 1 1 1 1], v0x571fdcb460d0_0, v0x571fdcb47300_0, v0x571fdcb484f0_0, v0x571fdcb496e0_0;
LS_0x571fdcbbda00_0_12 .concat8 [ 1 1 1 1], v0x571fdcb4a8d0_0, v0x571fdcb4bed0_0, v0x571fdcb4d4d0_0, v0x571fdcb4e6c0_0;
L_0x571fdcbbda00 .concat8 [ 4 4 4 4], LS_0x571fdcbbda00_0_0, LS_0x571fdcbbda00_0_4, LS_0x571fdcbbda00_0_8, LS_0x571fdcbbda00_0_12;
L_0x571fdcbbde50 .part L_0x571fdcbbda00, 15, 1;
L_0x571fdcbbdef0 .part L_0x571fdcbbc630, 330, 22;
L_0x571fdcbbe140 .part L_0x571fdcbbcbd0, 330, 22;
LS_0x571fdcbbe1e0_0_0 .concat8 [ 1 1 1 1], v0x571fdcb4f5b0_0, v0x571fdcb3f5d0_0, v0x571fdcb407d0_0, v0x571fdcb419c0_0;
LS_0x571fdcbbe1e0_0_4 .concat8 [ 1 1 1 1], v0x571fdcb42bd0_0, v0x571fdcb43dc0_0, v0x571fdcb44fb0_0, v0x571fdcb461a0_0;
LS_0x571fdcbbe1e0_0_8 .concat8 [ 1 1 1 1], v0x571fdcb473d0_0, v0x571fdcb485c0_0, v0x571fdcb497b0_0, v0x571fdcb4a9a0_0;
LS_0x571fdcbbe1e0_0_12 .concat8 [ 1 1 1 1], v0x571fdcb4bfa0_0, v0x571fdcb4d5a0_0, v0x571fdcb4e790_0, v0x571fdcb50360_0;
L_0x571fdcbbe1e0 .concat8 [ 4 4 4 4], LS_0x571fdcbbe1e0_0_0, LS_0x571fdcbbe1e0_0_4, LS_0x571fdcbbe1e0_0_8, LS_0x571fdcbbe1e0_0_12;
L_0x571fdcbbe650 .part L_0x571fdcbbda00, 1, 15;
L_0x571fdcbbe720 .concat [ 15 1 0 0], L_0x571fdcbbe650, v0x571fdcb504d0_0;
L_0x571fdcbbeaa0 .part L_0x571fdcbbda00, 0, 1;
L_0x571fdcbbeb70 .concat [ 1 1 0 0], L_0x571fdcbbeaa0, L_0x7fbc63640eb8;
L_0x571fdcbbee70 .part L_0x571fdcbbffb0, 0, 1;
S_0x571fdcb3e1d0 .scope module, "Vec_Quad_chk" "vec_quad_check" 13 57, 14 22 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "x_in_MSB";
    .port_info 4 /INPUT 1 "y_in_MSB";
    .port_info 5 /OUTPUT 2 "quad_out";
v0x571fdcb3e490_0 .net *"_ivl_0", 1 0, L_0x571fdcbbc320;  1 drivers
v0x571fdcb3e590_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb3e650_0 .net "enable", 0 0, L_0x7fbc63640f90;  alias, 1 drivers
v0x571fdcb3e720_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb3e7c0_0 .var "quad", 1 0;
v0x571fdcb3e8d0_0 .net "quad_out", 1 0, v0x571fdcb3e7c0_0;  alias, 1 drivers
v0x571fdcb3e9b0_0 .net "x_in_MSB", 0 0, L_0x571fdcbbc420;  1 drivers
v0x571fdcb3ea70_0 .net "y_in_MSB", 0 0, L_0x571fdcbbc4c0;  1 drivers
L_0x571fdcbbc320 .concat [ 1 1 0 0], L_0x571fdcbbc420, L_0x571fdcbbc4c0;
S_0x571fdcb3ec30 .scope generate, "Vec_Stage[1]" "Vec_Stage[1]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb3ee50 .param/l "i" 1 13 111, +C4<01>;
S_0x571fdcb3ef10 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb3ec30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb3b720 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb3b760 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000001>;
v0x571fdcb3f380_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb3f440_0 .net "enable", 0 0, L_0x571fdcbb83b0;  1 drivers
v0x571fdcb3f500_0 .var "enable_next_stage", 0 0;
v0x571fdcb3f5d0_0 .var "micro_rot_o", 0 0;
v0x571fdcb3f690_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb3f780_0 .net/s "x_in", 21 0, L_0x571fdcbb84b0;  1 drivers
v0x571fdcb3f860_0 .net/s "x_out", 21 0, v0x571fdcb3f940_0;  1 drivers
v0x571fdcb3f940_0 .var/s "x_temp_out", 21 0;
v0x571fdcb3fa20_0 .net/s "y_in", 21 0, L_0x571fdcbb85b0;  1 drivers
v0x571fdcb3fb00_0 .net/s "y_out", 21 0, v0x571fdcb3fbe0_0;  1 drivers
v0x571fdcb3fbe0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb3fde0 .scope generate, "Vec_Stage[2]" "Vec_Stage[2]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb3ff90 .param/l "i" 1 13 111, +C4<010>;
S_0x571fdcb40050 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb3fde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb40230 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb40270 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000010>;
v0x571fdcb40580_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb40640_0 .net "enable", 0 0, L_0x571fdcbb8850;  1 drivers
v0x571fdcb40700_0 .var "enable_next_stage", 0 0;
v0x571fdcb407d0_0 .var "micro_rot_o", 0 0;
v0x571fdcb40890_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb40980_0 .net/s "x_in", 21 0, L_0x571fdcbb8950;  1 drivers
v0x571fdcb40a60_0 .net/s "x_out", 21 0, v0x571fdcb40b40_0;  1 drivers
v0x571fdcb40b40_0 .var/s "x_temp_out", 21 0;
v0x571fdcb40c20_0 .net/s "y_in", 21 0, L_0x571fdcbb89f0;  1 drivers
v0x571fdcb40d00_0 .net/s "y_out", 21 0, v0x571fdcb40de0_0;  1 drivers
v0x571fdcb40de0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb40fe0 .scope generate, "Vec_Stage[3]" "Vec_Stage[3]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb41190 .param/l "i" 1 13 111, +C4<011>;
S_0x571fdcb41270 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb40fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb41450 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb41490 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000011>;
v0x571fdcb41770_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb41830_0 .net "enable", 0 0, L_0x571fdcbb8c10;  1 drivers
v0x571fdcb418f0_0 .var "enable_next_stage", 0 0;
v0x571fdcb419c0_0 .var "micro_rot_o", 0 0;
v0x571fdcb41a80_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb41b70_0 .net/s "x_in", 21 0, L_0x571fdcbb8ce0;  1 drivers
v0x571fdcb41c50_0 .net/s "x_out", 21 0, v0x571fdcb41d30_0;  1 drivers
v0x571fdcb41d30_0 .var/s "x_temp_out", 21 0;
v0x571fdcb41e10_0 .net/s "y_in", 21 0, L_0x571fdcbb8e00;  1 drivers
v0x571fdcb41ef0_0 .net/s "y_out", 21 0, v0x571fdcb41fd0_0;  1 drivers
v0x571fdcb41fd0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb421d0 .scope generate, "Vec_Stage[4]" "Vec_Stage[4]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb423d0 .param/l "i" 1 13 111, +C4<0100>;
S_0x571fdcb424b0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb421d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb42690 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb426d0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000100>;
v0x571fdcb42980_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb42a40_0 .net "enable", 0 0, L_0x571fdcbb9070;  1 drivers
v0x571fdcb42b00_0 .var "enable_next_stage", 0 0;
v0x571fdcb42bd0_0 .var "micro_rot_o", 0 0;
v0x571fdcb42c90_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb42d80_0 .net/s "x_in", 21 0, L_0x571fdcbb9230;  1 drivers
v0x571fdcb42e60_0 .net/s "x_out", 21 0, v0x571fdcb42f40_0;  1 drivers
v0x571fdcb42f40_0 .var/s "x_temp_out", 21 0;
v0x571fdcb43020_0 .net/s "y_in", 21 0, L_0x571fdcbb9390;  1 drivers
v0x571fdcb43100_0 .net/s "y_out", 21 0, v0x571fdcb431e0_0;  1 drivers
v0x571fdcb431e0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb433e0 .scope generate, "Vec_Stage[5]" "Vec_Stage[5]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb43590 .param/l "i" 1 13 111, +C4<0101>;
S_0x571fdcb43670 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb433e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb43850 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb43890 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000101>;
v0x571fdcb43b70_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb43c30_0 .net "enable", 0 0, L_0x571fdcbb9700;  1 drivers
v0x571fdcb43cf0_0 .var "enable_next_stage", 0 0;
v0x571fdcb43dc0_0 .var "micro_rot_o", 0 0;
v0x571fdcb43e80_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb43f70_0 .net/s "x_in", 21 0, L_0x571fdcbb97d0;  1 drivers
v0x571fdcb44050_0 .net/s "x_out", 21 0, v0x571fdcb44130_0;  1 drivers
v0x571fdcb44130_0 .var/s "x_temp_out", 21 0;
v0x571fdcb44210_0 .net/s "y_in", 21 0, L_0x571fdcbb9920;  1 drivers
v0x571fdcb442f0_0 .net/s "y_out", 21 0, v0x571fdcb443d0_0;  1 drivers
v0x571fdcb443d0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb445d0 .scope generate, "Vec_Stage[6]" "Vec_Stage[6]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb44780 .param/l "i" 1 13 111, +C4<0110>;
S_0x571fdcb44860 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb445d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb44a40 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb44a80 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000110>;
v0x571fdcb44d60_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb44e20_0 .net "enable", 0 0, L_0x571fdcbb9b20;  1 drivers
v0x571fdcb44ee0_0 .var "enable_next_stage", 0 0;
v0x571fdcb44fb0_0 .var "micro_rot_o", 0 0;
v0x571fdcb45070_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb45160_0 .net/s "x_in", 21 0, L_0x571fdcbb9c80;  1 drivers
v0x571fdcb45240_0 .net/s "x_out", 21 0, v0x571fdcb45320_0;  1 drivers
v0x571fdcb45320_0 .var/s "x_temp_out", 21 0;
v0x571fdcb45400_0 .net/s "y_in", 21 0, L_0x571fdcbb9d50;  1 drivers
v0x571fdcb454e0_0 .net/s "y_out", 21 0, v0x571fdcb455c0_0;  1 drivers
v0x571fdcb455c0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb457c0 .scope generate, "Vec_Stage[7]" "Vec_Stage[7]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb45970 .param/l "i" 1 13 111, +C4<0111>;
S_0x571fdcb45a50 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb457c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb45c30 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb45c70 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000111>;
v0x571fdcb45f50_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb46010_0 .net "enable", 0 0, L_0x571fdcbba060;  1 drivers
v0x571fdcb460d0_0 .var "enable_next_stage", 0 0;
v0x571fdcb461a0_0 .var "micro_rot_o", 0 0;
v0x571fdcb46260_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb46350_0 .net/s "x_in", 21 0, L_0x571fdcbba130;  1 drivers
v0x571fdcb46430_0 .net/s "x_out", 21 0, v0x571fdcb46510_0;  1 drivers
v0x571fdcb46510_0 .var/s "x_temp_out", 21 0;
v0x571fdcb465f0_0 .net/s "y_in", 21 0, L_0x571fdcbb9e20;  1 drivers
v0x571fdcb466d0_0 .net/s "y_out", 21 0, v0x571fdcb467b0_0;  1 drivers
v0x571fdcb467b0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb469b0 .scope generate, "Vec_Stage[8]" "Vec_Stage[8]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb42380 .param/l "i" 1 13 111, +C4<01000>;
S_0x571fdcb46c80 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb469b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb46e60 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb46ea0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001000>;
v0x571fdcb47180_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb47240_0 .net "enable", 0 0, L_0x571fdcbba480;  1 drivers
v0x571fdcb47300_0 .var "enable_next_stage", 0 0;
v0x571fdcb473d0_0 .var "micro_rot_o", 0 0;
v0x571fdcb47490_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb47580_0 .net/s "x_in", 21 0, L_0x571fdcbba200;  1 drivers
v0x571fdcb47660_0 .net/s "x_out", 21 0, v0x571fdcb47740_0;  1 drivers
v0x571fdcb47740_0 .var/s "x_temp_out", 21 0;
v0x571fdcb47820_0 .net/s "y_in", 21 0, L_0x571fdcbba640;  1 drivers
v0x571fdcb47900_0 .net/s "y_out", 21 0, v0x571fdcb479e0_0;  1 drivers
v0x571fdcb479e0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb47be0 .scope generate, "Vec_Stage[9]" "Vec_Stage[9]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb47d90 .param/l "i" 1 13 111, +C4<01001>;
S_0x571fdcb47e70 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb47be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb48050 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb48090 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001001>;
v0x571fdcb48370_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb48430_0 .net "enable", 0 0, L_0x571fdcbba8e0;  1 drivers
v0x571fdcb484f0_0 .var "enable_next_stage", 0 0;
v0x571fdcb485c0_0 .var "micro_rot_o", 0 0;
v0x571fdcb48680_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb48770_0 .net/s "x_in", 21 0, L_0x571fdcbba9b0;  1 drivers
v0x571fdcb48850_0 .net/s "x_out", 21 0, v0x571fdcb48930_0;  1 drivers
v0x571fdcb48930_0 .var/s "x_temp_out", 21 0;
v0x571fdcb48a10_0 .net/s "y_in", 21 0, L_0x571fdcbba710;  1 drivers
v0x571fdcb48af0_0 .net/s "y_out", 21 0, v0x571fdcb48bd0_0;  1 drivers
v0x571fdcb48bd0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb48dd0 .scope generate, "Vec_Stage[10]" "Vec_Stage[10]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb48f80 .param/l "i" 1 13 111, +C4<01010>;
S_0x571fdcb49060 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb48dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb49240 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb49280 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001010>;
v0x571fdcb49560_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb49620_0 .net "enable", 0 0, L_0x571fdcbbad00;  1 drivers
v0x571fdcb496e0_0 .var "enable_next_stage", 0 0;
v0x571fdcb497b0_0 .var "micro_rot_o", 0 0;
v0x571fdcb49870_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb49960_0 .net/s "x_in", 21 0, L_0x571fdcbbaa80;  1 drivers
v0x571fdcb49a40_0 .net/s "x_out", 21 0, v0x571fdcb49b20_0;  1 drivers
v0x571fdcb49b20_0 .var/s "x_temp_out", 21 0;
v0x571fdcb49c00_0 .net/s "y_in", 21 0, L_0x571fdcbbaec0;  1 drivers
v0x571fdcb49ce0_0 .net/s "y_out", 21 0, v0x571fdcb49dc0_0;  1 drivers
v0x571fdcb49dc0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb49fc0 .scope generate, "Vec_Stage[11]" "Vec_Stage[11]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb4a170 .param/l "i" 1 13 111, +C4<01011>;
S_0x571fdcb4a250 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb49fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb4a430 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb4a470 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001011>;
v0x571fdcb4a750_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb4a810_0 .net "enable", 0 0, L_0x571fdcbbb160;  1 drivers
v0x571fdcb4a8d0_0 .var "enable_next_stage", 0 0;
v0x571fdcb4a9a0_0 .var "micro_rot_o", 0 0;
v0x571fdcb4aa60_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb4ab50_0 .net/s "x_in", 21 0, L_0x571fdcbbb230;  1 drivers
v0x571fdcb4ac30_0 .net/s "x_out", 21 0, v0x571fdcb4ad10_0;  1 drivers
v0x571fdcb4ad10_0 .var/s "x_temp_out", 21 0;
v0x571fdcb4adf0_0 .net/s "y_in", 21 0, L_0x571fdcbbaf90;  1 drivers
v0x571fdcb4aed0_0 .net/s "y_out", 21 0, v0x571fdcb4afb0_0;  1 drivers
v0x571fdcb4afb0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb4b1b0 .scope generate, "Vec_Stage[12]" "Vec_Stage[12]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb4b360 .param/l "i" 1 13 111, +C4<01100>;
S_0x571fdcb4b440 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb4b1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb4b620 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb4b660 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001100>;
v0x571fdcb4b940_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb4be10_0 .net "enable", 0 0, L_0x571fdcbbb580;  1 drivers
v0x571fdcb4bed0_0 .var "enable_next_stage", 0 0;
v0x571fdcb4bfa0_0 .var "micro_rot_o", 0 0;
v0x571fdcb4c060_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb4c560_0 .net/s "x_in", 21 0, L_0x571fdcbbb770;  1 drivers
v0x571fdcb4c640_0 .net/s "x_out", 21 0, v0x571fdcb4c720_0;  1 drivers
v0x571fdcb4c720_0 .var/s "x_temp_out", 21 0;
v0x571fdcb4c800_0 .net/s "y_in", 21 0, L_0x571fdcbbb840;  1 drivers
v0x571fdcb4c8e0_0 .net/s "y_out", 21 0, v0x571fdcb4c9c0_0;  1 drivers
v0x571fdcb4c9c0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb4cbc0 .scope generate, "Vec_Stage[13]" "Vec_Stage[13]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb4cd70 .param/l "i" 1 13 111, +C4<01101>;
S_0x571fdcb4ce50 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb4cbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb4d030 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb4d070 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001101>;
v0x571fdcb4d350_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb4d410_0 .net "enable", 0 0, L_0x571fdcbbbae0;  1 drivers
v0x571fdcb4d4d0_0 .var "enable_next_stage", 0 0;
v0x571fdcb4d5a0_0 .var "micro_rot_o", 0 0;
v0x571fdcb4d660_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb4d750_0 .net/s "x_in", 21 0, L_0x571fdcbbbbb0;  1 drivers
v0x571fdcb4d830_0 .net/s "x_out", 21 0, v0x571fdcb4d910_0;  1 drivers
v0x571fdcb4d910_0 .var/s "x_temp_out", 21 0;
v0x571fdcb4d9f0_0 .net/s "y_in", 21 0, L_0x571fdcbbb910;  1 drivers
v0x571fdcb4dad0_0 .net/s "y_out", 21 0, v0x571fdcb4dbb0_0;  1 drivers
v0x571fdcb4dbb0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb4ddb0 .scope generate, "Vec_Stage[14]" "Vec_Stage[14]" 13 111, 13 111 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
P_0x571fdcb4df60 .param/l "i" 1 13 111, +C4<01110>;
S_0x571fdcb4e040 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x571fdcb4ddb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x571fdcb4e220 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb4e260 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001110>;
v0x571fdcb4e540_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb4e600_0 .net "enable", 0 0, L_0x571fdcbbbf00;  1 drivers
v0x571fdcb4e6c0_0 .var "enable_next_stage", 0 0;
v0x571fdcb4e790_0 .var "micro_rot_o", 0 0;
v0x571fdcb4e850_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb4e940_0 .net/s "x_in", 21 0, L_0x571fdcbbbc80;  1 drivers
v0x571fdcb4ea20_0 .net/s "x_out", 21 0, v0x571fdcb4eb00_0;  1 drivers
v0x571fdcb4eb00_0 .var/s "x_temp_out", 21 0;
v0x571fdcb4ebe0_0 .net/s "y_in", 21 0, L_0x571fdcbbc120;  1 drivers
v0x571fdcb4ecc0_0 .net/s "y_out", 21 0, v0x571fdcb4eda0_0;  1 drivers
v0x571fdcb4eda0_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb4efa0 .scope module, "Vec_Stage_0" "vec_block_first_stage" 13 96, 16 22 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
    .port_info 9 /OUTPUT 1 "vec_microRot_out_start";
P_0x571fdcb4f130 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000010110>;
v0x571fdcb4f360_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb4f420_0 .net "enable", 0 0, L_0x571fdcbbca30;  1 drivers
v0x571fdcb4f4e0_0 .var "enable_next_stage", 0 0;
v0x571fdcb4f5b0_0 .var "micro_rot_o", 0 0;
v0x571fdcb4f670_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb4f760_0 .var "vec_microRot_out_start", 0 0;
v0x571fdcb4f820_0 .net/s "x_in", 21 0, L_0x571fdcbbcb00;  1 drivers
v0x571fdcb4f900_0 .net/s "x_out", 21 0, v0x571fdcb4f9e0_0;  1 drivers
v0x571fdcb4f9e0_0 .var/s "x_temp_out", 21 0;
v0x571fdcb4fac0_0 .net/s "y_in", 21 0, L_0x571fdcbbc560;  1 drivers
v0x571fdcb4fba0_0 .net/s "y_out", 21 0, v0x571fdcb4fc80_0;  1 drivers
v0x571fdcb4fc80_0 .var/s "y_temp_out", 21 0;
S_0x571fdcb4fea0 .scope module, "Vec_Stage_Last" "vec_block_last_stage" 13 132, 17 22 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 1 "micro_rot_o";
    .port_info 7 /OUTPUT 1 "op_valid";
P_0x571fdcb46b60 .param/l "CORDIC_WIDTH" 0 17 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb46ba0 .param/l "MICRO_ROT_STAGE" 0 17 24, +C4<000000000000000000000000000001111>;
L_0x571fdcba94d0 .functor BUFZ 22, v0x571fdcb507a0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0x571fdcb501e0_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb502a0_0 .net "enable", 0 0, L_0x571fdcbbde50;  1 drivers
v0x571fdcb50360_0 .var "micro_rot_o", 0 0;
v0x571fdcb50430_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb504d0_0 .var "op_valid", 0 0;
v0x571fdcb505e0_0 .net/s "x_in", 21 0, L_0x571fdcbbdef0;  1 drivers
v0x571fdcb506c0_0 .net/s "x_out", 21 0, L_0x571fdcba94d0;  alias, 1 drivers
v0x571fdcb507a0_0 .var/s "x_temp_out", 21 0;
v0x571fdcb50880_0 .net/s "y_in", 21 0, L_0x571fdcbbe140;  1 drivers
S_0x571fdcb50a60 .scope module, "abs" "absolute_value" 13 68, 18 22 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "y_out";
P_0x571fdcb50bf0 .param/l "DATA_WIDTH" 0 18 23, +C4<00000000000000000000000000010000>;
v0x571fdcb50e00_0 .net/s "x_in", 15 0, L_0x7fbc63640fd8;  alias, 1 drivers
v0x571fdcb50f00_0 .var "x_out", 15 0;
v0x571fdcb50fe0_0 .net/s "y_in", 15 0, L_0x7fbc63641020;  alias, 1 drivers
v0x571fdcb510d0_0 .var "y_out", 15 0;
E_0x571fdcb3e3b0 .event anyedge, v0x571fdcb50e00_0, v0x571fdcb50fe0_0;
S_0x571fdcb51260 .scope module, "angle_calculation" "vec_angle_calc" 13 176, 19 22 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "enable_in";
    .port_info 3 /INPUT 16 "micro_rot_dir_in";
    .port_info 4 /INPUT 2 "quad_in";
    .port_info 5 /INPUT 1 "quad_vld_in";
    .port_info 6 /OUTPUT 16 "angle_out";
P_0x571fdcb50c90 .param/l "ANGLE_WIDTH" 0 19 23, +C4<00000000000000000000000000010000>;
P_0x571fdcb50cd0 .param/l "CORDIC_STAGES" 0 19 24, +C4<00000000000000000000000000010000>;
L_0x571fdcbbf120 .functor AND 1, L_0x571fdcbbef60, L_0x571fdcbbf080, C4<1>, C4<1>;
L_0x571fdcbbf300 .functor NOT 16, L_0x571fdcbbf540, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x571fdcb53cb0_0 .net *"_ivl_1", 0 0, L_0x571fdcbbef60;  1 drivers
v0x571fdcb53d90_0 .net *"_ivl_12", 15 0, L_0x571fdcbbf3a0;  1 drivers
v0x571fdcb53e70_0 .net *"_ivl_16", 15 0, L_0x571fdcbbf300;  1 drivers
L_0x7fbc63640f48 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x571fdcb53f30_0 .net/2u *"_ivl_18", 15 0, L_0x7fbc63640f48;  1 drivers
v0x571fdcb54010_0 .net *"_ivl_3", 0 0, L_0x571fdcbbf080;  1 drivers
v0x571fdcb54140_0 .net *"_ivl_5", 0 0, L_0x571fdcbbf120;  1 drivers
v0x571fdcb54200_0 .net *"_ivl_8", 15 0, L_0x571fdcbbf260;  1 drivers
v0x571fdcb542e0_0 .net/s "angle_final", 15 0, L_0x571fdcbbf540;  1 drivers
v0x571fdcb543c0_0 .net/s "angle_final_neg", 15 0, L_0x571fdcbbf720;  1 drivers
v0x571fdcb54530_0 .var/s "angle_out", 15 0;
v0x571fdcb54610 .array/s "angle_temp", 0 14, 15 0;
v0x571fdcb54930 .array "atan", 0 15, 15 0;
v0x571fdcb54c80_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb54d20_0 .net "enable_in", 15 0, L_0x571fdcbbff00;  alias, 1 drivers
v0x571fdcb54e00_0 .var/i "k", 31 0;
v0x571fdcb54ee0_0 .net "micro_rot_dir_in", 15 0, L_0x571fdcbbe1e0;  alias, 1 drivers
v0x571fdcb54fc0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb55170_0 .net "quad_in", 1 0, v0x571fdcb3e7c0_0;  alias, 1 drivers
v0x571fdcb55230 .array "quad_r", 0 15, 1 0;
v0x571fdcb552d0_0 .net "quad_vld_in", 0 0, L_0x571fdcbbee70;  alias, 1 drivers
L_0x571fdcbbef60 .part L_0x571fdcbbff00, 15, 1;
L_0x571fdcbbf080 .part L_0x571fdcbbe1e0, 15, 1;
v0x571fdcb54610_14 .array/port v0x571fdcb54610, 14;
v0x571fdcb54930_15 .array/port v0x571fdcb54930, 15;
L_0x571fdcbbf260 .arith/sub 16, v0x571fdcb54610_14, v0x571fdcb54930_15;
L_0x571fdcbbf3a0 .arith/sum 16, v0x571fdcb54610_14, v0x571fdcb54930_15;
L_0x571fdcbbf540 .functor MUXZ 16, L_0x571fdcbbf3a0, L_0x571fdcbbf260, L_0x571fdcbbf120, C4<>;
L_0x571fdcbbf720 .arith/sum 16, L_0x571fdcbbf300, L_0x7fbc63640f48;
S_0x571fdcb515e0 .scope generate, "CVM_angle_acc[1]" "CVM_angle_acc[1]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb51800 .param/l "i" 1 19 76, +C4<01>;
S_0x571fdcb518e0 .scope generate, "CVM_angle_acc[2]" "CVM_angle_acc[2]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb51ae0 .param/l "i" 1 19 76, +C4<010>;
S_0x571fdcb51ba0 .scope generate, "CVM_angle_acc[3]" "CVM_angle_acc[3]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb51db0 .param/l "i" 1 19 76, +C4<011>;
S_0x571fdcb51e70 .scope generate, "CVM_angle_acc[4]" "CVM_angle_acc[4]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb52050 .param/l "i" 1 19 76, +C4<0100>;
S_0x571fdcb52130 .scope generate, "CVM_angle_acc[5]" "CVM_angle_acc[5]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb52360 .param/l "i" 1 19 76, +C4<0101>;
S_0x571fdcb52440 .scope generate, "CVM_angle_acc[6]" "CVM_angle_acc[6]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb52620 .param/l "i" 1 19 76, +C4<0110>;
S_0x571fdcb52700 .scope generate, "CVM_angle_acc[7]" "CVM_angle_acc[7]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb528e0 .param/l "i" 1 19 76, +C4<0111>;
S_0x571fdcb529c0 .scope generate, "CVM_angle_acc[8]" "CVM_angle_acc[8]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb52ba0 .param/l "i" 1 19 76, +C4<01000>;
S_0x571fdcb52c80 .scope generate, "CVM_angle_acc[9]" "CVM_angle_acc[9]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb52310 .param/l "i" 1 19 76, +C4<01001>;
S_0x571fdcb52ef0 .scope generate, "CVM_angle_acc[10]" "CVM_angle_acc[10]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb530d0 .param/l "i" 1 19 76, +C4<01010>;
S_0x571fdcb531b0 .scope generate, "CVM_angle_acc[11]" "CVM_angle_acc[11]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb53390 .param/l "i" 1 19 76, +C4<01011>;
S_0x571fdcb53470 .scope generate, "CVM_angle_acc[12]" "CVM_angle_acc[12]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb53650 .param/l "i" 1 19 76, +C4<01100>;
S_0x571fdcb53730 .scope generate, "CVM_angle_acc[13]" "CVM_angle_acc[13]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb53910 .param/l "i" 1 19 76, +C4<01101>;
S_0x571fdcb539f0 .scope generate, "CVM_angle_acc[14]" "CVM_angle_acc[14]" 19 76, 19 76 0, S_0x571fdcb51260;
 .timescale -9 -12;
P_0x571fdcb53bd0 .param/l "i" 1 19 76, +C4<01110>;
S_0x571fdcb554b0 .scope module, "ip_up" "ip_upscale" 13 78, 9 21 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x571fdcb54460 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb544a0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x7fbc63640de0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb55880_0 .net/2u *"_ivl_0", 5 0, L_0x7fbc63640de0;  1 drivers
L_0x7fbc63640e28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x571fdcb55980_0 .net/2u *"_ivl_4", 5 0, L_0x7fbc63640e28;  1 drivers
v0x571fdcb55a60_0 .net "enable", 0 0, L_0x7fbc63640f90;  alias, 1 drivers
v0x571fdcb55b60_0 .net "x_in", 15 0, v0x571fdcb50f00_0;  alias, 1 drivers
v0x571fdcb55c30_0 .net "x_out", 21 0, L_0x571fdcbbc1c0;  alias, 1 drivers
v0x571fdcb55d20_0 .net "y_in", 15 0, v0x571fdcb510d0_0;  alias, 1 drivers
v0x571fdcb55de0_0 .net "y_out", 21 0, L_0x571fdcbbc260;  alias, 1 drivers
L_0x571fdcbbc1c0 .concat [ 6 16 0 0], L_0x7fbc63640de0, v0x571fdcb50f00_0;
L_0x571fdcbbc260 .concat [ 6 16 0 0], L_0x7fbc63640e28, v0x571fdcb510d0_0;
S_0x571fdcb55f70 .scope module, "op_down" "vec_op_downscale" 13 154, 20 22 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /OUTPUT 16 "x_out";
    .port_info 5 /OUTPUT 1 "op_vld";
P_0x571fdcb55690 .param/l "CORDIC_WIDTH" 0 20 23, +C4<00000000000000000000000000010110>;
P_0x571fdcb556d0 .param/l "DATA_WIDTH" 0 20 24, +C4<00000000000000000000000000010000>;
v0x571fdcb56350_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb56410_0 .net "enable", 0 0, v0x571fdcb504d0_0;  alias, 1 drivers
v0x571fdcb56500_0 .var "enable_r", 0 0;
v0x571fdcb565d0_0 .net "nreset", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb56670_0 .net "op_vld", 0 0, v0x571fdcb56500_0;  alias, 1 drivers
v0x571fdcb56760_0 .var/s "x_downscaled", 15 0;
v0x571fdcb56820_0 .net/s "x_in", 21 0, v0x571fdcb56f20_0;  alias, 1 drivers
v0x571fdcb56900_0 .net/s "x_out", 15 0, v0x571fdcb56760_0;  alias, 1 drivers
S_0x571fdcb56ae0 .scope module, "scaling" "vec_scaling" 13 145, 21 21 0, S_0x571fdcb3dcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 22 "scale_out";
P_0x571fdcb56cc0 .param/l "CORDIC_WIDTH" 0 21 22, +C4<00000000000000000000000000010110>;
v0x571fdcb56e10_0 .net "en", 0 0, v0x571fdcb504d0_0;  alias, 1 drivers
v0x571fdcb56f20_0 .var/s "scale_out", 21 0;
v0x571fdcb56fe0_0 .net/s "x_in", 21 0, L_0x571fdcba94d0;  alias, 1 drivers
E_0x571fdcb515a0 .event anyedge, v0x571fdcb504d0_0, v0x571fdcb506c0_0;
S_0x571fdcb59230 .scope generate, "genblk_CRM_microRot[0]" "genblk_CRM_microRot[0]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb59460 .param/l "i" 1 3 86, +C4<00>;
v0x571fdcb59520_0 .net *"_ivl_10", 0 0, L_0x571fdcba54a0;  1 drivers
L_0x7fbc636410f8 .functor BUFT 1, C4<x1>, C4<0>, C4<0>, C4<0>;
v0x571fdcb59600_0 .net *"_ivl_2", 1 0, L_0x7fbc636410f8;  1 drivers
L_0x7fbc636408d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb596e0_0 .net/2u *"_ivl_4", 1 0, L_0x7fbc636408d0;  1 drivers
v0x571fdcb597d0_0 .net *"_ivl_6", 0 0, L_0x571fdcba5270;  1 drivers
v0x571fdcb59890_0 .net *"_ivl_8", 0 0, L_0x571fdcba5360;  1 drivers
v0x571fdcb599c0_0 .net *"_ivl_9", 0 0, L_0x571fdcba5400;  1 drivers
L_0x571fdcba5270 .cmp/ne 2, L_0x7fbc636410f8, L_0x7fbc636408d0;
L_0x571fdcba54a0 .functor MUXZ 1, L_0x571fdcba5400, L_0x571fdcba5360, L_0x571fdcba5270, C4<>;
S_0x571fdcb59aa0 .scope generate, "genblk_CRM_microRot[1]" "genblk_CRM_microRot[1]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb59ca0 .param/l "i" 1 3 86, +C4<01>;
v0x571fdcb59d80_0 .net *"_ivl_0", 0 0, L_0x571fdcba5630;  1 drivers
v0x571fdcb59e60_0 .net *"_ivl_1", 1 0, L_0x571fdcba56d0;  1 drivers
L_0x7fbc63640918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb59f40_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640918;  1 drivers
v0x571fdcb5a000_0 .net *"_ivl_5", 0 0, L_0x571fdcb6c110;  1 drivers
v0x571fdcb5a0c0_0 .net *"_ivl_7", 0 0, L_0x571fdcba58a0;  1 drivers
v0x571fdcb5a1f0_0 .net *"_ivl_8", 0 0, L_0x571fdcba5990;  1 drivers
v0x571fdcb5a2d0_0 .net *"_ivl_9", 0 0, L_0x571fdcba5ac0;  1 drivers
L_0x571fdcba56d0 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba5630;
L_0x571fdcb6c110 .cmp/ne 2, L_0x571fdcba56d0, L_0x7fbc63640918;
L_0x571fdcba5ac0 .functor MUXZ 1, L_0x571fdcba5990, L_0x571fdcba58a0, L_0x571fdcb6c110, C4<>;
S_0x571fdcb5a3b0 .scope generate, "genblk_CRM_microRot[2]" "genblk_CRM_microRot[2]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5a600 .param/l "i" 1 3 86, +C4<010>;
v0x571fdcb5a6e0_0 .net *"_ivl_0", 0 0, L_0x571fdcba5c00;  1 drivers
v0x571fdcb5a7c0_0 .net *"_ivl_1", 1 0, L_0x571fdcba5cf0;  1 drivers
L_0x7fbc63640960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5a8a0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640960;  1 drivers
v0x571fdcb5a960_0 .net *"_ivl_5", 0 0, L_0x571fdcba5de0;  1 drivers
v0x571fdcb5aa20_0 .net *"_ivl_7", 0 0, L_0x571fdcba5f20;  1 drivers
v0x571fdcb5ab50_0 .net *"_ivl_8", 0 0, L_0x571fdcba5fc0;  1 drivers
v0x571fdcb5ac30_0 .net *"_ivl_9", 0 0, L_0x571fdcba60b0;  1 drivers
L_0x571fdcba5cf0 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba5c00;
L_0x571fdcba5de0 .cmp/ne 2, L_0x571fdcba5cf0, L_0x7fbc63640960;
L_0x571fdcba60b0 .functor MUXZ 1, L_0x571fdcba5fc0, L_0x571fdcba5f20, L_0x571fdcba5de0, C4<>;
S_0x571fdcb5ad10 .scope generate, "genblk_CRM_microRot[3]" "genblk_CRM_microRot[3]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5af10 .param/l "i" 1 3 86, +C4<011>;
v0x571fdcb5aff0_0 .net *"_ivl_0", 0 0, L_0x571fdcba6240;  1 drivers
v0x571fdcb5b0d0_0 .net *"_ivl_1", 1 0, L_0x571fdcba62e0;  1 drivers
L_0x7fbc636409a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5b1b0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc636409a8;  1 drivers
v0x571fdcb5b270_0 .net *"_ivl_5", 0 0, L_0x571fdcba63d0;  1 drivers
v0x571fdcb5b330_0 .net *"_ivl_7", 0 0, L_0x571fdcba6510;  1 drivers
v0x571fdcb5b460_0 .net *"_ivl_8", 0 0, L_0x571fdcba6640;  1 drivers
v0x571fdcb5b540_0 .net *"_ivl_9", 0 0, L_0x571fdcba66e0;  1 drivers
L_0x571fdcba62e0 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba6240;
L_0x571fdcba63d0 .cmp/ne 2, L_0x571fdcba62e0, L_0x7fbc636409a8;
L_0x571fdcba66e0 .functor MUXZ 1, L_0x571fdcba6640, L_0x571fdcba6510, L_0x571fdcba63d0, C4<>;
S_0x571fdcb5b620 .scope generate, "genblk_CRM_microRot[4]" "genblk_CRM_microRot[4]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5b820 .param/l "i" 1 3 86, +C4<0100>;
v0x571fdcb5b900_0 .net *"_ivl_0", 0 0, L_0x571fdcba6800;  1 drivers
v0x571fdcb5b9e0_0 .net *"_ivl_1", 1 0, L_0x571fdcba69a0;  1 drivers
L_0x7fbc636409f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5bac0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc636409f0;  1 drivers
v0x571fdcb5bb80_0 .net *"_ivl_5", 0 0, L_0x571fdcba6a40;  1 drivers
v0x571fdcb5bc40_0 .net *"_ivl_7", 0 0, L_0x571fdcba6b80;  1 drivers
v0x571fdcb5bd70_0 .net *"_ivl_8", 0 0, L_0x571fdcba6c20;  1 drivers
v0x571fdcb5be50_0 .net *"_ivl_9", 0 0, L_0x571fdcba6d40;  1 drivers
L_0x571fdcba69a0 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba6800;
L_0x571fdcba6a40 .cmp/ne 2, L_0x571fdcba69a0, L_0x7fbc636409f0;
L_0x571fdcba6d40 .functor MUXZ 1, L_0x571fdcba6c20, L_0x571fdcba6b80, L_0x571fdcba6a40, C4<>;
S_0x571fdcb5bf30 .scope generate, "genblk_CRM_microRot[5]" "genblk_CRM_microRot[5]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5c130 .param/l "i" 1 3 86, +C4<0101>;
v0x571fdcb5c210_0 .net *"_ivl_0", 0 0, L_0x571fdcba6f00;  1 drivers
v0x571fdcb5c2f0_0 .net *"_ivl_1", 1 0, L_0x571fdcba6fa0;  1 drivers
L_0x7fbc63640a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5c3d0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640a38;  1 drivers
v0x571fdcb5c490_0 .net *"_ivl_5", 0 0, L_0x571fdcba7090;  1 drivers
v0x571fdcb5c550_0 .net *"_ivl_7", 0 0, L_0x571fdcba71d0;  1 drivers
v0x571fdcb5c680_0 .net *"_ivl_8", 0 0, L_0x571fdcba7300;  1 drivers
v0x571fdcb5c760_0 .net *"_ivl_9", 0 0, L_0x571fdcba73a0;  1 drivers
L_0x571fdcba6fa0 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba6f00;
L_0x571fdcba7090 .cmp/ne 2, L_0x571fdcba6fa0, L_0x7fbc63640a38;
L_0x571fdcba73a0 .functor MUXZ 1, L_0x571fdcba7300, L_0x571fdcba71d0, L_0x571fdcba7090, C4<>;
S_0x571fdcb5c840 .scope generate, "genblk_CRM_microRot[6]" "genblk_CRM_microRot[6]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5a5b0 .param/l "i" 1 3 86, +C4<0110>;
v0x571fdcb5cad0_0 .net *"_ivl_0", 0 0, L_0x571fdcba7560;  1 drivers
v0x571fdcb5cbb0_0 .net *"_ivl_1", 1 0, L_0x571fdcba76a0;  1 drivers
L_0x7fbc63640a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5cc90_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640a80;  1 drivers
v0x571fdcb5cd50_0 .net *"_ivl_5", 0 0, L_0x571fdcba7790;  1 drivers
v0x571fdcb5ce10_0 .net *"_ivl_7", 0 0, L_0x571fdcba78d0;  1 drivers
v0x571fdcb5cf40_0 .net *"_ivl_8", 0 0, L_0x571fdcba7970;  1 drivers
v0x571fdcb5d020_0 .net *"_ivl_9", 0 0, L_0x571fdcba7600;  1 drivers
L_0x571fdcba76a0 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba7560;
L_0x571fdcba7790 .cmp/ne 2, L_0x571fdcba76a0, L_0x7fbc63640a80;
L_0x571fdcba7600 .functor MUXZ 1, L_0x571fdcba7970, L_0x571fdcba78d0, L_0x571fdcba7790, C4<>;
S_0x571fdcb5d100 .scope generate, "genblk_CRM_microRot[7]" "genblk_CRM_microRot[7]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5d300 .param/l "i" 1 3 86, +C4<0111>;
v0x571fdcb5d3e0_0 .net *"_ivl_0", 0 0, L_0x571fdcba7be0;  1 drivers
v0x571fdcb5d4c0_0 .net *"_ivl_1", 1 0, L_0x571fdcba7c80;  1 drivers
L_0x7fbc63640ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5d5a0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640ac8;  1 drivers
v0x571fdcb5d660_0 .net *"_ivl_5", 0 0, L_0x571fdcba7d70;  1 drivers
v0x571fdcb5d720_0 .net *"_ivl_7", 0 0, L_0x571fdcba7eb0;  1 drivers
v0x571fdcb5d850_0 .net *"_ivl_8", 0 0, L_0x571fdcba7a10;  1 drivers
v0x571fdcb5d930_0 .net *"_ivl_9", 0 0, L_0x571fdcba8010;  1 drivers
L_0x571fdcba7c80 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba7be0;
L_0x571fdcba7d70 .cmp/ne 2, L_0x571fdcba7c80, L_0x7fbc63640ac8;
L_0x571fdcba8010 .functor MUXZ 1, L_0x571fdcba7a10, L_0x571fdcba7eb0, L_0x571fdcba7d70, C4<>;
S_0x571fdcb5da10 .scope generate, "genblk_CRM_microRot[8]" "genblk_CRM_microRot[8]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5dc10 .param/l "i" 1 3 86, +C4<01000>;
v0x571fdcb5dcf0_0 .net *"_ivl_0", 0 0, L_0x571fdcba81d0;  1 drivers
v0x571fdcb5ddd0_0 .net *"_ivl_1", 1 0, L_0x571fdcba7f50;  1 drivers
L_0x7fbc63640b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5deb0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640b10;  1 drivers
v0x571fdcb5df70_0 .net *"_ivl_5", 0 0, L_0x571fdcba8390;  1 drivers
v0x571fdcb5e030_0 .net *"_ivl_7", 0 0, L_0x571fdcba84d0;  1 drivers
v0x571fdcb5e160_0 .net *"_ivl_8", 0 0, L_0x571fdcba8570;  1 drivers
v0x571fdcb5e240_0 .net *"_ivl_9", 0 0, L_0x571fdcba86f0;  1 drivers
L_0x571fdcba7f50 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba81d0;
L_0x571fdcba8390 .cmp/ne 2, L_0x571fdcba7f50, L_0x7fbc63640b10;
L_0x571fdcba86f0 .functor MUXZ 1, L_0x571fdcba8570, L_0x571fdcba84d0, L_0x571fdcba8390, C4<>;
S_0x571fdcb5e320 .scope generate, "genblk_CRM_microRot[9]" "genblk_CRM_microRot[9]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5e520 .param/l "i" 1 3 86, +C4<01001>;
v0x571fdcb5e600_0 .net *"_ivl_0", 0 0, L_0x571fdcba88b0;  1 drivers
v0x571fdcb5e6e0_0 .net *"_ivl_1", 1 0, L_0x571fdcba8950;  1 drivers
L_0x7fbc63640b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5e7c0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640b58;  1 drivers
v0x571fdcb5e880_0 .net *"_ivl_5", 0 0, L_0x571fdcba8a40;  1 drivers
v0x571fdcb5e940_0 .net *"_ivl_7", 0 0, L_0x571fdcba8b80;  1 drivers
v0x571fdcb5ea70_0 .net *"_ivl_8", 0 0, L_0x571fdcba8d10;  1 drivers
v0x571fdcb5eb50_0 .net *"_ivl_9", 0 0, L_0x571fdcba8db0;  1 drivers
L_0x571fdcba8950 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba88b0;
L_0x571fdcba8a40 .cmp/ne 2, L_0x571fdcba8950, L_0x7fbc63640b58;
L_0x571fdcba8db0 .functor MUXZ 1, L_0x571fdcba8d10, L_0x571fdcba8b80, L_0x571fdcba8a40, C4<>;
S_0x571fdcb5ec30 .scope generate, "genblk_CRM_microRot[10]" "genblk_CRM_microRot[10]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5ee30 .param/l "i" 1 3 86, +C4<01010>;
v0x571fdcb5ef10_0 .net *"_ivl_0", 0 0, L_0x571fdcba8f70;  1 drivers
v0x571fdcb5eff0_0 .net *"_ivl_1", 1 0, L_0x571fdcba9110;  1 drivers
L_0x7fbc63640ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5f0d0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640ba0;  1 drivers
v0x571fdcb5f190_0 .net *"_ivl_5", 0 0, L_0x571fdcba9200;  1 drivers
v0x571fdcb5f250_0 .net *"_ivl_7", 0 0, L_0x571fdcba9340;  1 drivers
v0x571fdcb5f380_0 .net *"_ivl_8", 0 0, L_0x571fdcba93e0;  1 drivers
v0x571fdcb5f460_0 .net *"_ivl_9", 0 0, L_0x571fdcba9590;  1 drivers
L_0x571fdcba9110 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba8f70;
L_0x571fdcba9200 .cmp/ne 2, L_0x571fdcba9110, L_0x7fbc63640ba0;
L_0x571fdcba9590 .functor MUXZ 1, L_0x571fdcba93e0, L_0x571fdcba9340, L_0x571fdcba9200, C4<>;
S_0x571fdcb5f540 .scope generate, "genblk_CRM_microRot[11]" "genblk_CRM_microRot[11]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb5f740 .param/l "i" 1 3 86, +C4<01011>;
v0x571fdcb5f820_0 .net *"_ivl_0", 0 0, L_0x571fdcba9750;  1 drivers
v0x571fdcb5f900_0 .net *"_ivl_1", 1 0, L_0x571fdcba97f0;  1 drivers
L_0x7fbc63640be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb5f9e0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640be8;  1 drivers
v0x571fdcb5faa0_0 .net *"_ivl_5", 0 0, L_0x571fdcba98e0;  1 drivers
v0x571fdcb5fb60_0 .net *"_ivl_7", 0 0, L_0x571fdcba9a20;  1 drivers
v0x571fdcb5fc90_0 .net *"_ivl_8", 0 0, L_0x571fdcba9be0;  1 drivers
v0x571fdcb5fd70_0 .net *"_ivl_9", 0 0, L_0x571fdcba9c80;  1 drivers
L_0x571fdcba97f0 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba9750;
L_0x571fdcba98e0 .cmp/ne 2, L_0x571fdcba97f0, L_0x7fbc63640be8;
L_0x571fdcba9c80 .functor MUXZ 1, L_0x571fdcba9be0, L_0x571fdcba9a20, L_0x571fdcba98e0, C4<>;
S_0x571fdcb5fe50 .scope generate, "genblk_CRM_microRot[12]" "genblk_CRM_microRot[12]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb60050 .param/l "i" 1 3 86, +C4<01100>;
v0x571fdcb60130_0 .net *"_ivl_0", 0 0, L_0x571fdcba9e40;  1 drivers
v0x571fdcb60210_0 .net *"_ivl_1", 1 0, L_0x571fdcba9ac0;  1 drivers
L_0x7fbc63640c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb602f0_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640c30;  1 drivers
v0x571fdcb603b0_0 .net *"_ivl_5", 0 0, L_0x571fdcbaa010;  1 drivers
v0x571fdcb60470_0 .net *"_ivl_7", 0 0, L_0x571fdcbaa150;  1 drivers
v0x571fdcb605a0_0 .net *"_ivl_8", 0 0, L_0x571fdcbaa1f0;  1 drivers
v0x571fdcb60680_0 .net *"_ivl_9", 0 0, L_0x571fdcbaa3d0;  1 drivers
L_0x571fdcba9ac0 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcba9e40;
L_0x571fdcbaa010 .cmp/ne 2, L_0x571fdcba9ac0, L_0x7fbc63640c30;
L_0x571fdcbaa3d0 .functor MUXZ 1, L_0x571fdcbaa1f0, L_0x571fdcbaa150, L_0x571fdcbaa010, C4<>;
S_0x571fdcb60760 .scope generate, "genblk_CRM_microRot[13]" "genblk_CRM_microRot[13]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb60960 .param/l "i" 1 3 86, +C4<01101>;
v0x571fdcb60a40_0 .net *"_ivl_0", 0 0, L_0x571fdcbaa560;  1 drivers
v0x571fdcb60b20_0 .net *"_ivl_1", 1 0, L_0x571fdcbaa600;  1 drivers
L_0x7fbc63640c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb60c00_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640c78;  1 drivers
v0x571fdcb60cc0_0 .net *"_ivl_5", 0 0, L_0x571fdcbaa900;  1 drivers
v0x571fdcb60d80_0 .net *"_ivl_7", 0 0, L_0x571fdcbaaa40;  1 drivers
v0x571fdcb60eb0_0 .net *"_ivl_8", 0 0, L_0x571fdcbaa290;  1 drivers
v0x571fdcb60f90_0 .net *"_ivl_9", 0 0, L_0x571fdcbaa330;  1 drivers
L_0x571fdcbaa600 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcbaa560;
L_0x571fdcbaa900 .cmp/ne 2, L_0x571fdcbaa600, L_0x7fbc63640c78;
L_0x571fdcbaa330 .functor MUXZ 1, L_0x571fdcbaa290, L_0x571fdcbaaa40, L_0x571fdcbaa900, C4<>;
S_0x571fdcb61070 .scope generate, "genblk_CRM_microRot[14]" "genblk_CRM_microRot[14]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb61270 .param/l "i" 1 3 86, +C4<01110>;
v0x571fdcb61350_0 .net *"_ivl_0", 0 0, L_0x571fdcbaaf60;  1 drivers
v0x571fdcb61430_0 .net *"_ivl_1", 1 0, L_0x571fdcbab160;  1 drivers
L_0x7fbc63640cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb61510_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640cc0;  1 drivers
v0x571fdcb615d0_0 .net *"_ivl_5", 0 0, L_0x571fdcbab250;  1 drivers
v0x571fdcb61690_0 .net *"_ivl_7", 0 0, L_0x571fdcbab390;  1 drivers
v0x571fdcb617c0_0 .net *"_ivl_8", 0 0, L_0x571fdcbab430;  1 drivers
v0x571fdcb618a0_0 .net *"_ivl_9", 0 0, L_0x571fdcbab640;  1 drivers
L_0x571fdcbab160 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcbaaf60;
L_0x571fdcbab250 .cmp/ne 2, L_0x571fdcbab160, L_0x7fbc63640cc0;
L_0x571fdcbab640 .functor MUXZ 1, L_0x571fdcbab430, L_0x571fdcbab390, L_0x571fdcbab250, C4<>;
S_0x571fdcb61980 .scope generate, "genblk_CRM_microRot[15]" "genblk_CRM_microRot[15]" 3 86, 3 86 0, S_0x571fdcb19db0;
 .timescale -9 -12;
P_0x571fdcb61b80 .param/l "i" 1 3 86, +C4<01111>;
v0x571fdcb61c60_0 .net *"_ivl_0", 0 0, L_0x571fdcbabd50;  1 drivers
v0x571fdcb61d40_0 .net *"_ivl_1", 1 0, L_0x571fdcbabf70;  1 drivers
L_0x7fbc63640d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571fdcb61e20_0 .net/2u *"_ivl_3", 1 0, L_0x7fbc63640d08;  1 drivers
v0x571fdcb61ee0_0 .net *"_ivl_5", 0 0, L_0x571fdcbac060;  1 drivers
v0x571fdcb61fa0_0 .net *"_ivl_7", 0 0, L_0x571fdcbac1a0;  1 drivers
v0x571fdcb620d0_0 .net *"_ivl_8", 0 0, L_0x571fdcbac450;  1 drivers
v0x571fdcb621b0_0 .net *"_ivl_9", 0 0, L_0x571fdcbac680;  1 drivers
L_0x571fdcbabf70 .concat [ 1 1 0 0], L_0x7fbc636407f8, L_0x571fdcbabd50;
L_0x571fdcbac060 .cmp/ne 2, L_0x571fdcbabf70, L_0x7fbc63640d08;
L_0x571fdcbac680 .functor MUXZ 1, L_0x571fdcbac450, L_0x571fdcbac1a0, L_0x571fdcbac060, C4<>;
S_0x571fdcb63d80 .scope module, "gso_controller_inst" "gso_top" 22 41, 23 2 0, S_0x571fdcab13c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 3 "k_in";
    .port_info 4 /INPUT 112 "w_in_flat";
    .port_info 5 /INPUT 576 "thetas_in_flat";
    .port_info 6 /INPUT 16 "cordic_rot_xout";
    .port_info 7 /INPUT 16 "cordic_rot_yout";
    .port_info 8 /INPUT 1 "cordic_rot_opvld";
    .port_info 9 /OUTPUT 112 "w_out_flat";
    .port_info 10 /OUTPUT 1 "done";
    .port_info 11 /OUTPUT 1 "cordic_rot_en";
    .port_info 12 /OUTPUT 16 "cordic_rot_xin_reg";
    .port_info 13 /OUTPUT 16 "cordic_rot_yin_reg";
    .port_info 14 /OUTPUT 16 "cordic_rot_angle_in_reg";
    .port_info 15 /OUTPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 16 /OUTPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 17 /OUTPUT 2 "cordic_rot_quad_in";
P_0x571fdcb63f80 .param/l "ANGLE_WIDTH" 0 23 4, +C4<00000000000000000000000000010000>;
P_0x571fdcb63fc0 .param/l "CORDIC_STAGES" 0 23 7, +C4<00000000000000000000000000010000>;
P_0x571fdcb64000 .param/l "CORDIC_WIDTH" 0 23 6, +C4<00000000000000000000000000010110>;
P_0x571fdcb64040 .param/l "DATA_WIDTH" 0 23 3, +C4<00000000000000000000000000010000>;
P_0x571fdcb64080 .param/l "K_VECTORS" 1 23 32, +C4<000000000000000000000000000000110>;
P_0x571fdcb640c0 .param/l "N_DIM" 0 23 5, +C4<00000000000000000000000000000111>;
P_0x571fdcb64100 .param/l "S_CHECK_J_LOOP" 1 23 36, C4<0010>;
P_0x571fdcb64140 .param/l "S_DONE" 1 23 44, C4<1010>;
P_0x571fdcb64180 .param/l "S_IDLE" 1 23 34, C4<0000>;
P_0x571fdcb641c0 .param/l "S_INIT" 1 23 35, C4<0001>;
P_0x571fdcb64200 .param/l "S_PREP_PC" 1 23 39, C4<0101>;
P_0x571fdcb64240 .param/l "S_PROJ_CALC_EN" 1 23 40, C4<0110>;
P_0x571fdcb64280 .param/l "S_PROJ_CALC_WAIT" 1 23 41, C4<0111>;
P_0x571fdcb642c0 .param/l "S_SCALAR_PROD_EN" 1 23 37, C4<0011>;
P_0x571fdcb64300 .param/l "S_SCALAR_PROD_WAIT" 1 23 38, C4<0100>;
P_0x571fdcb64340 .param/l "S_SUBTRACT_PROJECTION" 1 23 42, C4<1000>;
P_0x571fdcb64380 .param/l "S_UPDATE_J_LOOP" 1 23 43, C4<1001>;
v0x571fdcb66820 .array/s "R_x_pc", 4 0, 15 0;
v0x571fdcb66900 .array/s "R_y_pc", 4 0, 15 0;
L_0x7fbc63640888 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x571fdcb669c0_0 .net/2u *"_ivl_21", 3 0, L_0x7fbc63640888;  1 drivers
v0x571fdcb66a80_0 .net "clk", 0 0, v0x571fdcb64a80_0;  alias, 1 drivers
v0x571fdcb66b20_0 .var/s "cordic_rot_angle_in_reg", 15 0;
v0x571fdcb66c30_0 .net "cordic_rot_angle_microRot_n", 0 0, L_0x7fbc636407b0;  alias, 1 drivers
v0x571fdcb66cd0_0 .var "cordic_rot_en", 0 0;
v0x571fdcb66d70_0 .net "cordic_rot_microRot_ext_vld", 0 0, L_0x7fbc636407f8;  alias, 1 drivers
v0x571fdcb66e10_0 .net "cordic_rot_opvld", 0 0, L_0x571fdcbb8100;  alias, 1 drivers
v0x571fdcb66f40_0 .net "cordic_rot_quad_in", 1 0, L_0x7fbc63640840;  alias, 1 drivers
v0x571fdcb66fe0_0 .var/s "cordic_rot_xin_reg", 15 0;
v0x571fdcb67080_0 .net/s "cordic_rot_xout", 15 0, L_0x571fdcbb7ed0;  alias, 1 drivers
v0x571fdcb67140_0 .var/s "cordic_rot_yin_reg", 15 0;
v0x571fdcb67200_0 .net/s "cordic_rot_yout", 15 0, L_0x571fdcbb8000;  alias, 1 drivers
v0x571fdcb67310_0 .var "current_state", 3 0;
v0x571fdcb673f0_0 .net "done", 0 0, L_0x571fdcba5130;  alias, 1 drivers
v0x571fdcb674b0_0 .net "en", 0 0, v0x571fdcb691d0_0;  1 drivers
v0x571fdcb67680_0 .var/i "i", 31 0;
v0x571fdcb67760_0 .var/i "j", 31 0;
v0x571fdcb67840_0 .var "j_loop_idx", 2 0;
v0x571fdcb67920_0 .net "k_in", 2 0, v0x571fdcb69270_0;  1 drivers
v0x571fdcb67a00_0 .var "k_reg", 2 0;
v0x571fdcb67ae0_0 .var "level_idx", 2 0;
v0x571fdcb67bc0_0 .var "next_state", 3 0;
v0x571fdcb67ca0 .array/s "rot_x_sp", 5 0, 15 0;
v0x571fdcb67d60_0 .var/s "rot_y_sp_final", 15 0;
v0x571fdcb67e40_0 .net "rst_n", 0 0, v0x571fdcb69310_0;  alias, 1 drivers
v0x571fdcb67ee0_0 .var/s "temp_sub", 15 0;
v0x571fdcb67fc0 .array/s "thetas", 35 0, 15 0;
v0x571fdcb68080_0 .net/s "thetas_in_flat", 575 0, v0x571fdcb693b0_0;  1 drivers
v0x571fdcb68160 .array/s "w_current", 6 0, 15 0;
v0x571fdcb68340_0 .net/s "w_in_flat", 111 0, v0x571fdcb69450_0;  1 drivers
v0x571fdcb68420_0 .net/s "w_out_flat", 111 0, L_0x571fdcba4d50;  alias, 1 drivers
E_0x571fdcb64ce0/0 .event anyedge, v0x571fdcb67310_0, v0x571fdcb674b0_0, v0x571fdcb67a00_0, v0x571fdcb67840_0;
E_0x571fdcb64ce0/1 .event anyedge, v0x571fdcb3c8c0_0, v0x571fdcb67ae0_0;
E_0x571fdcb64ce0 .event/or E_0x571fdcb64ce0/0, E_0x571fdcb64ce0/1;
v0x571fdcb68160_0 .array/port v0x571fdcb68160, 0;
v0x571fdcb68160_1 .array/port v0x571fdcb68160, 1;
v0x571fdcb68160_2 .array/port v0x571fdcb68160, 2;
v0x571fdcb68160_3 .array/port v0x571fdcb68160, 3;
LS_0x571fdcba4d50_0_0 .concat8 [ 16 16 16 16], v0x571fdcb68160_0, v0x571fdcb68160_1, v0x571fdcb68160_2, v0x571fdcb68160_3;
v0x571fdcb68160_4 .array/port v0x571fdcb68160, 4;
v0x571fdcb68160_5 .array/port v0x571fdcb68160, 5;
v0x571fdcb68160_6 .array/port v0x571fdcb68160, 6;
LS_0x571fdcba4d50_0_4 .concat8 [ 16 16 16 0], v0x571fdcb68160_4, v0x571fdcb68160_5, v0x571fdcb68160_6;
L_0x571fdcba4d50 .concat8 [ 64 48 0 0], LS_0x571fdcba4d50_0_0, LS_0x571fdcba4d50_0_4;
L_0x571fdcba5130 .cmp/eq 4, v0x571fdcb67310_0, L_0x7fbc63640888;
S_0x571fdcb64d60 .scope generate, "pack_output[0]" "pack_output[0]" 23 176, 23 176 0, S_0x571fdcb63d80;
 .timescale -9 -12;
P_0x571fdcb64f80 .param/l "k" 1 23 176, +C4<00>;
v0x571fdcb65060_0 .net *"_ivl_2", 15 0, v0x571fdcb68160_0;  1 drivers
S_0x571fdcb65140 .scope generate, "pack_output[1]" "pack_output[1]" 23 176, 23 176 0, S_0x571fdcb63d80;
 .timescale -9 -12;
P_0x571fdcb65360 .param/l "k" 1 23 176, +C4<01>;
v0x571fdcb65420_0 .net *"_ivl_2", 15 0, v0x571fdcb68160_1;  1 drivers
S_0x571fdcb65500 .scope generate, "pack_output[2]" "pack_output[2]" 23 176, 23 176 0, S_0x571fdcb63d80;
 .timescale -9 -12;
P_0x571fdcb65730 .param/l "k" 1 23 176, +C4<010>;
v0x571fdcb657f0_0 .net *"_ivl_2", 15 0, v0x571fdcb68160_2;  1 drivers
S_0x571fdcb658d0 .scope generate, "pack_output[3]" "pack_output[3]" 23 176, 23 176 0, S_0x571fdcb63d80;
 .timescale -9 -12;
P_0x571fdcb65ad0 .param/l "k" 1 23 176, +C4<011>;
v0x571fdcb65bb0_0 .net *"_ivl_2", 15 0, v0x571fdcb68160_3;  1 drivers
S_0x571fdcb65c90 .scope generate, "pack_output[4]" "pack_output[4]" 23 176, 23 176 0, S_0x571fdcb63d80;
 .timescale -9 -12;
P_0x571fdcb65ee0 .param/l "k" 1 23 176, +C4<0100>;
v0x571fdcb65fc0_0 .net *"_ivl_2", 15 0, v0x571fdcb68160_4;  1 drivers
S_0x571fdcb660a0 .scope generate, "pack_output[5]" "pack_output[5]" 23 176, 23 176 0, S_0x571fdcb63d80;
 .timescale -9 -12;
P_0x571fdcb662a0 .param/l "k" 1 23 176, +C4<0101>;
v0x571fdcb66380_0 .net *"_ivl_2", 15 0, v0x571fdcb68160_5;  1 drivers
S_0x571fdcb66460 .scope generate, "pack_output[6]" "pack_output[6]" 23 176, 23 176 0, S_0x571fdcb63d80;
 .timescale -9 -12;
P_0x571fdcb66660 .param/l "k" 1 23 176, +C4<0110>;
v0x571fdcb66740_0 .net *"_ivl_2", 15 0, v0x571fdcb68160_6;  1 drivers
    .scope S_0x571fdca95ac0;
T_0 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc95abd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9568c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc97fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc977540_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x571fdc97b850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9568c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc97fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc977540_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc977540_0, 0;
    %load/vec4 v0x571fdc95eec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x571fdc956c50_0;
    %load/vec4 v0x571fdc94c670_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc94c670_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc9568c0_0, 0;
    %load/vec4 v0x571fdc94c670_0;
    %load/vec4 v0x571fdc956c50_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc956c50_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc97fb60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x571fdc956c50_0;
    %load/vec4 v0x571fdc94c670_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc94c670_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc9568c0_0, 0;
    %load/vec4 v0x571fdc94c670_0;
    %load/vec4 v0x571fdc956c50_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc956c50_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc97fb60_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x571fdca21860;
T_1 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc9a6370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc983e70_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca35f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9ba2b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x571fdc9bb5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc983e70_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca35f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9ba2b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc9ba2b0_0, 0;
    %load/vec4 v0x571fdc9a6cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x571fdc988180_0;
    %load/vec4 v0x571fdca0f790_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdca0f790_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc983e70_0, 0;
    %load/vec4 v0x571fdca0f790_0;
    %load/vec4 v0x571fdc988180_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdc988180_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca35f70_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x571fdc988180_0;
    %load/vec4 v0x571fdca0f790_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdca0f790_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc983e70_0, 0;
    %load/vec4 v0x571fdca0f790_0;
    %load/vec4 v0x571fdc988180_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdc988180_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca35f70_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x571fdca29e40;
T_2 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca10f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca3a280_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca75ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca15240_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x571fdca19530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca3a280_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca75ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca15240_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca15240_0, 0;
    %load/vec4 v0x571fdca112c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x571fdc9da880_0;
    %load/vec4 v0x571fdcace050_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcace050_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca3a280_0, 0;
    %load/vec4 v0x571fdcace050_0;
    %load/vec4 v0x571fdc9da880_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdc9da880_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca75ce0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x571fdc9da880_0;
    %load/vec4 v0x571fdcace050_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcace050_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca3a280_0, 0;
    %load/vec4 v0x571fdcace050_0;
    %load/vec4 v0x571fdc9da880_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdc9da880_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca75ce0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x571fdca32500;
T_3 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca3e590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcac50a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9dc4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca60a90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x571fdca613f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcac50a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9dc4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca60a90_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca60a90_0, 0;
    %load/vec4 v0x571fdca428a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x571fdca96450_0;
    %load/vec4 v0x571fdcac06f0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcac06f0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcac50a0_0, 0;
    %load/vec4 v0x571fdcac06f0_0;
    %load/vec4 v0x571fdca96450_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdca96450_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc9dc4d0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x571fdca96450_0;
    %load/vec4 v0x571fdcac06f0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcac06f0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcac50a0_0, 0;
    %load/vec4 v0x571fdcac06f0_0;
    %load/vec4 v0x571fdca96450_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdca96450_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc9dc4d0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x571fdcad31f0;
T_4 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcaf2220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc923ea0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca47610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9e6c30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x571fdcab7390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc923ea0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca47610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9e6c30_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc9e6c30_0, 0;
    %load/vec4 v0x571fdc9ee2e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x571fdca9add0_0;
    %load/vec4 v0x571fdca43300_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca43300_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc923ea0_0, 0;
    %load/vec4 v0x571fdca43300_0;
    %load/vec4 v0x571fdca9add0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca9add0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca47610_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x571fdca9add0_0;
    %load/vec4 v0x571fdca43300_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca43300_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc923ea0_0, 0;
    %load/vec4 v0x571fdca43300_0;
    %load/vec4 v0x571fdca9add0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca9add0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca47610_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x571fdca43140;
T_5 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc916190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc91f4f0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6cbe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc90ce90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x571fdc8a1c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc91f4f0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6cbe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc90ce90_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc90ce90_0, 0;
    %load/vec4 v0x571fdc9117e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x571fdc91ab40_0;
    %load/vec4 v0x571fdc6e7e20_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdc6e7e20_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc91f4f0_0, 0;
    %load/vec4 v0x571fdc6e7e20_0;
    %load/vec4 v0x571fdc91ab40_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdc91ab40_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6cbe50_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x571fdc91ab40_0;
    %load/vec4 v0x571fdc6e7e20_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdc6e7e20_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc91f4f0_0, 0;
    %load/vec4 v0x571fdc6e7e20_0;
    %load/vec4 v0x571fdc91ab40_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdc91ab40_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6cbe50_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x571fdca14f90;
T_6 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc6e0fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6e65b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc665de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6d2570_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x571fdc6d46d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6e65b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc665de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6d2570_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc6d2570_0, 0;
    %load/vec4 v0x571fdc6d2400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x571fdc6e0e30_0;
    %load/vec4 v0x571fdc687c10_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdc687c10_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6e65b0_0, 0;
    %load/vec4 v0x571fdc687c10_0;
    %load/vec4 v0x571fdc6e0e30_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdc6e0e30_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc665de0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x571fdc6e0e30_0;
    %load/vec4 v0x571fdc687c10_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdc687c10_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6e65b0_0, 0;
    %load/vec4 v0x571fdc687c10_0;
    %load/vec4 v0x571fdc6e0e30_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdc6e0e30_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc665de0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x571fdca834e0;
T_7 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc676bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc676a50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc654840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc67a850_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x571fdc66bc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc676a50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc654840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc67a850_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc67a850_0, 0;
    %load/vec4 v0x571fdc6768e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x571fdcacdbf0_0;
    %load/vec4 v0x571fdc681360_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdc681360_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc676a50_0, 0;
    %load/vec4 v0x571fdc681360_0;
    %load/vec4 v0x571fdcacdbf0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcacdbf0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc654840_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x571fdcacdbf0_0;
    %load/vec4 v0x571fdc681360_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdc681360_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc676a50_0, 0;
    %load/vec4 v0x571fdc681360_0;
    %load/vec4 v0x571fdcacdbf0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcacdbf0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc654840_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x571fdca19280;
T_8 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc6fa410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6fa9d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc642fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc5f65e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x571fdc697270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6fa9d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc642fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc5f65e0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc5f65e0_0, 0;
    %load/vec4 v0x571fdc7042c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x571fdc6fa860_0;
    %load/vec4 v0x571fdc6edd30_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc6edd30_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6fa9d0_0, 0;
    %load/vec4 v0x571fdc6edd30_0;
    %load/vec4 v0x571fdc6fa860_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc6fa860_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc642fe0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x571fdc6fa860_0;
    %load/vec4 v0x571fdc6edd30_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc6edd30_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6fa9d0_0, 0;
    %load/vec4 v0x571fdc6edd30_0;
    %load/vec4 v0x571fdc6fa860_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc6fa860_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc642fe0_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x571fdc9671f0;
T_9 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc6f6a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6eda50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc687aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6432c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x571fdc643150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6eda50_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc687aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6432c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc6432c0_0, 0;
    %load/vec4 v0x571fdc643430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x571fdc6ed8e0_0;
    %load/vec4 v0x571fdc6549b0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc6549b0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6eda50_0, 0;
    %load/vec4 v0x571fdc6549b0_0;
    %load/vec4 v0x571fdc6ed8e0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc6ed8e0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc687aa0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x571fdc6ed8e0_0;
    %load/vec4 v0x571fdc6549b0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc6549b0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6eda50_0, 0;
    %load/vec4 v0x571fdc6549b0_0;
    %load/vec4 v0x571fdc6ed8e0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc6ed8e0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc687aa0_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x571fdc96f7d0;
T_10 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc6d8860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6fa580_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcac4860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8da380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x571fdc696f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6fa580_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcac4860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8da380_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc8da380_0, 0;
    %load/vec4 v0x571fdc6e23b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x571fdc68f4f0_0;
    %load/vec4 v0x571fdcab6b50_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcab6b50_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6fa580_0, 0;
    %load/vec4 v0x571fdcab6b50_0;
    %load/vec4 v0x571fdc68f4f0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdc68f4f0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcac4860_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x571fdc68f4f0_0;
    %load/vec4 v0x571fdcab6b50_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcab6b50_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6fa580_0, 0;
    %load/vec4 v0x571fdcab6b50_0;
    %load/vec4 v0x571fdc68f4f0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdc68f4f0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcac4860_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x571fdc977de0;
T_11 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc910fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8f0f70_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8f97a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc91a300_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x571fdc91ecb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8f0f70_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8f97a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc91a300_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc91a300_0, 0;
    %load/vec4 v0x571fdc915950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x571fdca96b20_0;
    %load/vec4 v0x571fdc8f99a0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdc8f99a0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc8f0f70_0, 0;
    %load/vec4 v0x571fdc8f99a0_0;
    %load/vec4 v0x571fdca96b20_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdca96b20_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc8f97a0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x571fdca96b20_0;
    %load/vec4 v0x571fdc8f99a0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdc8f99a0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc8f0f70_0, 0;
    %load/vec4 v0x571fdc8f99a0_0;
    %load/vec4 v0x571fdca96b20_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdca96b20_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc8f97a0_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x571fdca3ab20;
T_12 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc8f04a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8733c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc877760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc90bda0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x571fdca96050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8733c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc877760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc90bda0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc90bda0_0, 0;
    %load/vec4 v0x571fdc8f4e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x571fdc86f0d0_0;
    %load/vec4 v0x571fdc877420_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdc877420_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc8733c0_0, 0;
    %load/vec4 v0x571fdc877420_0;
    %load/vec4 v0x571fdc86f0d0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdc86f0d0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc877760_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x571fdc86f0d0_0;
    %load/vec4 v0x571fdc877420_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdc877420_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc8733c0_0, 0;
    %load/vec4 v0x571fdc877420_0;
    %load/vec4 v0x571fdc86f0d0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdc86f0d0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc877760_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x571fdc988a20;
T_13 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc8baa50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8bbd10_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8bcfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc883cf0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x571fdc87fd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8bbd10_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8bcfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc883cf0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc883cf0_0, 0;
    %load/vec4 v0x571fdc884030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x571fdc8bb3b0_0;
    %load/vec4 v0x571fdc8bc670_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc8bc670_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc8bbd10_0, 0;
    %load/vec4 v0x571fdc8bc670_0;
    %load/vec4 v0x571fdc8bb3b0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc8bb3b0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc8bcfd0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x571fdc8bb3b0_0;
    %load/vec4 v0x571fdc8bc670_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc8bc670_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc8bbd10_0, 0;
    %load/vec4 v0x571fdc8bc670_0;
    %load/vec4 v0x571fdc8bb3b0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc8bb3b0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc8bcfd0_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x571fdca9edc0;
T_14 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc898bd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x571fdc8d0130_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x571fdc8d0130_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x571fdc86f510_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x571fdc8f08a0_0;
    %parti/s 1, 0, 2;
    %and;
T_14.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdc8d0130_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x571fdca9edc0;
T_15 ;
    %wait E_0x571fdc637fa0;
    %load/vec4 v0x571fdc86f510_0;
    %load/vec4 v0x571fdc8f08a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x571fdc8cee20_0;
    %store/vec4 v0x571fdc8bb840_0, 0, 16;
    %load/vec4 v0x571fdc8baee0_0;
    %store/vec4 v0x571fdc89cee0_0, 0, 16;
    %load/vec4 v0x571fdc8948c0_0;
    %store/vec4 v0x571fdc88c2a0_0, 0, 16;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x571fdc8cee20_0;
    %store/vec4 v0x571fdc8bb840_0, 0, 16;
    %load/vec4 v0x571fdc8baee0_0;
    %store/vec4 v0x571fdc89cee0_0, 0, 16;
    %load/vec4 v0x571fdc8948c0_0;
    %store/vec4 v0x571fdc88c2a0_0, 0, 16;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x571fdc8cee20_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdc8bb840_0, 0, 16;
    %load/vec4 v0x571fdc8baee0_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdc89cee0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571fdc8948c0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571fdc88c2a0_0, 0, 16;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x571fdc8cee20_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdc8bb840_0, 0, 16;
    %load/vec4 v0x571fdc8baee0_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdc89cee0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdc8948c0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571fdc88c2a0_0, 0, 16;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x571fdc8cee20_0;
    %store/vec4 v0x571fdc8bb840_0, 0, 16;
    %load/vec4 v0x571fdc8baee0_0;
    %store/vec4 v0x571fdc89cee0_0, 0, 16;
    %load/vec4 v0x571fdc8948c0_0;
    %store/vec4 v0x571fdc88c2a0_0, 0, 16;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x571fdc9d2d40;
T_16 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_16.5;
T_16.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x571fdc95ec10;
T_17 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_17.5;
T_17.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x571fdc984710;
T_18 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_18.5;
T_18.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x571fdc8f9210;
T_19 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_19.5;
T_19.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x571fdc8fdb90;
T_20 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_20.5;
T_20.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x571fdc902510;
T_21 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_21.5;
T_21.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x571fdc906e90;
T_22 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_22.5;
T_22.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x571fdc90b810;
T_23 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_23.5;
T_23.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x571fdc7b0710;
T_24 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_24.5;
T_24.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x571fdc980400;
T_25 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_25.5;
T_25.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x571fdc8f4890;
T_26 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_26.5;
T_26.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x571fdc8841c0;
T_27 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_27.5;
T_27.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_27.5 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x571fdc8887f0;
T_28 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_28.5;
T_28.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_28.5 ;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x571fdc88cb40;
T_29 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_29.5;
T_29.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca67fe0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_29.5 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x571fdc9c8dc0;
T_30 ;
    %wait E_0x571fdc619650;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca43bb0, 0, 4;
    %jmp T_30;
    .thread T_30;
    .scope S_0x571fdc9c8dc0;
T_31 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x571fdca3f8a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x571fdca47ec0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x571fdca3b590_0;
    %and;
T_31.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdca3f8a0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x571fdc9c8dc0;
T_32 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca838d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x571fdca47ec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v0x571fdca3b590_0;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x571fdca68940_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v0x571fdca68940_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v0x571fdca68940_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdca43bb0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_32.6 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x571fdca47ec0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.9, 9;
    %load/vec4 v0x571fdca3f8a0_0;
    %parti/s 1, 0, 2;
    %and;
T_32.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdca67fe0, 0, 4;
T_32.7 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x571fdc98cd30;
T_33 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc8c1170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8c2d90_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc899ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8bfeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8c1ad0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x571fdc8bf550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8c2d90_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc899ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8bfeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8c1ad0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc8bfeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc8c1ad0_0, 0;
    %load/vec4 v0x571fdc8c0810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x571fdc8c2430_0;
    %load/vec4 v0x571fdc895bd0_0;
    %add;
    %assign/vec4 v0x571fdc8c2d90_0, 0;
    %load/vec4 v0x571fdc895bd0_0;
    %load/vec4 v0x571fdc8c2430_0;
    %sub;
    %assign/vec4 v0x571fdc899ee0_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x571fdc8c2430_0;
    %load/vec4 v0x571fdc895bd0_0;
    %sub;
    %assign/vec4 v0x571fdc8c2d90_0, 0;
    %load/vec4 v0x571fdc895bd0_0;
    %load/vec4 v0x571fdc8c2430_0;
    %add;
    %assign/vec4 v0x571fdc899ee0_0, 0;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x571fdc95a920;
T_34 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc8ba460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8ddd20_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8df430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8dd0f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x571fdc8a2030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8ddd20_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc8df430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8dd0f0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc8dd0f0_0, 0;
    %load/vec4 v0x571fdc8a2500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x571fdc8dd770_0;
    %load/vec4 v0x571fdc8df160_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdc8df160_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc8ddd20_0, 0;
    %load/vec4 v0x571fdc8df160_0;
    %load/vec4 v0x571fdc8dd770_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdc8dd770_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc8df430_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x571fdc8dd770_0;
    %load/vec4 v0x571fdc8df160_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdc8df160_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc8ddd20_0, 0;
    %load/vec4 v0x571fdc8df160_0;
    %load/vec4 v0x571fdc8dd770_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdc8dd770_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc8df430_0, 0;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x571fdcad11f0;
T_35 ;
    %wait E_0x571fdc63d180;
    %load/vec4 v0x571fdca96710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcab2370_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x571fdcab6cc0_0, 0, 22;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcabb670_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x571fdcac0020_0, 0, 22;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x571fdcab6cc0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x571fdcac0020_0, 0, 22;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x571fdcad1aa0;
T_36 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca1df90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdca26570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdca11660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca19ca0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x571fdca159b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x571fdca2a860_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x571fdca26570_0, 0;
    %load/vec4 v0x571fdca32f70_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x571fdca11660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca19ca0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca19ca0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x571fdca4e0e0;
T_37 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc93a700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc93da30_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc940d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9395f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc938480_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x571fdc8eae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc938480_0, 0;
    %load/vec4 v0x571fdc93eb40_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x571fdc93b810_0;
    %load/vec4 v0x571fdc93eb40_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc93eb40_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc93da30_0, 0;
    %load/vec4 v0x571fdc93eb40_0;
    %load/vec4 v0x571fdc93b810_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc93b810_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc940d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9395f0_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x571fdc93b810_0;
    %load/vec4 v0x571fdc93eb40_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc93eb40_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc93da30_0, 0;
    %load/vec4 v0x571fdc93eb40_0;
    %load/vec4 v0x571fdc93b810_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc93b810_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc940d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc9395f0_0, 0;
T_37.5 ;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc938480_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x571fdca494f0;
T_38 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc94f130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9515e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc995170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc950a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9509f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x571fdc9462b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc9509f0_0, 0;
    %load/vec4 v0x571fdc990ab0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x571fdc94d690_0;
    %load/vec4 v0x571fdc990ab0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdc990ab0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc9515e0_0, 0;
    %load/vec4 v0x571fdc990ab0_0;
    %load/vec4 v0x571fdc94d690_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdc94d690_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc995170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc950a90_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x571fdc94d690_0;
    %load/vec4 v0x571fdc990ab0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdc990ab0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc9515e0_0, 0;
    %load/vec4 v0x571fdc990ab0_0;
    %load/vec4 v0x571fdc94d690_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdc94d690_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc995170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc950a90_0, 0;
T_38.5 ;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9509f0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x571fdc98f9e0;
T_39 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc99dd60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9a0540_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9a4110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc99c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc99b580_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x571fdc99a230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc99b580_0, 0;
    %load/vec4 v0x571fdc9a1930_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x571fdc99de00_0;
    %load/vec4 v0x571fdc9a1930_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdc9a1930_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc9a0540_0, 0;
    %load/vec4 v0x571fdc9a1930_0;
    %load/vec4 v0x571fdc99de00_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdc99de00_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc9a4110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc99c970_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x571fdc99de00_0;
    %load/vec4 v0x571fdc9a1930_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdc9a1930_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc9a0540_0, 0;
    %load/vec4 v0x571fdc9a1930_0;
    %load/vec4 v0x571fdc99de00_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdc99de00_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc9a4110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc99c970_0, 0;
T_39.5 ;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc99b580_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x571fdc92bef0;
T_40 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca534c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca57090_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca5ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca52170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca520d0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x571fdca50ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca520d0_0, 0;
    %load/vec4 v0x571fdca58480_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x571fdca548b0_0;
    %load/vec4 v0x571fdca58480_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdca58480_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca57090_0, 0;
    %load/vec4 v0x571fdca58480_0;
    %load/vec4 v0x571fdca548b0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdca548b0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca5ac60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca52170_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x571fdca548b0_0;
    %load/vec4 v0x571fdca58480_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdca58480_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca57090_0, 0;
    %load/vec4 v0x571fdca58480_0;
    %load/vec4 v0x571fdca548b0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdca548b0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca5ac60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca52170_0, 0;
T_40.5 ;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca520d0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x571fdc947f20;
T_41 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcade030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcae02b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcae35e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca90980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca8cbe0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x571fdca5fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca8cbe0_0, 0;
    %load/vec4 v0x571fdcae13c0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x571fdcade0d0_0;
    %load/vec4 v0x571fdcae13c0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcae13c0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcae02b0_0, 0;
    %load/vec4 v0x571fdcae13c0_0;
    %load/vec4 v0x571fdcade0d0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcade0d0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcae35e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca90980_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x571fdcade0d0_0;
    %load/vec4 v0x571fdcae13c0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcae13c0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcae02b0_0, 0;
    %load/vec4 v0x571fdcae13c0_0;
    %load/vec4 v0x571fdcade0d0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcade0d0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcae35e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca90980_0, 0;
T_41.5 ;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca8cbe0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x571fdc948e10;
T_42 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcaead50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcaf4ce0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcaf7190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcae9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcae9c40_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x571fdcae8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcae9c40_0, 0;
    %load/vec4 v0x571fdcaf3240_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x571fdcaebe60_0;
    %load/vec4 v0x571fdcaf3240_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcaf3240_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcaf4ce0_0, 0;
    %load/vec4 v0x571fdcaf3240_0;
    %load/vec4 v0x571fdcaebe60_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcaebe60_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcaf7190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcae9ce0_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x571fdcaebe60_0;
    %load/vec4 v0x571fdcaf3240_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcaf3240_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcaf4ce0_0, 0;
    %load/vec4 v0x571fdcaf3240_0;
    %load/vec4 v0x571fdcaebe60_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcaebe60_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcaf7190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcae9ce0_0, 0;
T_42.5 ;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcae9c40_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x571fdc848f40;
T_43 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca82900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca3e730_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca31e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcacea70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca95eb0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x571fdca9a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca95eb0_0, 0;
    %load/vec4 v0x571fdca3a420_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x571fdca46d50_0;
    %load/vec4 v0x571fdca3a420_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdca3a420_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca3e730_0, 0;
    %load/vec4 v0x571fdca3a420_0;
    %load/vec4 v0x571fdca46d50_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdca46d50_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca31e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcacea70_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x571fdca46d50_0;
    %load/vec4 v0x571fdca3a420_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdca3a420_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca3e730_0, 0;
    %load/vec4 v0x571fdca3a420_0;
    %load/vec4 v0x571fdca46d50_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdca46d50_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca31e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcacea70_0, 0;
T_43.5 ;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca95eb0_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x571fdc8fe740;
T_44 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc97fd00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9733b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc956650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc984010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc988320_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x571fdc98c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc988320_0, 0;
    %load/vec4 v0x571fdc95e220_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x571fdc97b9f0_0;
    %load/vec4 v0x571fdc95e220_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdc95e220_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc9733b0_0, 0;
    %load/vec4 v0x571fdc95e220_0;
    %load/vec4 v0x571fdc97b9f0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdc97b9f0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc956650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc984010_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x571fdc97b9f0_0;
    %load/vec4 v0x571fdc95e220_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdc95e220_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc9733b0_0, 0;
    %load/vec4 v0x571fdc95e220_0;
    %load/vec4 v0x571fdc97b9f0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdc97b9f0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc956650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc984010_0, 0;
T_44.5 ;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc988320_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x571fdc907a40;
T_45 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc8a1390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc894a60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc888110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8dcd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc928ec0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x571fdc8f0300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc928ec0_0, 0;
    %load/vec4 v0x571fdc890750_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x571fdc89d080_0;
    %load/vec4 v0x571fdc890750_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc890750_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc894a60_0, 0;
    %load/vec4 v0x571fdc890750_0;
    %load/vec4 v0x571fdc89d080_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc89d080_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc888110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc8dcd50_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x571fdc89d080_0;
    %load/vec4 v0x571fdc890750_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc890750_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc894a60_0, 0;
    %load/vec4 v0x571fdc890750_0;
    %load/vec4 v0x571fdc89d080_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc89d080_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc888110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc8dcd50_0, 0;
T_45.5 ;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc928ec0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x571fdc8f5440;
T_46 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc97c2b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9848d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc88cd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca3ace0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca3eff0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x571fdca2e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca3eff0_0, 0;
    %load/vec4 v0x571fdc9805c0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x571fdc977fa0_0;
    %load/vec4 v0x571fdc9805c0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc9805c0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc9848d0_0, 0;
    %load/vec4 v0x571fdc9805c0_0;
    %load/vec4 v0x571fdc977fa0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc977fa0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc88cd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca3ace0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x571fdc977fa0_0;
    %load/vec4 v0x571fdc9805c0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc9805c0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc9848d0_0, 0;
    %load/vec4 v0x571fdc9805c0_0;
    %load/vec4 v0x571fdc977fa0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc977fa0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc88cd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca3ace0_0, 0;
T_46.5 ;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca3eff0_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x571fdca197b0;
T_47 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcaa89a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca9bef0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcaa51f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcaf6a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcad5830_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x571fdcaa4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcad5830_0, 0;
    %load/vec4 v0x571fdca9bc40_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v0x571fdca92bb0_0;
    %load/vec4 v0x571fdca9bc40_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdca9bc40_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca9bef0_0, 0;
    %load/vec4 v0x571fdca9bc40_0;
    %load/vec4 v0x571fdca92bb0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdca92bb0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcaa51f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcaf6a30_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x571fdca92bb0_0;
    %load/vec4 v0x571fdca9bc40_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdca9bc40_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca9bef0_0, 0;
    %load/vec4 v0x571fdca9bc40_0;
    %load/vec4 v0x571fdca92bb0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdca92bb0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcaa51f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcaf6a30_0, 0;
T_47.5 ;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcad5830_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x571fdcaa8c70;
T_48 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcaa4f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcab76f0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcaca060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcaae4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcaae240_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x571fdcaa9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcaae240_0, 0;
    %load/vec4 v0x571fdcabc350_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x571fdcab2da0_0;
    %load/vec4 v0x571fdcabc350_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcabc350_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcab76f0_0, 0;
    %load/vec4 v0x571fdcabc350_0;
    %load/vec4 v0x571fdcab2da0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcab2da0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcaca060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcaae4f0_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x571fdcab2da0_0;
    %load/vec4 v0x571fdcabc350_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcabc350_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcab76f0_0, 0;
    %load/vec4 v0x571fdcabc350_0;
    %load/vec4 v0x571fdcab2da0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcab2da0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcaca060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcaae4f0_0, 0;
T_48.5 ;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcaae240_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x571fdcad1ef0;
T_49 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca972c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcad9dd0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc812220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcac0d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcac0a50_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x571fdcac5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcac0a50_0, 0;
    %load/vec4 v0x571fdca97570_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x571fdcac9870_0;
    %load/vec4 v0x571fdca97570_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdca97570_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcad9dd0_0, 0;
    %load/vec4 v0x571fdca97570_0;
    %load/vec4 v0x571fdcac9870_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcac9870_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc812220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcac0d00_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x571fdcac9870_0;
    %load/vec4 v0x571fdca97570_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdca97570_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcad9dd0_0, 0;
    %load/vec4 v0x571fdca97570_0;
    %load/vec4 v0x571fdcac9870_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcac9870_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc812220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcac0d00_0, 0;
T_49.5 ;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcac0a50_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x571fdcaccf30;
T_50 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc7ecc40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc9d0e00_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc902df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca8b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca8b500_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x571fdca8b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca8b500_0, 0;
    %load/vec4 v0x571fdc928670_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x571fdc9d2a90_0;
    %load/vec4 v0x571fdc928670_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc928670_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc9d0e00_0, 0;
    %load/vec4 v0x571fdc928670_0;
    %load/vec4 v0x571fdc9d2a90_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc9d2a90_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc902df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca8b5a0_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x571fdc9d2a90_0;
    %load/vec4 v0x571fdc928670_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc928670_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc9d0e00_0, 0;
    %load/vec4 v0x571fdc928670_0;
    %load/vec4 v0x571fdc9d2a90_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc9d2a90_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc902df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca8b5a0_0, 0;
T_50.5 ;
    %jmp T_50.3;
T_50.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca8b500_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x571fdcaed690;
T_51 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc9de9c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x571fdc8b6690_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x571fdc9de780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x571fdc8ba260_0;
    %load/vec4 v0x571fdc8b8e70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdc8b6690_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x571fdcabf220;
T_52 ;
    %wait E_0x571fdca84df0;
    %load/vec4 v0x571fdc908940_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdc908940_0;
    %parti/s 15, 0, 2;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x571fdc908940_0;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x571fdc908690_0, 0, 16;
    %load/vec4 v0x571fdc903fc0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdc903fc0_0;
    %parti/s 15, 0, 2;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_52.3, 8;
T_52.2 ; End of true expr.
    %load/vec4 v0x571fdc903fc0_0;
    %jmp/0 T_52.3, 8;
 ; End of false expr.
    %blend;
T_52.3;
    %store/vec4 v0x571fdc903d10_0, 0, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x571fdcab5ec0;
T_53 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc934220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc924200_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc91b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc92fd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc92fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc933f30_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x571fdc950f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x571fdc923cc0_0;
    %load/vec4 v0x571fdc91fb00_0;
    %add;
    %assign/vec4 v0x571fdc924200_0, 0;
    %load/vec4 v0x571fdc91fb00_0;
    %load/vec4 v0x571fdc923cc0_0;
    %sub;
    %assign/vec4 v0x571fdc91b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc92fd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc92fc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc933f30_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc92fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc933f30_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x571fdcac3bd0;
T_54 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc9164f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc90d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9167a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc916590_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x571fdc91af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc916590_0, 0;
    %load/vec4 v0x571fdc90d1f0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %load/vec4 v0x571fdc911df0_0;
    %load/vec4 v0x571fdc90d1f0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdc90d1f0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc90d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9167a0_0, 0;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x571fdc911df0_0;
    %load/vec4 v0x571fdc90d1f0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdc90d1f0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc90d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc9167a0_0, 0;
T_54.5 ;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc916590_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x571fdc948900;
T_55 ;
    %wait E_0x571fdca839b0;
    %load/vec4 v0x571fdca263b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdca22180_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x571fdca220c0_0, 0, 22;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x571fdca220c0_0, 0, 22;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x571fdc949c80;
T_56 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca32190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdca114a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca36540_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x571fdca364a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x571fdca11540_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x571fdca114a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca36540_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca36540_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x571fdcac8580;
T_57 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_57.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_57.5, 8;
T_57.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_57.5, 8;
 ; End of false expr.
    %blend;
T_57.5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x571fdc910310;
T_58 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_58.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_58.5, 8;
T_58.4 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_58.5, 8;
 ; End of false expr.
    %blend;
T_58.5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x571fdc927380;
T_59 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_59.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_59.5, 8;
T_59.4 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_59.5, 8;
 ; End of false expr.
    %blend;
T_59.5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x571fdc9229d0;
T_60 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_60.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_60.5, 8;
T_60.4 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_60.5, 8;
 ; End of false expr.
    %blend;
T_60.5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x571fdc91e020;
T_61 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_61.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_61.5, 8;
T_61.4 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_61.5, 8;
 ; End of false expr.
    %blend;
T_61.5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x571fdc919670;
T_62 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_62.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_62.5, 8;
T_62.4 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_62.5, 8;
 ; End of false expr.
    %blend;
T_62.5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x571fdc914cc0;
T_63 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x571fdcadb820;
T_64 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_64.5, 8;
T_64.4 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_64.5, 8;
 ; End of false expr.
    %blend;
T_64.5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x571fdcaef830;
T_65 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_65.5, 8;
T_65.4 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_65.5, 8;
 ; End of false expr.
    %blend;
T_65.5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x571fdcaee4b0;
T_66 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_66.5, 8;
T_66.4 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_66.5, 8;
 ; End of false expr.
    %blend;
T_66.5;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x571fdcaee290;
T_67 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_67.5, 8;
T_67.4 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_67.5, 8;
 ; End of false expr.
    %blend;
T_67.5;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x571fdca4d8a0;
T_68 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_68.5, 8;
T_68.4 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_68.5, 8;
 ; End of false expr.
    %blend;
T_68.5;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x571fdc993180;
T_69 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_69.5, 8;
T_69.4 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_69.5, 8;
 ; End of false expr.
    %blend;
T_69.5;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x571fdc9371e0;
T_70 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %sub;
    %jmp/1 T_70.5, 8;
T_70.4 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc7b3a40, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %add;
    %jmp/0 T_70.5, 8;
 ; End of false expr.
    %blend;
T_70.5;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x571fdcaba870;
T_71 ;
    %wait E_0x571fdc619650;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc8e75f0, 0, 4;
    %jmp T_71;
    .thread T_71;
    .scope S_0x571fdcaba870;
T_72 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x571fdcad5c80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_72.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_72.5, 8;
T_72.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdc8e75f0, 4;
    %jmp/0 T_72.5, 8;
 ; End of false expr.
    %blend;
T_72.5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdc7b3a40, 0, 4;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x571fdcaba870;
T_73 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdc8e5950_0, 0, 32;
T_73.2 ;
    %load/vec4 v0x571fdc8e5950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_73.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x571fdc8e5950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcad4d10, 0, 4;
    %load/vec4 v0x571fdc8e5950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdc8e5950_0, 0, 32;
    %jmp T_73.2;
T_73.3 ;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x571fdcad4db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x571fdcacf8d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcad4d10, 0, 4;
T_73.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x571fdc8e5950_0, 0, 32;
T_73.6 ;
    %load/vec4 v0x571fdc8e5950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_73.7, 5;
    %load/vec4 v0x571fdc8e5ce0_0;
    %load/vec4 v0x571fdc8e5950_0;
    %subi 1, 0, 32;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x571fdc8e5950_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x571fdcad4d10, 4;
    %jmp/1 T_73.9, 8;
T_73.8 ; End of true expr.
    %ix/getv/s 4, v0x571fdc8e5950_0;
    %load/vec4a v0x571fdcad4d10, 4;
    %jmp/0 T_73.9, 8;
 ; End of false expr.
    %blend;
T_73.9;
    %ix/getv/s 3, v0x571fdc8e5950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcad4d10, 0, 4;
    %load/vec4 v0x571fdc8e5950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdc8e5950_0, 0, 32;
    %jmp T_73.6;
T_73.7 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x571fdcaba870;
T_74 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcacf830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdc8ecd50_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x571fdc8e5ce0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcad4d10, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %jmp T_74.8;
T_74.4 ;
    %load/vec4 v0x571fdc8f1710_0;
    %assign/vec4 v0x571fdc8ecd50_0, 0;
    %jmp T_74.8;
T_74.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdc8ed000_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdc8ecd50_0, 0;
    %jmp T_74.8;
T_74.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571fdc8f1710_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdc8ecd50_0, 0;
    %jmp T_74.8;
T_74.7 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571fdc8ed000_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdc8ecd50_0, 0;
    %jmp T_74.8;
T_74.8 ;
    %pop/vec4 1;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x571fdcaaca40;
T_75 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc903740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdc919ce0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x571fdc919c00_0;
    %assign/vec4 v0x571fdc919ce0_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x571fdcaaca40;
T_76 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc903740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdc915310_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x571fdc915310_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x571fdc973010_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0x571fdc915250_0;
    %and;
T_76.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdc915310_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x571fdc8845b0;
T_77 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc967760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc96b9b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc96fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9675e0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x571fdc8f9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc96b9b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc96fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc9675e0_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc9675e0_0, 0;
    %load/vec4 v0x571fdc9676a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x571fdc96b8d0_0;
    %load/vec4 v0x571fdc96ba90_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc96ba90_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc96b9b0_0, 0;
    %load/vec4 v0x571fdc96ba90_0;
    %load/vec4 v0x571fdc96b8d0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc96b8d0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc96fbc0_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0x571fdc96b8d0_0;
    %load/vec4 v0x571fdc96ba90_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc96ba90_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc96b9b0_0, 0;
    %load/vec4 v0x571fdc96ba90_0;
    %load/vec4 v0x571fdc96b8d0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdc96b8d0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc96fbc0_0, 0;
T_77.5 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x571fdca25f40;
T_78 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca9fad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcad70b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc931420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca9f970_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x571fdca2a3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcad70b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc931420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca9f970_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca9f970_0, 0;
    %load/vec4 v0x571fdca9fa10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x571fdcad6fd0_0;
    %load/vec4 v0x571fdcad7190_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcad7190_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcad70b0_0, 0;
    %load/vec4 v0x571fdcad7190_0;
    %load/vec4 v0x571fdcad6fd0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcad6fd0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc931420_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x571fdcad6fd0_0;
    %load/vec4 v0x571fdcad7190_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcad7190_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcad70b0_0, 0;
    %load/vec4 v0x571fdcad7190_0;
    %load/vec4 v0x571fdcad6fd0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcad6fd0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc931420_0, 0;
T_78.5 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x571fdc95adb0;
T_79 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca92150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcac45b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcabfb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca91ff0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x571fdc86f890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcac45b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcabfb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca91ff0_0, 0;
    %jmp T_79.3;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca91ff0_0, 0;
    %load/vec4 v0x571fdca92090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %load/vec4 v0x571fdcac44f0_0;
    %load/vec4 v0x571fdcac4690_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcac4690_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcac45b0_0, 0;
    %load/vec4 v0x571fdcac4690_0;
    %load/vec4 v0x571fdcac44f0_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcac44f0_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcabfb40_0, 0;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0x571fdcac44f0_0;
    %load/vec4 v0x571fdcac4690_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcac4690_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcac45b0_0, 0;
    %load/vec4 v0x571fdcac4690_0;
    %load/vec4 v0x571fdcac44f0_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcac44f0_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcabfb40_0, 0;
T_79.5 ;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x571fdc91e940;
T_80 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca2ded0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc973710_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc888390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca2dd50_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x571fdc91a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc973710_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc888390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca2dd50_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca2dd50_0, 0;
    %load/vec4 v0x571fdca2de10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %load/vec4 v0x571fdc973630_0;
    %load/vec4 v0x571fdc9737f0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdc9737f0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc973710_0, 0;
    %load/vec4 v0x571fdc9737f0_0;
    %load/vec4 v0x571fdc973630_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdc973630_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc888390_0, 0;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x571fdc973630_0;
    %load/vec4 v0x571fdc9737f0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdc9737f0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc973710_0, 0;
    %load/vec4 v0x571fdc9737f0_0;
    %load/vec4 v0x571fdc973630_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdc973630_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc888390_0, 0;
T_80.5 ;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x571fdc9155b0;
T_81 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdca43550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca43720_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca3f320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca2e740_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x571fdca2e660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca43720_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca3f320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdca2e740_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdca2e740_0, 0;
    %load/vec4 v0x571fdca2e7e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.4, 8;
    %load/vec4 v0x571fdca43640_0;
    %load/vec4 v0x571fdca3f240_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca3f240_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca43720_0, 0;
    %load/vec4 v0x571fdca3f240_0;
    %load/vec4 v0x571fdca43640_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca43640_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca3f320_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0x571fdca43640_0;
    %load/vec4 v0x571fdca3f240_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca3f240_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca43720_0, 0;
    %load/vec4 v0x571fdca3f240_0;
    %load/vec4 v0x571fdca43640_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdca43640_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca3f320_0, 0;
T_81.5 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x571fdca36c20;
T_82 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc988e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc989000_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc984c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc974000_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x571fdc973f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc989000_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc984c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc974000_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc974000_0, 0;
    %load/vec4 v0x571fdc9740d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x571fdc988f20_0;
    %load/vec4 v0x571fdc984b20_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdc984b20_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc989000_0, 0;
    %load/vec4 v0x571fdc984b20_0;
    %load/vec4 v0x571fdc988f20_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdc988f20_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc984c00_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x571fdc988f20_0;
    %load/vec4 v0x571fdc984b20_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdc984b20_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc989000_0, 0;
    %load/vec4 v0x571fdc984b20_0;
    %load/vec4 v0x571fdc988f20_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdc988f20_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc984c00_0, 0;
T_82.5 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x571fdc97c500;
T_83 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc89dc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc899880_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc899a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc888e00_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x571fdc888d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc899880_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc899a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc888e00_0, 0;
    %jmp T_83.3;
T_83.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc888e00_0, 0;
    %load/vec4 v0x571fdc89db90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x571fdc89dd40_0;
    %load/vec4 v0x571fdc899940_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdc899940_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc899880_0, 0;
    %load/vec4 v0x571fdc899940_0;
    %load/vec4 v0x571fdc89dd40_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdc89dd40_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc899a20_0, 0;
    %jmp T_83.5;
T_83.4 ;
    %load/vec4 v0x571fdc89dd40_0;
    %load/vec4 v0x571fdc899940_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdc899940_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc899880_0, 0;
    %load/vec4 v0x571fdc899940_0;
    %load/vec4 v0x571fdc89dd40_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdc89dd40_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc899a20_0, 0;
T_83.5 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x571fdc891260;
T_84 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc963470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca1d9a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcab1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc963310_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x571fdc963250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdca1d9a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcab1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc963310_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc963310_0, 0;
    %load/vec4 v0x571fdc9633b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x571fdca1d8c0_0;
    %load/vec4 v0x571fdca1da80_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdca1da80_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdca1d9a0_0, 0;
    %load/vec4 v0x571fdca1da80_0;
    %load/vec4 v0x571fdca1d8c0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdca1d8c0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcab1d90_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %load/vec4 v0x571fdca1d8c0_0;
    %load/vec4 v0x571fdca1da80_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdca1da80_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdca1d9a0_0, 0;
    %load/vec4 v0x571fdca1da80_0;
    %load/vec4 v0x571fdca1d8c0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdca1d8c0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcab1d90_0, 0;
T_84.5 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x571fdc642ae0;
T_85 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc5f5780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6f9f00_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6fa0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc5f55f0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x571fdc5f5530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6f9f00_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6fa0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc5f55f0_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc5f55f0_0, 0;
    %load/vec4 v0x571fdc5f56c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %load/vec4 v0x571fdc5f5870_0;
    %load/vec4 v0x571fdc6f9fe0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc6f9fe0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6f9f00_0, 0;
    %load/vec4 v0x571fdc6f9fe0_0;
    %load/vec4 v0x571fdc5f5870_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc5f5870_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6fa0c0_0, 0;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0x571fdc5f5870_0;
    %load/vec4 v0x571fdc6f9fe0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc6f9fe0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6f9f00_0, 0;
    %load/vec4 v0x571fdc6f9fe0_0;
    %load/vec4 v0x571fdc5f5870_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdc5f5870_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6fa0c0_0, 0;
T_85.5 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x571fdc71bdc0;
T_86 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc656f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc657100_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc665870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc654650_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x571fdc654590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc657100_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc665870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc654650_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc654650_0, 0;
    %load/vec4 v0x571fdc656e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %load/vec4 v0x571fdc657020_0;
    %load/vec4 v0x571fdc6571e0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc6571e0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc657100_0, 0;
    %load/vec4 v0x571fdc6571e0_0;
    %load/vec4 v0x571fdc657020_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc657020_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc665870_0, 0;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0x571fdc657020_0;
    %load/vec4 v0x571fdc6571e0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc6571e0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc657100_0, 0;
    %load/vec4 v0x571fdc6571e0_0;
    %load/vec4 v0x571fdc657020_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdc657020_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc665870_0, 0;
T_86.5 ;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x571fdc66b700;
T_87 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc68ef90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc68f160_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc68f320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc676610_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x571fdc676550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc68f160_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc68f320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc676610_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc676610_0, 0;
    %load/vec4 v0x571fdc6766e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v0x571fdc68f080_0;
    %load/vec4 v0x571fdc68f240_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdc68f240_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc68f160_0, 0;
    %load/vec4 v0x571fdc68f240_0;
    %load/vec4 v0x571fdc68f080_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdc68f080_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc68f320_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0x571fdc68f080_0;
    %load/vec4 v0x571fdc68f240_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdc68f240_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc68f160_0, 0;
    %load/vec4 v0x571fdc68f240_0;
    %load/vec4 v0x571fdc68f080_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdc68f080_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc68f320_0, 0;
T_87.5 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x571fdc681060;
T_88 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc6bb830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6bb9b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6d8330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6878f0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x571fdc687830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6bb9b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6d8330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6878f0_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc6878f0_0, 0;
    %load/vec4 v0x571fdc6bb770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x571fdc6bb8d0_0;
    %load/vec4 v0x571fdc6bba90_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdc6bba90_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6bb9b0_0, 0;
    %load/vec4 v0x571fdc6bba90_0;
    %load/vec4 v0x571fdc6bb8d0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdc6bb8d0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6d8330_0, 0;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0x571fdc6bb8d0_0;
    %load/vec4 v0x571fdc6bba90_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdc6bba90_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6bb9b0_0, 0;
    %load/vec4 v0x571fdc6bba90_0;
    %load/vec4 v0x571fdc6bb8d0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdc6bb8d0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6d8330_0, 0;
T_88.5 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x571fdc6cb890;
T_89 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc6e08a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6e0a70_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6e0c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6d2110_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x571fdc6d2050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6e0a70_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc6e0c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6d2110_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc6d2110_0, 0;
    %load/vec4 v0x571fdc6d21e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x571fdc6e0990_0;
    %load/vec4 v0x571fdc6e0b50_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdc6e0b50_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6e0a70_0, 0;
    %load/vec4 v0x571fdc6e0b50_0;
    %load/vec4 v0x571fdc6e0990_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdc6e0990_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6e0c30_0, 0;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x571fdc6e0990_0;
    %load/vec4 v0x571fdc6e0b50_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdc6e0b50_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc6e0a70_0, 0;
    %load/vec4 v0x571fdc6e0b50_0;
    %load/vec4 v0x571fdc6e0990_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdc6e0990_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc6e0c30_0, 0;
T_89.5 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x571fdc6e5060;
T_90 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdc6305b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc630730_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb029d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6e7c50_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x571fdc6e7b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdc630730_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb029d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdc6e7c50_0, 0;
    %jmp T_90.3;
T_90.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdc6e7c50_0, 0;
    %load/vec4 v0x571fdc6304f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %load/vec4 v0x571fdc630650_0;
    %load/vec4 v0x571fdc630810_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc630810_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdc630730_0, 0;
    %load/vec4 v0x571fdc630810_0;
    %load/vec4 v0x571fdc630650_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc630650_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb029d0_0, 0;
    %jmp T_90.5;
T_90.4 ;
    %load/vec4 v0x571fdc630650_0;
    %load/vec4 v0x571fdc630810_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc630810_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdc630730_0, 0;
    %load/vec4 v0x571fdc630810_0;
    %load/vec4 v0x571fdc630650_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdc630650_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb029d0_0, 0;
T_90.5 ;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x571fdcaa4970;
T_91 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcab68e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x571fdc910c50_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x571fdc910c50_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x571fdc9ef120_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_91.2, 8;
    %load/vec4 v0x571fdcab6980_0;
    %parti/s 1, 0, 2;
    %and;
T_91.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdc910c50_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x571fdcaa4970;
T_92 ;
    %wait E_0x571fdc8dce50;
    %load/vec4 v0x571fdc9ef120_0;
    %load/vec4 v0x571fdcab6980_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_92.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_92.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_92.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_92.3, 6;
    %load/vec4 v0x571fdc910d30_0;
    %store/vec4 v0x571fdc87bfd0_0, 0, 16;
    %load/vec4 v0x571fdc87c0b0_0;
    %store/vec4 v0x571fdc87c190_0, 0, 16;
    %load/vec4 v0x571fdcac8ec0_0;
    %store/vec4 v0x571fdcac9060_0, 0, 16;
    %jmp T_92.5;
T_92.0 ;
    %load/vec4 v0x571fdc910d30_0;
    %store/vec4 v0x571fdc87bfd0_0, 0, 16;
    %load/vec4 v0x571fdc87c0b0_0;
    %store/vec4 v0x571fdc87c190_0, 0, 16;
    %load/vec4 v0x571fdcac8ec0_0;
    %store/vec4 v0x571fdcac9060_0, 0, 16;
    %jmp T_92.5;
T_92.1 ;
    %load/vec4 v0x571fdc910d30_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdc87bfd0_0, 0, 16;
    %load/vec4 v0x571fdc87c0b0_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdc87c190_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571fdcac8ec0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571fdcac9060_0, 0, 16;
    %jmp T_92.5;
T_92.2 ;
    %load/vec4 v0x571fdc910d30_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdc87bfd0_0, 0, 16;
    %load/vec4 v0x571fdc87c0b0_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdc87c190_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdcac8ec0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571fdcac9060_0, 0, 16;
    %jmp T_92.5;
T_92.3 ;
    %load/vec4 v0x571fdc910d30_0;
    %store/vec4 v0x571fdc87bfd0_0, 0, 16;
    %load/vec4 v0x571fdc87c0b0_0;
    %store/vec4 v0x571fdc87c190_0, 0, 16;
    %load/vec4 v0x571fdcac8ec0_0;
    %store/vec4 v0x571fdcac9060_0, 0, 16;
    %jmp T_92.5;
T_92.5 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x571fdcb05150;
T_93 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_93.5;
T_93.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_93.5 ;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x571fdcb05450;
T_94 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_94.5;
T_94.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_94.5 ;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x571fdcb05710;
T_95 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_95.5;
T_95.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_95.5 ;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x571fdcb059e0;
T_96 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_96.5;
T_96.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_96.5 ;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x571fdcb05ca0;
T_97 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_97.5;
T_97.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_97.5 ;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x571fdcb05fb0;
T_98 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_98.5;
T_98.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_98.5 ;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x571fdcb06270;
T_99 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_99.5;
T_99.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_99.5 ;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x571fdcb06530;
T_100 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_100.5;
T_100.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_100.5 ;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x571fdcb067f0;
T_101 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_101.5;
T_101.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_101.5 ;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x571fdcb06a60;
T_102 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_102.5;
T_102.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x571fdcb06d20;
T_103 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_103.5;
T_103.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_103.5 ;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x571fdcb06fe0;
T_104 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_104.5;
T_104.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_104.5 ;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x571fdcb072a0;
T_105 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_105.5;
T_105.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_105.5 ;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x571fdcb07560;
T_106 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_106.5;
T_106.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11410, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_106.5 ;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x571fdcb04e10;
T_107 ;
    %wait E_0x571fdc619650;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11920, 0, 4;
    %jmp T_107;
    .thread T_107;
    .scope S_0x571fdcb04e10;
T_108 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x571fdcb11860_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x571fdcb11a80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_108.2, 8;
    %load/vec4 v0x571fdcb117c0_0;
    %and;
T_108.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdcb11860_0, 0;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x571fdcb04e10;
T_109 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb11d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x571fdcb11a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.4, 9;
    %load/vec4 v0x571fdcb117c0_0;
    %and;
T_109.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x571fdcb11700_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.5, 8;
    %load/vec4 v0x571fdcb11700_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
    %jmp T_109.6;
T_109.5 ;
    %load/vec4 v0x571fdcb11700_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb11920, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_109.6 ;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x571fdcb11a80_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.9, 9;
    %load/vec4 v0x571fdcb11860_0;
    %parti/s 1, 0, 2;
    %and;
T_109.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb11410, 0, 4;
T_109.7 ;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x571fdcb02a70;
T_110 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb03010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb031f0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb033b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb02ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb030b0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x571fdcb02e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb031f0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb033b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb02ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb030b0_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb02ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb030b0_0, 0;
    %load/vec4 v0x571fdcb02f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x571fdcb03150_0;
    %load/vec4 v0x571fdcb032d0_0;
    %add;
    %assign/vec4 v0x571fdcb031f0_0, 0;
    %load/vec4 v0x571fdcb032d0_0;
    %load/vec4 v0x571fdcb03150_0;
    %sub;
    %assign/vec4 v0x571fdcb033b0_0, 0;
    %jmp T_110.5;
T_110.4 ;
    %load/vec4 v0x571fdcb03150_0;
    %load/vec4 v0x571fdcb032d0_0;
    %sub;
    %assign/vec4 v0x571fdcb031f0_0, 0;
    %load/vec4 v0x571fdcb032d0_0;
    %load/vec4 v0x571fdcb03150_0;
    %add;
    %assign/vec4 v0x571fdcb033b0_0, 0;
T_110.5 ;
T_110.3 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x571fdcb035d0;
T_111 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb03d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb03fb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb04170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb03dc0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x571fdcb03b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb03fb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb04170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb03dc0_0, 0;
    %jmp T_111.3;
T_111.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb03dc0_0, 0;
    %load/vec4 v0x571fdcb03c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x571fdcb03ed0_0;
    %load/vec4 v0x571fdcb04090_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb04090_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb03fb0_0, 0;
    %load/vec4 v0x571fdcb04090_0;
    %load/vec4 v0x571fdcb03ed0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb03ed0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb04170_0, 0;
    %jmp T_111.5;
T_111.4 ;
    %load/vec4 v0x571fdcb03ed0_0;
    %load/vec4 v0x571fdcb04090_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb04090_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb03fb0_0, 0;
    %load/vec4 v0x571fdcb04090_0;
    %load/vec4 v0x571fdcb03ed0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb03ed0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb04170_0, 0;
T_111.5 ;
T_111.3 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x571fdcb12d80;
T_112 ;
    %wait E_0x571fdc948a90;
    %load/vec4 v0x571fdcb13130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb13240_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x571fdcb13300_0, 0, 22;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb13400_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x571fdcb134d0_0, 0, 22;
    %jmp T_112.1;
T_112.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x571fdcb13300_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x571fdcb134d0_0, 0, 22;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x571fdcb11f00;
T_113 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb125d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb12760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb129e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb12500_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x571fdcb12410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x571fdcb12820_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x571fdcb12760_0, 0;
    %load/vec4 v0x571fdcb12ac0_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x571fdcb129e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb12500_0, 0;
    %jmp T_113.3;
T_113.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb12500_0, 0;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x571fdca8dc50;
T_114 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb193c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb15780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb16040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb168d0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x571fdcb172b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_114.3, 8;
    %load/vec4 v0x571fdcb180b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_114.3;
    %flag_get/vec4 8;
    %jmp/1 T_114.2, 8;
    %load/vec4 v0x571fdcb17c90_0;
    %or;
T_114.2;
    %assign/vec4 v0x571fdcb15780_0, 0;
    %load/vec4 v0x571fdcb17930_0;
    %flag_set/vec4 8;
    %jmp/1 T_114.5, 8;
    %load/vec4 v0x571fdcb18ab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_114.5;
    %flag_get/vec4 8;
    %jmp/1 T_114.4, 8;
    %load/vec4 v0x571fdcb19140_0;
    %or;
T_114.4;
    %assign/vec4 v0x571fdcb168d0_0, 0;
    %load/vec4 v0x571fdcb175f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_114.6, 8;
    %load/vec4 v0x571fdcb185b0_0;
    %or;
T_114.6;
    %assign/vec4 v0x571fdcb16040_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x571fdca8dc50;
T_115 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb193c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb16cc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb16e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb16740_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x571fdcb17930_0;
    %flag_set/vec4 8;
    %jmp/1 T_115.5, 8;
    %load/vec4 v0x571fdcb18ab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_115.5;
    %jmp/1 T_115.4, 8;
    %load/vec4 v0x571fdcb19140_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_115.4;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x571fdcb19460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_115.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_115.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_115.8, 6;
    %load/vec4 v0x571fdcb16cc0_0;
    %assign/vec4 v0x571fdcb16cc0_0, 0;
    %load/vec4 v0x571fdcb16e40_0;
    %assign/vec4 v0x571fdcb16e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb16740_0, 0;
    %jmp T_115.10;
T_115.6 ;
    %load/vec4 v0x571fdcb179f0_0;
    %assign/vec4 v0x571fdcb16cc0_0, 0;
    %load/vec4 v0x571fdcb17ad0_0;
    %assign/vec4 v0x571fdcb16e40_0, 0;
    %load/vec4 v0x571fdcb17870_0;
    %assign/vec4 v0x571fdcb16740_0, 0;
    %jmp T_115.10;
T_115.7 ;
    %load/vec4 v0x571fdcb18b70_0;
    %assign/vec4 v0x571fdcb16cc0_0, 0;
    %load/vec4 v0x571fdcb19060_0;
    %assign/vec4 v0x571fdcb16e40_0, 0;
    %load/vec4 v0x571fdcb189f0_0;
    %assign/vec4 v0x571fdcb16740_0, 0;
    %jmp T_115.10;
T_115.8 ;
    %load/vec4 v0x571fdcb19200_0;
    %assign/vec4 v0x571fdcb16cc0_0, 0;
    %load/vec4 v0x571fdcb192e0_0;
    %assign/vec4 v0x571fdcb16e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb16740_0, 0;
    %jmp T_115.10;
T_115.10 ;
    %pop/vec4 1;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x571fdca8dc50;
T_116 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb193c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb15af0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb15cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb156e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb15620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb158c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb15820_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x571fdcb15a50_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x571fdcb19460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_116.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_116.4, 6;
    %load/vec4 v0x571fdcb15af0_0;
    %assign/vec4 v0x571fdcb15af0_0, 0;
    %load/vec4 v0x571fdcb15cc0_0;
    %assign/vec4 v0x571fdcb15cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb156e0_0, 0;
    %load/vec4 v0x571fdcb15620_0;
    %assign/vec4 v0x571fdcb15620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb158c0_0, 0;
    %load/vec4 v0x571fdcb15820_0;
    %store/vec4 v0x571fdcb15820_0, 0, 16;
    %jmp T_116.6;
T_116.2 ;
    %load/vec4 v0x571fdcb172b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.7, 8;
    %load/vec4 v0x571fdcb17370_0;
    %assign/vec4 v0x571fdcb15af0_0, 0;
    %load/vec4 v0x571fdcb17450_0;
    %assign/vec4 v0x571fdcb15cc0_0, 0;
    %load/vec4 v0x571fdcb171f0_0;
    %assign/vec4 v0x571fdcb156e0_0, 0;
    %load/vec4 v0x571fdcb16f00_0;
    %assign/vec4 v0x571fdcb15620_0, 0;
T_116.7 ;
    %jmp T_116.6;
T_116.3 ;
    %load/vec4 v0x571fdcb18250_0;
    %assign/vec4 v0x571fdcb158c0_0, 0;
    %load/vec4 v0x571fdcb180b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.9, 8;
    %load/vec4 v0x571fdcb183f0_0;
    %assign/vec4 v0x571fdcb15af0_0, 0;
    %load/vec4 v0x571fdcb184d0_0;
    %assign/vec4 v0x571fdcb15cc0_0, 0;
    %load/vec4 v0x571fdcb17ff0_0;
    %assign/vec4 v0x571fdcb156e0_0, 0;
    %load/vec4 v0x571fdcb17f10_0;
    %assign/vec4 v0x571fdcb15620_0, 0;
    %load/vec4 v0x571fdcb18170_0;
    %store/vec4 v0x571fdcb15820_0, 0, 16;
    %load/vec4 v0x571fdcb18310_0;
    %assign/vec4 v0x571fdcb15a50_0, 0;
T_116.9 ;
    %jmp T_116.6;
T_116.4 ;
    %load/vec4 v0x571fdcb17c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.11, 8;
    %load/vec4 v0x571fdcb17d50_0;
    %assign/vec4 v0x571fdcb15af0_0, 0;
    %load/vec4 v0x571fdcb17e30_0;
    %assign/vec4 v0x571fdcb15cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb156e0_0, 0;
    %load/vec4 v0x571fdcb17bb0_0;
    %assign/vec4 v0x571fdcb15620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb158c0_0, 0;
T_116.11 ;
    %jmp T_116.6;
T_116.6 ;
    %pop/vec4 1;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x571fdca8dc50;
T_117 ;
    %wait E_0x571fdc6358c0;
    %load/vec4 v0x571fdcb193c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb163c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb16590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb15fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb15e90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x571fdcb162d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb16170_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x571fdcb175f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_117.4, 8;
    %load/vec4 v0x571fdcb185b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_117.4;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x571fdcb19460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_117.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_117.6, 6;
    %load/vec4 v0x571fdcb163c0_0;
    %assign/vec4 v0x571fdcb163c0_0, 0;
    %load/vec4 v0x571fdcb16590_0;
    %assign/vec4 v0x571fdcb16590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb15fa0_0, 0;
    %load/vec4 v0x571fdcb15e90_0;
    %assign/vec4 v0x571fdcb15e90_0, 0;
    %load/vec4 v0x571fdcb16170_0;
    %assign/vec4 v0x571fdcb16170_0, 0;
    %load/vec4 v0x571fdcb162d0_0;
    %assign/vec4 v0x571fdcb162d0_0, 0;
    %jmp T_117.8;
T_117.5 ;
    %load/vec4 v0x571fdcb176b0_0;
    %assign/vec4 v0x571fdcb163c0_0, 0;
    %load/vec4 v0x571fdcb17790_0;
    %assign/vec4 v0x571fdcb16590_0, 0;
    %load/vec4 v0x571fdcb17530_0;
    %assign/vec4 v0x571fdcb15fa0_0, 0;
    %load/vec4 v0x571fdcb16f00_0;
    %assign/vec4 v0x571fdcb15e90_0, 0;
    %jmp T_117.8;
T_117.6 ;
    %load/vec4 v0x571fdcb18830_0;
    %assign/vec4 v0x571fdcb163c0_0, 0;
    %load/vec4 v0x571fdcb18910_0;
    %assign/vec4 v0x571fdcb16590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb15fa0_0, 0;
    %load/vec4 v0x571fdcb18670_0;
    %assign/vec4 v0x571fdcb16170_0, 0;
    %load/vec4 v0x571fdcb18750_0;
    %assign/vec4 v0x571fdcb162d0_0, 0;
    %jmp T_117.8;
T_117.8 ;
    %pop/vec4 1;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x571fdcb63d80;
T_118 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb67e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571fdcb67310_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x571fdcb67bc0_0;
    %assign/vec4 v0x571fdcb67310_0, 0;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x571fdcb63d80;
T_119 ;
    %wait E_0x571fdcb64ce0;
    %load/vec4 v0x571fdcb67310_0;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %load/vec4 v0x571fdcb67310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_119.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_119.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_119.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_119.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_119.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_119.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_119.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_119.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_119.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_119.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_119.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.12;
T_119.0 ;
    %load/vec4 v0x571fdcb674b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
T_119.13 ;
    %jmp T_119.12;
T_119.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.12;
T_119.2 ;
    %load/vec4 v0x571fdcb67a00_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/1 T_119.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x571fdcb67a00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x571fdcb67840_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
T_119.17;
    %jmp/0xz  T_119.15, 5;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.16;
T_119.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
T_119.16 ;
    %jmp T_119.12;
T_119.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.12;
T_119.4 ;
    %load/vec4 v0x571fdcb66e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.18, 8;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_119.20, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.21;
T_119.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
T_119.21 ;
T_119.18 ;
    %jmp T_119.12;
T_119.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.12;
T_119.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.12;
T_119.7 ;
    %load/vec4 v0x571fdcb66e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.22, 8;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_119.24, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.25;
T_119.24 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
T_119.25 ;
T_119.22 ;
    %jmp T_119.12;
T_119.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.12;
T_119.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.12;
T_119.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x571fdcb67bc0_0, 0, 4;
    %jmp T_119.12;
T_119.12 ;
    %pop/vec4 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x571fdcb63d80;
T_120 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb67e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb66cd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571fdcb67a00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571fdcb67840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571fdcb67ae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb67d60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb67ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
T_120.2 ;
    %load/vec4 v0x571fdcb67680_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_120.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb68160, 0, 4;
    %load/vec4 v0x571fdcb67680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
    %jmp T_120.2;
T_120.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
T_120.4 ;
    %load/vec4 v0x571fdcb67680_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb67ca0, 0, 4;
    %load/vec4 v0x571fdcb67680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
    %jmp T_120.4;
T_120.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
T_120.6 ;
    %load/vec4 v0x571fdcb67680_0;
    %pad/s 33;
    %cmpi/s 5, 0, 33;
    %jmp/0xz T_120.7, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb66820, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb66900, 0, 4;
    %load/vec4 v0x571fdcb67680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
    %jmp T_120.6;
T_120.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
T_120.8 ;
    %load/vec4 v0x571fdcb67680_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67760_0, 0, 32;
T_120.10 ;
    %load/vec4 v0x571fdcb67760_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.11, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x571fdcb67680_0;
    %pad/s 35;
    %pad/s 38;
    %muli 6, 0, 38;
    %pad/s 39;
    %load/vec4 v0x571fdcb67760_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb67fc0, 0, 4;
    %load/vec4 v0x571fdcb67760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67760_0, 0, 32;
    %jmp T_120.10;
T_120.11 ;
    %load/vec4 v0x571fdcb67680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
    %jmp T_120.8;
T_120.9 ;
    %jmp T_120.1;
T_120.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb66cd0_0, 0;
    %load/vec4 v0x571fdcb67310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_120.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_120.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_120.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_120.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_120.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_120.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_120.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_120.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_120.20, 6;
    %jmp T_120.21;
T_120.12 ;
    %load/vec4 v0x571fdcb67920_0;
    %assign/vec4 v0x571fdcb67a00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571fdcb67840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571fdcb67ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
T_120.22 ;
    %load/vec4 v0x571fdcb67680_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_120.23, 5;
    %load/vec4 v0x571fdcb68340_0;
    %load/vec4 v0x571fdcb67680_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb68160, 0, 4;
    %load/vec4 v0x571fdcb67680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
    %jmp T_120.22;
T_120.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
T_120.24 ;
    %load/vec4 v0x571fdcb67680_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.25, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67760_0, 0, 32;
T_120.26 ;
    %load/vec4 v0x571fdcb67760_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_120.27, 5;
    %load/vec4 v0x571fdcb68080_0;
    %load/vec4 v0x571fdcb67680_0;
    %pad/s 33;
    %muli 6, 0, 33;
    %load/vec4 v0x571fdcb67760_0;
    %pad/s 33;
    %add;
    %addi 1, 0, 33;
    %muli 16, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 15, 0, 35;
    %part/s 16;
    %load/vec4 v0x571fdcb67680_0;
    %pad/s 35;
    %pad/s 38;
    %muli 6, 0, 38;
    %pad/s 39;
    %load/vec4 v0x571fdcb67760_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb67fc0, 0, 4;
    %load/vec4 v0x571fdcb67760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67760_0, 0, 32;
    %jmp T_120.26;
T_120.27 ;
    %load/vec4 v0x571fdcb67680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
    %jmp T_120.24;
T_120.25 ;
    %jmp T_120.21;
T_120.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571fdcb67ae0_0, 0;
    %jmp T_120.21;
T_120.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb66cd0_0, 0;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_120.28, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb68160, 4;
    %assign/vec4 v0x571fdcb66fe0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb68160, 4;
    %assign/vec4 v0x571fdcb67140_0, 0;
    %jmp T_120.29;
T_120.28 ;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x571fdcb68160, 4;
    %assign/vec4 v0x571fdcb66fe0_0, 0;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x571fdcb67ca0, 4;
    %assign/vec4 v0x571fdcb67140_0, 0;
T_120.29 ;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_120.30, 8;
    %load/vec4 v0x571fdcb67840_0;
    %pad/u 7;
    %pad/u 10;
    %muli 6, 0, 10;
    %pad/u 11;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 4;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x571fdcb67fc0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_120.31, 8;
T_120.30 ; End of true expr.
    %load/vec4 v0x571fdcb67840_0;
    %pad/u 7;
    %pad/u 10;
    %muli 6, 0, 10;
    %pad/u 11;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 4;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x571fdcb67fc0, 4;
    %jmp/0 T_120.31, 8;
 ; End of false expr.
    %blend;
T_120.31;
    %assign/vec4 v0x571fdcb66b20_0, 0;
    %jmp T_120.21;
T_120.15 ;
    %load/vec4 v0x571fdcb66e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.32, 8;
    %load/vec4 v0x571fdcb67080_0;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb67ca0, 0, 4;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_120.34, 4;
    %load/vec4 v0x571fdcb67200_0;
    %assign/vec4 v0x571fdcb67d60_0, 0;
T_120.34 ;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_120.36, 5;
    %load/vec4 v0x571fdcb67ae0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x571fdcb67ae0_0, 0;
    %jmp T_120.37;
T_120.36 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571fdcb67ae0_0, 0;
T_120.37 ;
T_120.32 ;
    %jmp T_120.21;
T_120.16 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb67ca0, 4;
    %load/vec4 v0x571fdcb67d60_0;
    %sub;
    %assign/vec4 v0x571fdcb67ee0_0, 0;
    %jmp T_120.21;
T_120.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb66cd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb66fe0_0, 0;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_120.38, 4;
    %load/vec4 v0x571fdcb67ee0_0;
    %assign/vec4 v0x571fdcb67140_0, 0;
    %jmp T_120.39;
T_120.38 ;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x571fdcb66820, 4;
    %assign/vec4 v0x571fdcb67140_0, 0;
T_120.39 ;
    %load/vec4 v0x571fdcb67840_0;
    %pad/u 7;
    %pad/u 10;
    %muli 6, 0, 10;
    %pad/u 11;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %sub;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x571fdcb67fc0, 4;
    %assign/vec4 v0x571fdcb66b20_0, 0;
    %jmp T_120.21;
T_120.18 ;
    %load/vec4 v0x571fdcb66e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.40, 8;
    %load/vec4 v0x571fdcb67080_0;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb66820, 0, 4;
    %load/vec4 v0x571fdcb67200_0;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb66900, 0, 4;
    %load/vec4 v0x571fdcb67ae0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_120.42, 5;
    %load/vec4 v0x571fdcb67ae0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x571fdcb67ae0_0, 0;
T_120.42 ;
T_120.40 ;
    %jmp T_120.21;
T_120.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
T_120.44 ;
    %load/vec4 v0x571fdcb67680_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_120.45, 5;
    %load/vec4 v0x571fdcb67680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_120.46, 4;
    %ix/getv/s 4, v0x571fdcb67680_0;
    %load/vec4a v0x571fdcb68160, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb66900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb68160, 0, 4;
    %jmp T_120.47;
T_120.46 ;
    %load/vec4 v0x571fdcb67680_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_120.48, 4;
    %ix/getv/s 4, v0x571fdcb67680_0;
    %load/vec4a v0x571fdcb68160, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb66820, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb68160, 0, 4;
    %jmp T_120.49;
T_120.48 ;
    %load/vec4 v0x571fdcb67680_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz  T_120.50, 5;
    %ix/getv/s 4, v0x571fdcb67680_0;
    %load/vec4a v0x571fdcb68160, 4;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x571fdcb67680_0;
    %sub;
    %subi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x571fdcb66900, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb68160, 0, 4;
    %jmp T_120.51;
T_120.50 ;
    %ix/getv/s 4, v0x571fdcb67680_0;
    %load/vec4a v0x571fdcb68160, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb67ca0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %ix/getv/s 3, v0x571fdcb67680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb68160, 0, 4;
T_120.51 ;
T_120.49 ;
T_120.47 ;
    %load/vec4 v0x571fdcb67680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb67680_0, 0, 32;
    %jmp T_120.44;
T_120.45 ;
    %jmp T_120.21;
T_120.20 ;
    %load/vec4 v0x571fdcb67840_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x571fdcb67840_0, 0;
    %jmp T_120.21;
T_120.21 ;
    %pop/vec4 1;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x571fdcb1c790;
T_121 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb1cf20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1d0d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb1cd90_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x571fdcb1ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1d0d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb1cd90_0, 0;
    %jmp T_121.3;
T_121.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb1cd90_0, 0;
    %load/vec4 v0x571fdcb1ce60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %load/vec4 v0x571fdcb1d010_0;
    %load/vec4 v0x571fdcb1d1b0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb1d1b0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb1d0d0_0, 0;
    %load/vec4 v0x571fdcb1d1b0_0;
    %load/vec4 v0x571fdcb1d010_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb1d010_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb1d290_0, 0;
    %jmp T_121.5;
T_121.4 ;
    %load/vec4 v0x571fdcb1d010_0;
    %load/vec4 v0x571fdcb1d1b0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb1d1b0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb1d0d0_0, 0;
    %load/vec4 v0x571fdcb1d1b0_0;
    %load/vec4 v0x571fdcb1d010_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb1d010_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb1d290_0, 0;
T_121.5 ;
T_121.3 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x571fdcb1d730;
T_122 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb1df90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1e1b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb1de30_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x571fdcb1dd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1e1b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb1de30_0, 0;
    %jmp T_122.3;
T_122.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb1de30_0, 0;
    %load/vec4 v0x571fdcb1ded0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x571fdcb1e0d0_0;
    %load/vec4 v0x571fdcb1e290_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcb1e290_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb1e1b0_0, 0;
    %load/vec4 v0x571fdcb1e290_0;
    %load/vec4 v0x571fdcb1e0d0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcb1e0d0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb1e370_0, 0;
    %jmp T_122.5;
T_122.4 ;
    %load/vec4 v0x571fdcb1e0d0_0;
    %load/vec4 v0x571fdcb1e290_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcb1e290_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb1e1b0_0, 0;
    %load/vec4 v0x571fdcb1e290_0;
    %load/vec4 v0x571fdcb1e0d0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcb1e0d0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb1e370_0, 0;
T_122.5 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x571fdcb1e800;
T_123 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb1efe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1f1b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1f370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb1ee50_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x571fdcb1ed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1f1b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb1f370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb1ee50_0, 0;
    %jmp T_123.3;
T_123.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb1ee50_0, 0;
    %load/vec4 v0x571fdcb1ef20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %load/vec4 v0x571fdcb1f0d0_0;
    %load/vec4 v0x571fdcb1f290_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcb1f290_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb1f1b0_0, 0;
    %load/vec4 v0x571fdcb1f290_0;
    %load/vec4 v0x571fdcb1f0d0_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcb1f0d0_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb1f370_0, 0;
    %jmp T_123.5;
T_123.4 ;
    %load/vec4 v0x571fdcb1f0d0_0;
    %load/vec4 v0x571fdcb1f290_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcb1f290_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb1f1b0_0, 0;
    %load/vec4 v0x571fdcb1f290_0;
    %load/vec4 v0x571fdcb1f0d0_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcb1f0d0_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb1f370_0, 0;
T_123.5 ;
T_123.3 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x571fdcb1f850;
T_124 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb20030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb20240_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb20400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb1fea0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x571fdcb1fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb20240_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb20400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb1fea0_0, 0;
    %jmp T_124.3;
T_124.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb1fea0_0, 0;
    %load/vec4 v0x571fdcb1ff70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %load/vec4 v0x571fdcb20160_0;
    %load/vec4 v0x571fdcb20320_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb20320_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb20240_0, 0;
    %load/vec4 v0x571fdcb20320_0;
    %load/vec4 v0x571fdcb20160_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb20160_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb20400_0, 0;
    %jmp T_124.5;
T_124.4 ;
    %load/vec4 v0x571fdcb20160_0;
    %load/vec4 v0x571fdcb20320_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb20320_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb20240_0, 0;
    %load/vec4 v0x571fdcb20320_0;
    %load/vec4 v0x571fdcb20160_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb20160_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb20400_0, 0;
T_124.5 ;
T_124.3 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x571fdcb208d0;
T_125 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb210e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb212b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb21470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb20f50_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x571fdcb20e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb212b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb21470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb20f50_0, 0;
    %jmp T_125.3;
T_125.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb20f50_0, 0;
    %load/vec4 v0x571fdcb21020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %load/vec4 v0x571fdcb211d0_0;
    %load/vec4 v0x571fdcb21390_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb21390_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb212b0_0, 0;
    %load/vec4 v0x571fdcb21390_0;
    %load/vec4 v0x571fdcb211d0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb211d0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb21470_0, 0;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x571fdcb211d0_0;
    %load/vec4 v0x571fdcb21390_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb21390_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb212b0_0, 0;
    %load/vec4 v0x571fdcb21390_0;
    %load/vec4 v0x571fdcb211d0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb211d0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb21470_0, 0;
T_125.5 ;
T_125.3 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x571fdcb21900;
T_126 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb22110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb222e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb224a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb21f80_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x571fdcb21ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb222e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb224a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb21f80_0, 0;
    %jmp T_126.3;
T_126.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb21f80_0, 0;
    %load/vec4 v0x571fdcb22050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.4, 8;
    %load/vec4 v0x571fdcb22200_0;
    %load/vec4 v0x571fdcb223c0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcb223c0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb222e0_0, 0;
    %load/vec4 v0x571fdcb223c0_0;
    %load/vec4 v0x571fdcb22200_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcb22200_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb224a0_0, 0;
    %jmp T_126.5;
T_126.4 ;
    %load/vec4 v0x571fdcb22200_0;
    %load/vec4 v0x571fdcb223c0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcb223c0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb222e0_0, 0;
    %load/vec4 v0x571fdcb223c0_0;
    %load/vec4 v0x571fdcb22200_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcb22200_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb224a0_0, 0;
T_126.5 ;
T_126.3 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x571fdcb22930;
T_127 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb23140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb23310_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb234d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb22fb0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x571fdcb22ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb23310_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb234d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb22fb0_0, 0;
    %jmp T_127.3;
T_127.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb22fb0_0, 0;
    %load/vec4 v0x571fdcb23080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.4, 8;
    %load/vec4 v0x571fdcb23230_0;
    %load/vec4 v0x571fdcb233f0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb233f0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb23310_0, 0;
    %load/vec4 v0x571fdcb233f0_0;
    %load/vec4 v0x571fdcb23230_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb23230_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb234d0_0, 0;
    %jmp T_127.5;
T_127.4 ;
    %load/vec4 v0x571fdcb23230_0;
    %load/vec4 v0x571fdcb233f0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb233f0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb23310_0, 0;
    %load/vec4 v0x571fdcb233f0_0;
    %load/vec4 v0x571fdcb23230_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb23230_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb234d0_0, 0;
T_127.5 ;
T_127.3 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x571fdcb239a0;
T_128 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb242c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb245a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb24760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb24130_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x571fdcb24070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb245a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb24760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb24130_0, 0;
    %jmp T_128.3;
T_128.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb24130_0, 0;
    %load/vec4 v0x571fdcb24200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.4, 8;
    %load/vec4 v0x571fdcb244c0_0;
    %load/vec4 v0x571fdcb24680_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb24680_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb245a0_0, 0;
    %load/vec4 v0x571fdcb24680_0;
    %load/vec4 v0x571fdcb244c0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb244c0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb24760_0, 0;
    %jmp T_128.5;
T_128.4 ;
    %load/vec4 v0x571fdcb244c0_0;
    %load/vec4 v0x571fdcb24680_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb24680_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb245a0_0, 0;
    %load/vec4 v0x571fdcb24680_0;
    %load/vec4 v0x571fdcb244c0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb244c0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb24760_0, 0;
T_128.5 ;
T_128.3 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x571fdcb24bf0;
T_129 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb252e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb254b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb25670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb25150_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x571fdcb25090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb254b0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb25670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb25150_0, 0;
    %jmp T_129.3;
T_129.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb25150_0, 0;
    %load/vec4 v0x571fdcb25220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.4, 8;
    %load/vec4 v0x571fdcb253d0_0;
    %load/vec4 v0x571fdcb25590_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdcb25590_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb254b0_0, 0;
    %load/vec4 v0x571fdcb25590_0;
    %load/vec4 v0x571fdcb253d0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdcb253d0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb25670_0, 0;
    %jmp T_129.5;
T_129.4 ;
    %load/vec4 v0x571fdcb253d0_0;
    %load/vec4 v0x571fdcb25590_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdcb25590_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb254b0_0, 0;
    %load/vec4 v0x571fdcb25590_0;
    %load/vec4 v0x571fdcb253d0_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdcb253d0_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb25670_0, 0;
T_129.5 ;
T_129.3 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x571fdcb25b00;
T_130 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb26310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb264e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb266a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb26180_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x571fdcb260c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb264e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb266a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb26180_0, 0;
    %jmp T_130.3;
T_130.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb26180_0, 0;
    %load/vec4 v0x571fdcb26250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.4, 8;
    %load/vec4 v0x571fdcb26400_0;
    %load/vec4 v0x571fdcb265c0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb265c0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb264e0_0, 0;
    %load/vec4 v0x571fdcb265c0_0;
    %load/vec4 v0x571fdcb26400_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb26400_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb266a0_0, 0;
    %jmp T_130.5;
T_130.4 ;
    %load/vec4 v0x571fdcb26400_0;
    %load/vec4 v0x571fdcb265c0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb265c0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb264e0_0, 0;
    %load/vec4 v0x571fdcb265c0_0;
    %load/vec4 v0x571fdcb26400_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb26400_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb266a0_0, 0;
T_130.5 ;
T_130.3 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x571fdcb26b30;
T_131 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb27340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb27510_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb276d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb271b0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x571fdcb270f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb27510_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb276d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb271b0_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb271b0_0, 0;
    %load/vec4 v0x571fdcb27280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %load/vec4 v0x571fdcb27430_0;
    %load/vec4 v0x571fdcb275f0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb275f0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb27510_0, 0;
    %load/vec4 v0x571fdcb275f0_0;
    %load/vec4 v0x571fdcb27430_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb27430_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb276d0_0, 0;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x571fdcb27430_0;
    %load/vec4 v0x571fdcb275f0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb275f0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb27510_0, 0;
    %load/vec4 v0x571fdcb275f0_0;
    %load/vec4 v0x571fdcb27430_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb27430_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb276d0_0, 0;
T_131.5 ;
T_131.3 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x571fdcb27b60;
T_132 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb28370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb28540_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb28700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb281e0_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x571fdcb28120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb28540_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb28700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb281e0_0, 0;
    %jmp T_132.3;
T_132.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb281e0_0, 0;
    %load/vec4 v0x571fdcb282b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.4, 8;
    %load/vec4 v0x571fdcb28460_0;
    %load/vec4 v0x571fdcb28620_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb28620_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb28540_0, 0;
    %load/vec4 v0x571fdcb28620_0;
    %load/vec4 v0x571fdcb28460_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb28460_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb28700_0, 0;
    %jmp T_132.5;
T_132.4 ;
    %load/vec4 v0x571fdcb28460_0;
    %load/vec4 v0x571fdcb28620_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb28620_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb28540_0, 0;
    %load/vec4 v0x571fdcb28620_0;
    %load/vec4 v0x571fdcb28460_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb28460_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb28700_0, 0;
T_132.5 ;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x571fdcb28b90;
T_133 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb293a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb29570_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb29730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb29210_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x571fdcb29150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb29570_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb29730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb29210_0, 0;
    %jmp T_133.3;
T_133.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb29210_0, 0;
    %load/vec4 v0x571fdcb292e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.4, 8;
    %load/vec4 v0x571fdcb29490_0;
    %load/vec4 v0x571fdcb29650_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcb29650_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb29570_0, 0;
    %load/vec4 v0x571fdcb29650_0;
    %load/vec4 v0x571fdcb29490_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcb29490_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb29730_0, 0;
    %jmp T_133.5;
T_133.4 ;
    %load/vec4 v0x571fdcb29490_0;
    %load/vec4 v0x571fdcb29650_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcb29650_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb29570_0, 0;
    %load/vec4 v0x571fdcb29650_0;
    %load/vec4 v0x571fdcb29490_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcb29490_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb29730_0, 0;
T_133.5 ;
T_133.3 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x571fdcb29bc0;
T_134 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb2a3d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2a5a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb2a240_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x571fdcb2a180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2a5a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb2a240_0, 0;
    %jmp T_134.3;
T_134.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb2a240_0, 0;
    %load/vec4 v0x571fdcb2a310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.4, 8;
    %load/vec4 v0x571fdcb2a4c0_0;
    %load/vec4 v0x571fdcb2a680_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb2a680_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb2a5a0_0, 0;
    %load/vec4 v0x571fdcb2a680_0;
    %load/vec4 v0x571fdcb2a4c0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb2a4c0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb2a760_0, 0;
    %jmp T_134.5;
T_134.4 ;
    %load/vec4 v0x571fdcb2a4c0_0;
    %load/vec4 v0x571fdcb2a680_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb2a680_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb2a5a0_0, 0;
    %load/vec4 v0x571fdcb2a680_0;
    %load/vec4 v0x571fdcb2a4c0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb2a4c0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb2a760_0, 0;
T_134.5 ;
T_134.3 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x571fdcb1a960;
T_135 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb1bb00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x571fdcb1be90_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x571fdcb1be90_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x571fdcb1b880_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_135.2, 8;
    %load/vec4 v0x571fdcb1bbc0_0;
    %parti/s 1, 0, 2;
    %and;
T_135.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdcb1be90_0, 0;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x571fdcb1a960;
T_136 ;
    %wait E_0x571fdca65b40;
    %load/vec4 v0x571fdcb1b880_0;
    %load/vec4 v0x571fdcb1bbc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_136.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_136.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_136.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_136.3, 6;
    %load/vec4 v0x571fdcb1bf70_0;
    %store/vec4 v0x571fdcb1c050_0, 0, 16;
    %load/vec4 v0x571fdcb1c130_0;
    %store/vec4 v0x571fdcb1c210_0, 0, 16;
    %load/vec4 v0x571fdcb1b540_0;
    %store/vec4 v0x571fdcb1b6e0_0, 0, 16;
    %jmp T_136.5;
T_136.0 ;
    %load/vec4 v0x571fdcb1bf70_0;
    %store/vec4 v0x571fdcb1c050_0, 0, 16;
    %load/vec4 v0x571fdcb1c130_0;
    %store/vec4 v0x571fdcb1c210_0, 0, 16;
    %load/vec4 v0x571fdcb1b540_0;
    %store/vec4 v0x571fdcb1b6e0_0, 0, 16;
    %jmp T_136.5;
T_136.1 ;
    %load/vec4 v0x571fdcb1bf70_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdcb1c050_0, 0, 16;
    %load/vec4 v0x571fdcb1c130_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdcb1c210_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571fdcb1b540_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571fdcb1b6e0_0, 0, 16;
    %jmp T_136.5;
T_136.2 ;
    %load/vec4 v0x571fdcb1bf70_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdcb1c050_0, 0, 16;
    %load/vec4 v0x571fdcb1c130_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x571fdcb1c210_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdcb1b540_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571fdcb1b6e0_0, 0, 16;
    %jmp T_136.5;
T_136.3 ;
    %load/vec4 v0x571fdcb1bf70_0;
    %store/vec4 v0x571fdcb1c050_0, 0, 16;
    %load/vec4 v0x571fdcb1c130_0;
    %store/vec4 v0x571fdcb1c210_0, 0, 16;
    %load/vec4 v0x571fdcb1b540_0;
    %store/vec4 v0x571fdcb1b6e0_0, 0, 16;
    %jmp T_136.5;
T_136.5 ;
    %pop/vec4 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x571fdcb2d5a0;
T_137 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_137.5;
T_137.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_137.5 ;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x571fdcb2d8a0;
T_138 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_138.5;
T_138.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_138.5 ;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x571fdcb2db60;
T_139 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_139.5;
T_139.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_139.5 ;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x571fdcb2de30;
T_140 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_140.5;
T_140.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_140.5 ;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x571fdcb2e0f0;
T_141 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_141.5;
T_141.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_141.5 ;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x571fdcb2e400;
T_142 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_142.5;
T_142.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_142.5 ;
T_142.2 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x571fdcb2e6c0;
T_143 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_143.5;
T_143.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_143.5 ;
T_143.2 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x571fdcb2e980;
T_144 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_144.5;
T_144.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_144.5 ;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x571fdcb2ec40;
T_145 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_145.5;
T_145.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_145.5 ;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x571fdcb2eeb0;
T_146 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_146.5;
T_146.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_146.5 ;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x571fdcb2f170;
T_147 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_147.5;
T_147.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_147.5 ;
T_147.2 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x571fdcb2f430;
T_148 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_148.5;
T_148.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_148.5 ;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x571fdcb2f6f0;
T_149 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_149.5;
T_149.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_149.5 ;
T_149.2 ;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x571fdcb2f9b0;
T_150 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_150.5;
T_150.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb39ab0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_150.5 ;
T_150.2 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x571fdcb2d1a0;
T_151 ;
    %wait E_0x571fdcb2d520;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb3a050, 0, 4;
    %jmp T_151;
    .thread T_151;
    .scope S_0x571fdcb2d1a0;
T_152 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x571fdcb39fb0_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x571fdcb3a1b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_152.2, 8;
    %load/vec4 v0x571fdcb39ee0_0;
    %and;
T_152.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdcb39fb0_0, 0;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x571fdcb2d1a0;
T_153 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x571fdcb3a1b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_153.4, 9;
    %load/vec4 v0x571fdcb39ee0_0;
    %and;
T_153.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x571fdcb39e20_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.5, 8;
    %load/vec4 v0x571fdcb39e20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
    %jmp T_153.6;
T_153.5 ;
    %load/vec4 v0x571fdcb39e20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb3a050, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_153.6 ;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0x571fdcb3a1b0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_153.9, 9;
    %load/vec4 v0x571fdcb39fb0_0;
    %parti/s 1, 0, 2;
    %and;
T_153.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb39ab0, 0, 4;
T_153.7 ;
T_153.3 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x571fdcb2a960;
T_154 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb2b030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2b2c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb2aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb2b120_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x571fdcb2ade0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2b2c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb2aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb2b120_0, 0;
    %jmp T_154.3;
T_154.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb2aea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb2b120_0, 0;
    %load/vec4 v0x571fdcb2af70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.4, 8;
    %load/vec4 v0x571fdcb2b1e0_0;
    %load/vec4 v0x571fdcb2b3a0_0;
    %add;
    %assign/vec4 v0x571fdcb2b2c0_0, 0;
    %load/vec4 v0x571fdcb2b3a0_0;
    %load/vec4 v0x571fdcb2b1e0_0;
    %sub;
    %assign/vec4 v0x571fdcb2b480_0, 0;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x571fdcb2b1e0_0;
    %load/vec4 v0x571fdcb2b3a0_0;
    %sub;
    %assign/vec4 v0x571fdcb2b2c0_0, 0;
    %load/vec4 v0x571fdcb2b3a0_0;
    %load/vec4 v0x571fdcb2b1e0_0;
    %add;
    %assign/vec4 v0x571fdcb2b480_0, 0;
T_154.5 ;
T_154.3 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x571fdcb2b6a0;
T_155 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb2be20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2c2c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb2c0d0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x571fdcb2bc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2c2c0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb2c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb2c0d0_0, 0;
    %jmp T_155.3;
T_155.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb2c0d0_0, 0;
    %load/vec4 v0x571fdcb2bd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.4, 8;
    %load/vec4 v0x571fdcb2c1e0_0;
    %load/vec4 v0x571fdcb2c3a0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb2c3a0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb2c2c0_0, 0;
    %load/vec4 v0x571fdcb2c3a0_0;
    %load/vec4 v0x571fdcb2c1e0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb2c1e0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb2c480_0, 0;
    %jmp T_155.5;
T_155.4 ;
    %load/vec4 v0x571fdcb2c1e0_0;
    %load/vec4 v0x571fdcb2c3a0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb2c3a0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb2c2c0_0, 0;
    %load/vec4 v0x571fdcb2c3a0_0;
    %load/vec4 v0x571fdcb2c1e0_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb2c1e0_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb2c480_0, 0;
T_155.5 ;
T_155.3 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x571fdcb3b4f0;
T_156 ;
    %wait E_0x571fdcb2d4e0;
    %load/vec4 v0x571fdcb3b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb3b9b0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x571fdcb3ba70_0, 0, 22;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb3bb70_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x571fdcb3bc40_0, 0, 22;
    %jmp T_156.1;
T_156.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x571fdcb3ba70_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x571fdcb3bc40_0, 0, 22;
T_156.1 ;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x571fdcb3a670;
T_157 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3ad40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb3aed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb3b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb3ac70_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x571fdcb3ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x571fdcb3af90_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x571fdcb3aed0_0, 0;
    %load/vec4 v0x571fdcb3b230_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x571fdcb3b150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb3ac70_0, 0;
    %jmp T_157.3;
T_157.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb3ac70_0, 0;
T_157.3 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x571fdcb3ef10;
T_158 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3f690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb3f940_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb3fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb3f5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb3f500_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x571fdcb3f440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb3f500_0, 0;
    %load/vec4 v0x571fdcb3fa20_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.4, 8;
    %load/vec4 v0x571fdcb3f780_0;
    %load/vec4 v0x571fdcb3fa20_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb3fa20_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb3f940_0, 0;
    %load/vec4 v0x571fdcb3fa20_0;
    %load/vec4 v0x571fdcb3f780_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb3f780_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb3fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb3f5d0_0, 0;
    %jmp T_158.5;
T_158.4 ;
    %load/vec4 v0x571fdcb3f780_0;
    %load/vec4 v0x571fdcb3fa20_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb3fa20_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb3f940_0, 0;
    %load/vec4 v0x571fdcb3fa20_0;
    %load/vec4 v0x571fdcb3f780_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb3f780_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb3fbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb3f5d0_0, 0;
T_158.5 ;
    %jmp T_158.3;
T_158.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb3f500_0, 0;
T_158.3 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x571fdcb40050;
T_159 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb40890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb40b40_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb40de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb407d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb40700_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x571fdcb40640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb40700_0, 0;
    %load/vec4 v0x571fdcb40c20_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %load/vec4 v0x571fdcb40980_0;
    %load/vec4 v0x571fdcb40c20_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcb40c20_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb40b40_0, 0;
    %load/vec4 v0x571fdcb40c20_0;
    %load/vec4 v0x571fdcb40980_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcb40980_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb40de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb407d0_0, 0;
    %jmp T_159.5;
T_159.4 ;
    %load/vec4 v0x571fdcb40980_0;
    %load/vec4 v0x571fdcb40c20_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcb40c20_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb40b40_0, 0;
    %load/vec4 v0x571fdcb40c20_0;
    %load/vec4 v0x571fdcb40980_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x571fdcb40980_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb40de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb407d0_0, 0;
T_159.5 ;
    %jmp T_159.3;
T_159.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb40700_0, 0;
T_159.3 ;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x571fdcb41270;
T_160 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb41a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb41d30_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb41fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb419c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb418f0_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x571fdcb41830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb418f0_0, 0;
    %load/vec4 v0x571fdcb41e10_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.4, 8;
    %load/vec4 v0x571fdcb41b70_0;
    %load/vec4 v0x571fdcb41e10_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcb41e10_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb41d30_0, 0;
    %load/vec4 v0x571fdcb41e10_0;
    %load/vec4 v0x571fdcb41b70_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcb41b70_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb41fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb419c0_0, 0;
    %jmp T_160.5;
T_160.4 ;
    %load/vec4 v0x571fdcb41b70_0;
    %load/vec4 v0x571fdcb41e10_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcb41e10_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb41d30_0, 0;
    %load/vec4 v0x571fdcb41e10_0;
    %load/vec4 v0x571fdcb41b70_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x571fdcb41b70_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb41fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb419c0_0, 0;
T_160.5 ;
    %jmp T_160.3;
T_160.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb418f0_0, 0;
T_160.3 ;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x571fdcb424b0;
T_161 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb42c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb42f40_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb431e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb42bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb42b00_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x571fdcb42a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb42b00_0, 0;
    %load/vec4 v0x571fdcb43020_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.4, 8;
    %load/vec4 v0x571fdcb42d80_0;
    %load/vec4 v0x571fdcb43020_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb43020_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb42f40_0, 0;
    %load/vec4 v0x571fdcb43020_0;
    %load/vec4 v0x571fdcb42d80_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb42d80_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb431e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb42bd0_0, 0;
    %jmp T_161.5;
T_161.4 ;
    %load/vec4 v0x571fdcb42d80_0;
    %load/vec4 v0x571fdcb43020_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb43020_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb42f40_0, 0;
    %load/vec4 v0x571fdcb43020_0;
    %load/vec4 v0x571fdcb42d80_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb42d80_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb431e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb42bd0_0, 0;
T_161.5 ;
    %jmp T_161.3;
T_161.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb42b00_0, 0;
T_161.3 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x571fdcb43670;
T_162 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb43e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb44130_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb443d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb43dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb43cf0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x571fdcb43c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb43cf0_0, 0;
    %load/vec4 v0x571fdcb44210_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.4, 8;
    %load/vec4 v0x571fdcb43f70_0;
    %load/vec4 v0x571fdcb44210_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb44210_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb44130_0, 0;
    %load/vec4 v0x571fdcb44210_0;
    %load/vec4 v0x571fdcb43f70_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb43f70_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb443d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb43dc0_0, 0;
    %jmp T_162.5;
T_162.4 ;
    %load/vec4 v0x571fdcb43f70_0;
    %load/vec4 v0x571fdcb44210_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb44210_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb44130_0, 0;
    %load/vec4 v0x571fdcb44210_0;
    %load/vec4 v0x571fdcb43f70_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb43f70_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb443d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb43dc0_0, 0;
T_162.5 ;
    %jmp T_162.3;
T_162.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb43cf0_0, 0;
T_162.3 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x571fdcb44860;
T_163 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb45070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb45320_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb455c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb44fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb44ee0_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x571fdcb44e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb44ee0_0, 0;
    %load/vec4 v0x571fdcb45400_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.4, 8;
    %load/vec4 v0x571fdcb45160_0;
    %load/vec4 v0x571fdcb45400_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcb45400_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb45320_0, 0;
    %load/vec4 v0x571fdcb45400_0;
    %load/vec4 v0x571fdcb45160_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcb45160_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb455c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb44fb0_0, 0;
    %jmp T_163.5;
T_163.4 ;
    %load/vec4 v0x571fdcb45160_0;
    %load/vec4 v0x571fdcb45400_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcb45400_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb45320_0, 0;
    %load/vec4 v0x571fdcb45400_0;
    %load/vec4 v0x571fdcb45160_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x571fdcb45160_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb455c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb44fb0_0, 0;
T_163.5 ;
    %jmp T_163.3;
T_163.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb44ee0_0, 0;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x571fdcb45a50;
T_164 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb46260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb46510_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb467b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb461a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb460d0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x571fdcb46010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb460d0_0, 0;
    %load/vec4 v0x571fdcb465f0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.4, 8;
    %load/vec4 v0x571fdcb46350_0;
    %load/vec4 v0x571fdcb465f0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb465f0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb46510_0, 0;
    %load/vec4 v0x571fdcb465f0_0;
    %load/vec4 v0x571fdcb46350_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb46350_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb467b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb461a0_0, 0;
    %jmp T_164.5;
T_164.4 ;
    %load/vec4 v0x571fdcb46350_0;
    %load/vec4 v0x571fdcb465f0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb465f0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb46510_0, 0;
    %load/vec4 v0x571fdcb465f0_0;
    %load/vec4 v0x571fdcb46350_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb46350_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb467b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb461a0_0, 0;
T_164.5 ;
    %jmp T_164.3;
T_164.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb460d0_0, 0;
T_164.3 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x571fdcb46c80;
T_165 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb47490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb47740_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb479e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb473d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb47300_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x571fdcb47240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb47300_0, 0;
    %load/vec4 v0x571fdcb47820_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.4, 8;
    %load/vec4 v0x571fdcb47580_0;
    %load/vec4 v0x571fdcb47820_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb47820_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb47740_0, 0;
    %load/vec4 v0x571fdcb47820_0;
    %load/vec4 v0x571fdcb47580_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb47580_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb479e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb473d0_0, 0;
    %jmp T_165.5;
T_165.4 ;
    %load/vec4 v0x571fdcb47580_0;
    %load/vec4 v0x571fdcb47820_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb47820_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb47740_0, 0;
    %load/vec4 v0x571fdcb47820_0;
    %load/vec4 v0x571fdcb47580_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb47580_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb479e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb473d0_0, 0;
T_165.5 ;
    %jmp T_165.3;
T_165.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb47300_0, 0;
T_165.3 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x571fdcb47e70;
T_166 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb48680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb48930_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb48bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb485c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb484f0_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x571fdcb48430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb484f0_0, 0;
    %load/vec4 v0x571fdcb48a10_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.4, 8;
    %load/vec4 v0x571fdcb48770_0;
    %load/vec4 v0x571fdcb48a10_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdcb48a10_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb48930_0, 0;
    %load/vec4 v0x571fdcb48a10_0;
    %load/vec4 v0x571fdcb48770_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdcb48770_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb48bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb485c0_0, 0;
    %jmp T_166.5;
T_166.4 ;
    %load/vec4 v0x571fdcb48770_0;
    %load/vec4 v0x571fdcb48a10_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdcb48a10_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb48930_0, 0;
    %load/vec4 v0x571fdcb48a10_0;
    %load/vec4 v0x571fdcb48770_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x571fdcb48770_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb48bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb485c0_0, 0;
T_166.5 ;
    %jmp T_166.3;
T_166.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb484f0_0, 0;
T_166.3 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x571fdcb49060;
T_167 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb49870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb49b20_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb49dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb497b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb496e0_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x571fdcb49620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb496e0_0, 0;
    %load/vec4 v0x571fdcb49c00_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x571fdcb49960_0;
    %load/vec4 v0x571fdcb49c00_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb49c00_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb49b20_0, 0;
    %load/vec4 v0x571fdcb49c00_0;
    %load/vec4 v0x571fdcb49960_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb49960_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb49dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb497b0_0, 0;
    %jmp T_167.5;
T_167.4 ;
    %load/vec4 v0x571fdcb49960_0;
    %load/vec4 v0x571fdcb49c00_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb49c00_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb49b20_0, 0;
    %load/vec4 v0x571fdcb49c00_0;
    %load/vec4 v0x571fdcb49960_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb49960_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb49dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb497b0_0, 0;
T_167.5 ;
    %jmp T_167.3;
T_167.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb496e0_0, 0;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x571fdcb4a250;
T_168 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb4aa60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4ad10_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4afb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4a8d0_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x571fdcb4a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4a8d0_0, 0;
    %load/vec4 v0x571fdcb4adf0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.4, 8;
    %load/vec4 v0x571fdcb4ab50_0;
    %load/vec4 v0x571fdcb4adf0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb4adf0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb4ad10_0, 0;
    %load/vec4 v0x571fdcb4adf0_0;
    %load/vec4 v0x571fdcb4ab50_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb4ab50_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb4afb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4a9a0_0, 0;
    %jmp T_168.5;
T_168.4 ;
    %load/vec4 v0x571fdcb4ab50_0;
    %load/vec4 v0x571fdcb4adf0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb4adf0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb4ad10_0, 0;
    %load/vec4 v0x571fdcb4adf0_0;
    %load/vec4 v0x571fdcb4ab50_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb4ab50_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb4afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4a9a0_0, 0;
T_168.5 ;
    %jmp T_168.3;
T_168.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4a8d0_0, 0;
T_168.3 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x571fdcb4b440;
T_169 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb4c060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4c720_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4c9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4bed0_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x571fdcb4be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4bed0_0, 0;
    %load/vec4 v0x571fdcb4c800_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.4, 8;
    %load/vec4 v0x571fdcb4c560_0;
    %load/vec4 v0x571fdcb4c800_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb4c800_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb4c720_0, 0;
    %load/vec4 v0x571fdcb4c800_0;
    %load/vec4 v0x571fdcb4c560_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb4c560_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb4c9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4bfa0_0, 0;
    %jmp T_169.5;
T_169.4 ;
    %load/vec4 v0x571fdcb4c560_0;
    %load/vec4 v0x571fdcb4c800_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb4c800_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb4c720_0, 0;
    %load/vec4 v0x571fdcb4c800_0;
    %load/vec4 v0x571fdcb4c560_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb4c560_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb4c9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4bfa0_0, 0;
T_169.5 ;
    %jmp T_169.3;
T_169.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4bed0_0, 0;
T_169.3 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x571fdcb4ce50;
T_170 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb4d660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4d910_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4dbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4d5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4d4d0_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x571fdcb4d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4d4d0_0, 0;
    %load/vec4 v0x571fdcb4d9f0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.4, 8;
    %load/vec4 v0x571fdcb4d750_0;
    %load/vec4 v0x571fdcb4d9f0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcb4d9f0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb4d910_0, 0;
    %load/vec4 v0x571fdcb4d9f0_0;
    %load/vec4 v0x571fdcb4d750_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcb4d750_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb4dbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4d5a0_0, 0;
    %jmp T_170.5;
T_170.4 ;
    %load/vec4 v0x571fdcb4d750_0;
    %load/vec4 v0x571fdcb4d9f0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcb4d9f0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb4d910_0, 0;
    %load/vec4 v0x571fdcb4d9f0_0;
    %load/vec4 v0x571fdcb4d750_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x571fdcb4d750_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb4dbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4d5a0_0, 0;
T_170.5 ;
    %jmp T_170.3;
T_170.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4d4d0_0, 0;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x571fdcb4e040;
T_171 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb4e850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4eb00_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4eda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4e790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4e6c0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x571fdcb4e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4e6c0_0, 0;
    %load/vec4 v0x571fdcb4ebe0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.4, 8;
    %load/vec4 v0x571fdcb4e940_0;
    %load/vec4 v0x571fdcb4ebe0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb4ebe0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb4eb00_0, 0;
    %load/vec4 v0x571fdcb4ebe0_0;
    %load/vec4 v0x571fdcb4e940_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb4e940_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb4eda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4e790_0, 0;
    %jmp T_171.5;
T_171.4 ;
    %load/vec4 v0x571fdcb4e940_0;
    %load/vec4 v0x571fdcb4ebe0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb4ebe0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb4eb00_0, 0;
    %load/vec4 v0x571fdcb4ebe0_0;
    %load/vec4 v0x571fdcb4e940_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb4e940_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb4eda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4e790_0, 0;
T_171.5 ;
    %jmp T_171.3;
T_171.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4e6c0_0, 0;
T_171.3 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x571fdcb3e1d0;
T_172 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb3e720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x571fdcb3e7c0_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x571fdcb3e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x571fdcb3ea70_0;
    %load/vec4 v0x571fdcb3e9b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdcb3e7c0_0, 0;
T_172.2 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x571fdcb50a60;
T_173 ;
    %wait E_0x571fdcb3e3b0;
    %load/vec4 v0x571fdcb50e00_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdcb50e00_0;
    %parti/s 15, 0, 2;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x571fdcb50e00_0;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0x571fdcb50f00_0, 0, 16;
    %load/vec4 v0x571fdcb50fe0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_173.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdcb50fe0_0;
    %parti/s 15, 0, 2;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_173.3, 8;
T_173.2 ; End of true expr.
    %load/vec4 v0x571fdcb50fe0_0;
    %jmp/0 T_173.3, 8;
 ; End of false expr.
    %blend;
T_173.3;
    %store/vec4 v0x571fdcb510d0_0, 0, 16;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x571fdcb4efa0;
T_174 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb4f670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4f9e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb4fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4f760_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x571fdcb4f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.2, 8;
    %load/vec4 v0x571fdcb4f820_0;
    %load/vec4 v0x571fdcb4fac0_0;
    %add;
    %assign/vec4 v0x571fdcb4f9e0_0, 0;
    %load/vec4 v0x571fdcb4fac0_0;
    %load/vec4 v0x571fdcb4f820_0;
    %sub;
    %assign/vec4 v0x571fdcb4fc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4f5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4f4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb4f760_0, 0;
    %jmp T_174.3;
T_174.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb4f760_0, 0;
T_174.3 ;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x571fdcb4fea0;
T_175 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb50430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x571fdcb507a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb50360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb504d0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x571fdcb502a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb504d0_0, 0;
    %load/vec4 v0x571fdcb50880_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %load/vec4 v0x571fdcb505e0_0;
    %load/vec4 v0x571fdcb50880_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb50880_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x571fdcb507a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb50360_0, 0;
    %jmp T_175.5;
T_175.4 ;
    %load/vec4 v0x571fdcb505e0_0;
    %load/vec4 v0x571fdcb50880_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x571fdcb50880_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x571fdcb507a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb50360_0, 0;
T_175.5 ;
    %jmp T_175.3;
T_175.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb504d0_0, 0;
T_175.3 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x571fdcb56ae0;
T_176 ;
    %wait E_0x571fdcb515a0;
    %load/vec4 v0x571fdcb56e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x571fdcb56fe0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x571fdcb56f20_0, 0, 22;
    %jmp T_176.1;
T_176.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x571fdcb56f20_0, 0, 22;
T_176.1 ;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x571fdcb55f70;
T_177 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb565d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb56760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb56500_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x571fdcb56410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.2, 8;
    %load/vec4 v0x571fdcb56820_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x571fdcb56760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571fdcb56500_0, 0;
    %jmp T_177.3;
T_177.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571fdcb56500_0, 0;
T_177.3 ;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x571fdcb515e0;
T_178 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_178.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_178.5, 8;
T_178.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_178.5, 8;
 ; End of false expr.
    %blend;
T_178.5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x571fdcb518e0;
T_179 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_179.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_179.5, 8;
T_179.4 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_179.5, 8;
 ; End of false expr.
    %blend;
T_179.5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_179.2 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x571fdcb51ba0;
T_180 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_180.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_180.5, 8;
T_180.4 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_180.5, 8;
 ; End of false expr.
    %blend;
T_180.5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x571fdcb51e70;
T_181 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_181.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_181.5, 8;
T_181.4 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_181.5, 8;
 ; End of false expr.
    %blend;
T_181.5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x571fdcb52130;
T_182 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_182.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_182.5, 8;
T_182.4 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_182.5, 8;
 ; End of false expr.
    %blend;
T_182.5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x571fdcb52440;
T_183 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_183.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_183.5, 8;
T_183.4 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_183.5, 8;
 ; End of false expr.
    %blend;
T_183.5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_183.2 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x571fdcb52700;
T_184 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_184.2 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x571fdcb529c0;
T_185 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_185.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_185.5, 8;
T_185.4 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_185.5, 8;
 ; End of false expr.
    %blend;
T_185.5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_185.2 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x571fdcb52c80;
T_186 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_186.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_186.5, 8;
T_186.4 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_186.5, 8;
 ; End of false expr.
    %blend;
T_186.5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_186.2 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x571fdcb52ef0;
T_187 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0 T_187.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_187.5, 8;
T_187.4 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_187.5, 8;
 ; End of false expr.
    %blend;
T_187.5;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_187.2 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x571fdcb531b0;
T_188 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0 T_188.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_188.5, 8;
T_188.4 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_188.5, 8;
 ; End of false expr.
    %blend;
T_188.5;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_188.2 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x571fdcb53470;
T_189 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0 T_189.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_189.5, 8;
T_189.4 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_189.5, 8;
 ; End of false expr.
    %blend;
T_189.5;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_189.2 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x571fdcb53730;
T_190 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0 T_190.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_190.5, 8;
T_190.4 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_190.5, 8;
 ; End of false expr.
    %blend;
T_190.5;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_190.2 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x571fdcb539f0;
T_191 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0 T_191.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %sub;
    %jmp/1 T_191.5, 8;
T_191.4 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54610, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %add;
    %jmp/0 T_191.5, 8;
 ; End of false expr.
    %blend;
T_191.5;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_191.2 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x571fdcb51260;
T_192 ;
    %wait E_0x571fdcb2d520;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54930, 0, 4;
    %jmp T_192;
    .thread T_192;
    .scope S_0x571fdcb51260;
T_193 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x571fdcb54ee0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_193.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_193.5, 8;
T_193.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb54930, 4;
    %jmp/0 T_193.5, 8;
 ; End of false expr.
    %blend;
T_193.5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb54610, 0, 4;
T_193.2 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x571fdcb51260;
T_194 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571fdcb54e00_0, 0, 32;
T_194.2 ;
    %load/vec4 v0x571fdcb54e00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_194.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x571fdcb54e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb55230, 0, 4;
    %load/vec4 v0x571fdcb54e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb54e00_0, 0, 32;
    %jmp T_194.2;
T_194.3 ;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0x571fdcb552d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.4, 8;
    %load/vec4 v0x571fdcb55170_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb55230, 0, 4;
T_194.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x571fdcb54e00_0, 0, 32;
T_194.6 ;
    %load/vec4 v0x571fdcb54e00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_194.7, 5;
    %load/vec4 v0x571fdcb54d20_0;
    %load/vec4 v0x571fdcb54e00_0;
    %subi 1, 0, 32;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_194.8, 8;
    %load/vec4 v0x571fdcb54e00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x571fdcb55230, 4;
    %jmp/1 T_194.9, 8;
T_194.8 ; End of true expr.
    %ix/getv/s 4, v0x571fdcb54e00_0;
    %load/vec4a v0x571fdcb55230, 4;
    %jmp/0 T_194.9, 8;
 ; End of false expr.
    %blend;
T_194.9;
    %ix/getv/s 3, v0x571fdcb54e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571fdcb55230, 0, 4;
    %load/vec4 v0x571fdcb54e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571fdcb54e00_0, 0, 32;
    %jmp T_194.6;
T_194.7 ;
T_194.1 ;
    %jmp T_194;
    .thread T_194;
    .scope S_0x571fdcb51260;
T_195 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb54fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb54530_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x571fdcb54d20_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x571fdcb55230, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_195.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_195.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_195.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_195.7, 6;
    %jmp T_195.8;
T_195.4 ;
    %load/vec4 v0x571fdcb542e0_0;
    %assign/vec4 v0x571fdcb54530_0, 0;
    %jmp T_195.8;
T_195.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x571fdcb543c0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdcb54530_0, 0;
    %jmp T_195.8;
T_195.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571fdcb542e0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdcb54530_0, 0;
    %jmp T_195.8;
T_195.7 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571fdcb543c0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdcb54530_0, 0;
    %jmp T_195.8;
T_195.8 ;
    %pop/vec4 1;
T_195.2 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x571fdcb19db0;
T_196 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb63480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb62770_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0x571fdcb62690_0;
    %assign/vec4 v0x571fdcb62770_0, 0;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x571fdcb19db0;
T_197 ;
    %wait E_0x571fdca651e0;
    %load/vec4 v0x571fdcb63480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571fdcb62910_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x571fdcb62910_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x571fdcb62500_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_197.2, 8;
    %load/vec4 v0x571fdcb62850_0;
    %and;
T_197.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571fdcb62910_0, 0;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x571fdcab13c0;
T_198 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571fdcb64a80_0, 0, 1;
T_198.0 ;
    %delay 5000, 0;
    %load/vec4 v0x571fdcb64a80_0;
    %inv;
    %store/vec4 v0x571fdcb64a80_0, 0, 1;
    %jmp T_198.0;
    %end;
    .thread T_198;
    .scope S_0x571fdcab13c0;
T_199 ;
    %vpi_call 22 95 "$display", "SIM_INFO: Initializing custom testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571fdcb691d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x571fdcb69270_0, 0, 3;
    %pushi/vec4 0, 0, 112;
    %store/vec4 v0x571fdcb69450_0, 0, 112;
    %pushi/vec4 0, 0, 576;
    %store/vec4 v0x571fdcb693b0_0, 0, 576;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571fdcb69310_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571fdcb69310_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 22 106 "$display", "SIM_INFO: Setting up test case for W3 (k=3)" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x571fdcb69270_0, 0, 3;
    %vpi_call 22 110 "$display", "SIM_INFO: Loading custom W_in vector." {0 0 0};
    %pushi/vec4 100, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb69450_0, 4, 16;
    %pushi/vec4 110, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb69450_0, 4, 16;
    %pushi/vec4 120, 0, 16;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb69450_0, 4, 16;
    %pushi/vec4 130, 0, 16;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb69450_0, 4, 16;
    %pushi/vec4 140, 0, 16;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb69450_0, 4, 16;
    %pushi/vec4 150, 0, 16;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb69450_0, 4, 16;
    %pushi/vec4 160, 0, 16;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb69450_0, 4, 16;
    %vpi_call 22 120 "$display", "SIM_INFO: Loading custom theta values." {0 0 0};
    %pushi/vec4 61569, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 14441, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 6105, 0, 16;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 19573, 0, 16;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 11937, 0, 16;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 11095, 0, 16;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 15233, 0, 16;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 20745, 0, 16;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 13779, 0, 16;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 11183, 0, 16;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 21789, 0, 16;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %pushi/vec4 15987, 0, 16;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x571fdcb693b0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 22 138 "$display", "SIM_INFO: Asserting ENABLE signal..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571fdcb691d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571fdcb691d0_0, 0, 1;
    %vpi_call 22 143 "$display", "SIM_INFO: Waiting for DONE signal..." {0 0 0};
T_199.0 ;
    %load/vec4 v0x571fdcb69130_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_199.1, 6;
    %wait E_0x571fdca664a0;
    %jmp T_199.0;
T_199.1 ;
    %vpi_call 22 145 "$display", "SIM_INFO: DONE signal received at time %t", $time {0 0 0};
    %vpi_call 22 146 "$display", "Final Q3[0] = %h", &PV<v0x571fdcb69520_0, 0, 16> {0 0 0};
    %vpi_call 22 147 "$display", "Final Q3[6] = %h", &PV<v0x571fdcb69520_0, 96, 16> {0 0 0};
    %delay 1000000, 0;
    %vpi_call 22 149 "$finish" {0 0 0};
    %end;
    .thread T_199;
    .scope S_0x571fdcab13c0;
T_200 ;
    %vpi_call 22 153 "$dumpfile", "build/sim/icarus/dump.vcd" {0 0 0};
    %vpi_call 22 154 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x571fdcab13c0 {0 0 0};
    %end;
    .thread T_200;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "src/utils/cordic/internal/SCICA_CORDIC_wrapper.v";
    "src/utils/cordic/cordic_doubly_pipe_top.v";
    "src/utils/cordic/internal/CORDIC_Rotation_top.v";
    "src/utils/cordic/internal/quad_chk.v";
    "src/utils/cordic/internal/rot_block.v";
    "src/utils/cordic/internal/rot_block_first_stage.v";
    "src/utils/cordic/internal/rot_block_last_stage.v";
    "src/utils/cordic/internal/ip_upscale.v";
    "src/utils/cordic/internal/micro_rot_gen.v";
    "src/utils/cordic/internal/op_downscale.v";
    "src/utils/cordic/internal/output_scale.v";
    "src/utils/cordic/internal/CORDIC_Vectoring_top1.v";
    "src/utils/cordic/internal/vec_quad_check.v";
    "src/utils/cordic/internal/vec_block.v";
    "src/utils/cordic/internal/vec_block_first_stage.v";
    "src/utils/cordic/internal/vec_block_last_stage.v";
    "src/utils/cordic/internal/absolute_value.v";
    "src/utils/cordic/internal/vec_angle_calc.v";
    "src/utils/cordic/internal/vec_op_downscale.v";
    "src/utils/cordic/internal/vec_scaling.v";
    "tb/unit/gso/gso_algo_tb.v";
    "src/top/gso/gso_algo.v";
