Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 11 14:15:44 2021
| Host         : DESKTOP-9H84E9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_mcu_wrapper_timing_summary_routed.rpt -pb bd_mcu_wrapper_timing_summary_routed.pb -rpx bd_mcu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_mcu_wrapper
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.540        0.000                      0                 9347        0.019        0.000                      0                 9347        1.100        0.000                       0                  2052  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                     ------------         ----------      --------------
CLK_clk_p                                                 {0.000 2.500}        5.000           200.000         
  clk_out1_bd_mcu_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_bd_mcu_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         
bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_clk_p                                                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_bd_mcu_clk_wiz_1_0                                   0.540        0.000                      0                 9079        0.019        0.000                      0                 9079        3.870        0.000                       0                  1776  
  clkfbout_bd_mcu_clk_wiz_1_0                                                                                                                                                                               3.408        0.000                       0                     3  
bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.735        0.000                      0                  222        0.121        0.000                      0                  222       15.812        0.000                       0                   233  
bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.261        0.000                      0                   46        0.269        0.000                      0                   46       16.166        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_clk_p
  To Clock:  CLK_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_mcu_clk_wiz_1_0
  To Clock:  clk_out1_bd_mcu_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 0.379ns (4.200%)  route 8.645ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.358    -1.169    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X61Y71         FDRE                                         r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.379    -0.790 r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.645     7.855    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_2
    RAMB36_X0Y17         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.313     8.481    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.312     8.793    
                         clock uncertainty           -0.066     8.726    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.332     8.394    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 0.379ns (4.161%)  route 8.730ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.158ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.369    -1.158    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clkb
    SLICE_X63Y65         FDRE                                         r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.779 r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=129, routed)         8.730     7.951    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y30         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.458     8.625    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.306     8.931    
                         clock uncertainty           -0.066     8.864    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332     8.532    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 0.379ns (4.188%)  route 8.670ns (95.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.158ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.369    -1.158    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clkb
    SLICE_X63Y65         FDRE                                         r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.779 r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=129, routed)         8.670     7.891    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y31         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.458     8.625    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y31         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.306     8.931    
                         clock uncertainty           -0.066     8.864    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332     8.532    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.379ns (4.303%)  route 8.429ns (95.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.358    -1.169    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X61Y71         FDRE                                         r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.379    -0.790 r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.429     7.639    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_2
    RAMB36_X0Y19         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.316     8.484    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.312     8.796    
                         clock uncertainty           -0.066     8.729    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.332     8.397    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 0.379ns (4.337%)  route 8.359ns (95.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.358    -1.169    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X61Y71         FDRE                                         r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.379    -0.790 r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.359     7.569    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_2
    RAMB36_X0Y18         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.316     8.484    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.312     8.796    
                         clock uncertainty           -0.066     8.729    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.332     8.397    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 1.778ns (20.661%)  route 6.828ns (79.339%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.160ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.367    -1.160    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X56Y60         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.398    -0.762 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[3]/Q
                         net (fo=1, routed)           0.827     0.065    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[26]
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.232     0.297 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.297    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.741 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.741    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.841 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.841    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.941 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.941    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     1.148 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.881     2.029    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_hold_reg
    SLICE_X50Y52         LUT3 (Prop_lut3_I1_O)        0.297     2.326 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=129, routed)         5.120     7.446    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y38         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.488     8.655    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.306     8.961    
                         clock uncertainty           -0.066     8.894    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.490     8.404    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 1.453ns (17.218%)  route 6.986ns (82.782%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X56Y58         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.433    -0.726 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.102     0.376    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.105     0.481 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.481    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.813 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.813    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.911    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.009    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.107    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.205    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     1.396 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=131, routed)         5.884     7.280    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y36         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.438     8.605    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.306     8.911    
                         clock uncertainty           -0.066     8.844    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.606     8.238    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.379ns (4.426%)  route 8.185ns (95.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.169ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.358    -1.169    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clka
    SLICE_X61Y71         FDRE                                         r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.379    -0.790 r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=129, routed)         8.185     7.395    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y21         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.302     8.469    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.306     8.775    
                         clock uncertainty           -0.066     8.709    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.332     8.377    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 1.453ns (17.194%)  route 6.998ns (82.806%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 8.644 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.368    -1.159    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X56Y58         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.433    -0.726 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.102     0.376    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.105     0.481 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.481    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.813 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.813    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.911    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.009    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.107    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.205    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     1.396 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=131, routed)         5.896     7.292    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y35         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.477     8.644    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.306     8.950    
                         clock uncertainty           -0.066     8.883    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.606     8.277    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 0.379ns (4.363%)  route 8.308ns (95.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.158ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.369    -1.158    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/clkb
    SLICE_X63Y65         FDRE                                         r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.779 r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=129, routed)         8.308     7.529    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/POR_B
    RAMB36_X0Y32         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    10.813 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.817    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     5.709 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     7.091    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.168 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.455     8.622    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y32         RAMB36E1                                     r  bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.306     8.928    
                         clock uncertainty           -0.066     8.861    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332     8.529    bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  1.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.695%)  route 0.143ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.630    -0.419    bd_mcu_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X57Y49         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/Q
                         net (fo=1, routed)           0.143    -0.135    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[17]
    SLICE_X57Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.834    -0.881    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism              0.661    -0.220    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.066    -0.154    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.888%)  route 0.140ns (40.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.633    -0.416    bd_mcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y49         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.252 r  bd_mcu_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg[29]/Q
                         net (fo=1, routed)           0.140    -0.112    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].reg1_reg
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.045    -0.067 r  bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    bd_mcu_i/axi_gpio_0/U0/ip2bus_data[29]
    SLICE_X42Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.837    -0.878    bd_mcu_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X42Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism              0.661    -0.217    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121    -0.096    bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.282%)  route 0.209ns (59.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.633    -0.416    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X40Y49         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]/Q
                         net (fo=5, routed)           0.209    -0.066    bd_mcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[1]
    SLICE_X41Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.839    -0.876    bd_mcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                         clock pessimism              0.661    -0.215    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.071    -0.144    bd_mcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.157%)  route 0.229ns (61.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.630    -0.419    bd_mcu_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X57Y49         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/Q
                         net (fo=1, routed)           0.229    -0.049    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[18]
    SLICE_X57Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.834    -0.881    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism              0.661    -0.220    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.070    -0.150    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.044%)  route 0.306ns (56.956%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.571    -0.478    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.337 f  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/Q
                         net (fo=2, routed)           0.143    -0.195    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.150 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_2/O
                         net (fo=1, routed)           0.163     0.013    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_2_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.058 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000     0.058    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X29Y49         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.912    -0.803    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism              0.661    -0.142    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092    -0.050    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.573%)  route 0.213ns (53.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.637    -0.412    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/Q
                         net (fo=14, routed)          0.213    -0.057    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/frame_err_ocrd_reg
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.012 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/SERIAL_TO_PARALLEL[1].fifo_din[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.012    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3_n_4
    SLICE_X31Y50         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.841    -0.874    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y50         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                         clock pessimism              0.661    -0.213    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.092    -0.121    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.683%)  route 0.212ns (53.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.637    -0.412    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_reg/Q
                         net (fo=6, routed)           0.212    -0.058    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/valid_rx
    SLICE_X33Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.013 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.013    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X33Y50         FDSE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.841    -0.874    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X33Y50         FDSE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism              0.661    -0.213    
    SLICE_X33Y50         FDSE (Hold_fdse_C_D)         0.091    -0.122    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.283ns (59.277%)  route 0.194ns (40.723%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.564    -0.485    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X50Y52         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.321 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/Q
                         net (fo=4, routed)           0.194    -0.127    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Q[0]
    SLICE_X53Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.082 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_i_2__27/O
                         net (fo=1, routed)           0.000    -0.082    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/I13_out
    SLICE_X53Y53         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.008 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.008    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X53Y53         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.832    -0.883    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X53Y53         FDRE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.661    -0.222    
    SLICE_X53Y53         FDRE (Hold_fdre_C_D)         0.105    -0.117    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.677%)  route 0.243ns (63.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.637    -0.412    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/Q
                         net (fo=2, routed)           0.243    -0.027    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7
    SLICE_X29Y50         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.841    -0.874    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C
                         clock pessimism              0.661    -0.213    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.075    -0.138    bd_mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_mcu_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_mcu_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_mcu_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.678%)  route 0.243ns (63.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.630    -0.419    bd_mcu_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X57Y49         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  bd_mcu_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.243    -0.034    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[16]
    SLICE_X57Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_mcu_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    bd_mcu_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  bd_mcu_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    bd_mcu_i/clk_wiz_1/inst/clk_in1_bd_mcu_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    bd_mcu_i/clk_wiz_1/inst/clk_out1_bd_mcu_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  bd_mcu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.834    -0.881    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y50         FDRE                                         r  bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism              0.661    -0.220    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.070    -0.150    bd_mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_mcu_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y9      bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y9      bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y0      bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y0      bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y11     bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y11     bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y36     bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y36     bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y3      bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y3      bd_mcu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X62Y53     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X62Y53     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y60     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y54     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y54     bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_mcu_clk_wiz_1_0
  To Clock:  clkfbout_bd_mcu_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_mcu_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    bd_mcu_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  bd_mcu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.735ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.684ns  (logic 0.657ns (24.476%)  route 2.027ns (75.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 36.143 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.694    20.962    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    21.067 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.045    22.111    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y62         LUT4 (Prop_lut4_I3_O)        0.115    22.226 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.289    22.515    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X36Y62         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.268    36.143    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y62         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.332    36.475    
                         clock uncertainty           -0.035    36.439    
    SLICE_X36Y62         FDCE (Setup_fdce_C_D)       -0.189    36.250    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.250    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 13.735    

Slack (MET) :             14.380ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.297ns  (logic 0.660ns (28.734%)  route 1.637ns (71.266%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 36.140 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.694    20.962    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    21.067 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.943    22.010    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y63         LUT5 (Prop_lut5_I4_O)        0.118    22.128 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.128    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X38Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.265    36.140    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.316    36.456    
                         clock uncertainty           -0.035    36.420    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.088    36.508    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.508    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                 14.380    

Slack (MET) :             14.390ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.275ns  (logic 0.647ns (28.440%)  route 1.628ns (71.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 36.140 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.694    20.962    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    21.067 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.934    22.001    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y63         LUT2 (Prop_lut2_I0_O)        0.105    22.106 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.106    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X38Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.265    36.140    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.316    36.456    
                         clock uncertainty           -0.035    36.420    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.076    36.496    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.496    
                         arrival time                         -22.106    
  -------------------------------------------------------------------
                         slack                                 14.390    

Slack (MET) :             14.404ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.643ns (31.066%)  route 1.427ns (68.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 19.473 - 16.667 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.792 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.372     3.164    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X34Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.433     3.597 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.053     4.649    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.105     4.754 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.122     4.876    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.105     4.981 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.252     5.233    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    18.131    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.208 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.265    19.473    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.332    19.805    
                         clock uncertainty           -0.035    19.770    
    SLICE_X34Y65         FDRE (Setup_fdre_C_CE)      -0.132    19.638    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.638    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                 14.404    

Slack (MET) :             14.407ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.288ns  (logic 0.660ns (28.847%)  route 1.628ns (71.153%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 36.140 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.694    20.962    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    21.067 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.934    22.001    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y63         LUT3 (Prop_lut3_I2_O)        0.118    22.119 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.119    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X38Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.265    36.140    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.316    36.456    
                         clock uncertainty           -0.035    36.420    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.106    36.526    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.526    
                         arrival time                         -22.119    
  -------------------------------------------------------------------
                         slack                                 14.407    

Slack (MET) :             14.537ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.103ns  (logic 0.647ns (30.761%)  route 1.456ns (69.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 36.143 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.694    20.962    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    21.067 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.763    21.829    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.105    21.934 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.934    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X36Y62         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.268    36.143    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y62         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.332    36.475    
                         clock uncertainty           -0.035    36.439    
    SLICE_X36Y62         FDCE (Setup_fdce_C_D)        0.032    36.471    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.471    
                         arrival time                         -21.934    
  -------------------------------------------------------------------
                         slack                                 14.537    

Slack (MET) :             14.593ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.049ns  (logic 0.647ns (31.583%)  route 1.402ns (68.417%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 36.143 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.694    20.962    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    21.067 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.708    21.775    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y62         LUT3 (Prop_lut3_I2_O)        0.105    21.880 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.880    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X36Y62         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.268    36.143    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y62         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.332    36.475    
                         clock uncertainty           -0.035    36.439    
    SLICE_X36Y62         FDCE (Setup_fdce_C_D)        0.033    36.472    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.472    
                         arrival time                         -21.880    
  -------------------------------------------------------------------
                         slack                                 14.593    

Slack (MET) :             14.711ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.928ns  (logic 0.647ns (33.550%)  route 1.281ns (66.450%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 36.142 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.694    20.962    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    21.067 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.588    21.655    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y63         LUT3 (Prop_lut3_I2_O)        0.105    21.760 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.760    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X37Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.267    36.142    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.332    36.474    
                         clock uncertainty           -0.035    36.438    
    SLICE_X37Y63         FDCE (Setup_fdce_C_D)        0.032    36.470    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.470    
                         arrival time                         -21.760    
  -------------------------------------------------------------------
                         slack                                 14.711    

Slack (MET) :             14.725ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.951ns  (logic 0.670ns (34.333%)  route 1.281ns (65.667%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 36.142 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.694    20.962    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.105    21.067 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.588    21.655    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y63         LUT4 (Prop_lut4_I3_O)        0.128    21.783 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.783    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X37Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.267    36.142    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.332    36.474    
                         clock uncertainty           -0.035    36.438    
    SLICE_X37Y63         FDCE (Setup_fdce_C_D)        0.069    36.507    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.507    
                         arrival time                         -21.783    
  -------------------------------------------------------------------
                         slack                                 14.725    

Slack (MET) :             15.037ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.599ns  (logic 0.647ns (40.471%)  route 0.952ns (59.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 36.139 - 33.333 ) 
    Source Clock Delay      (SCD):    3.165ns = ( 19.831 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.373    19.831    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X34Y65         FDRE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.437    20.268 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.605    20.873    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.105    20.978 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.347    21.325    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.105    21.430 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.430    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X36Y67         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.264    36.139    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X36Y67         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.332    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X36Y67         FDCE (Setup_fdce_C_D)        0.032    36.467    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.467    
                         arrival time                         -21.430    
  -------------------------------------------------------------------
                         slack                                 15.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.395    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X43Y70         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.592    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X43Y70         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.797    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X43Y70         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.402     1.395    
    SLICE_X43Y70         FDPE (Hold_fdpe_C_D)         0.075     1.470    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.395    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X43Y70         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.536 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.114     1.650    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X42Y70         SRL16E                                       r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.797    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X42Y70         SRL16E                                       r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.389     1.408    
    SLICE_X42Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.523    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.395    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X44Y70         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.064     1.600    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X44Y70         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.797    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X44Y70         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.402     1.395    
    SLICE_X44Y70         FDPE (Hold_fdpe_C_D)         0.075     1.470    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.609%)  route 0.053ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.395    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X44Y70         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.053     1.590    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X45Y70         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.797    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X45Y70         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.389     1.408    
    SLICE_X45Y70         FDCE (Hold_fdce_C_D)         0.046     1.454    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.161%)  route 0.326ns (69.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.393    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y69         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.141     1.534 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.326     1.861    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X52Y72         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.791    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y72         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.139     1.652    
    SLICE_X52Y72         FDCE (Hold_fdce_C_D)         0.066     1.718    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.408%)  route 0.355ns (71.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.391    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y72         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.355     1.888    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X53Y65         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.798    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y65         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -0.139     1.659    
    SLICE_X53Y65         FDCE (Hold_fdce_C_D)         0.070     1.729    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.816%)  route 0.099ns (41.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.396    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X43Y69         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.537 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/Q
                         net (fo=1, routed)           0.099     1.636    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5_n_0
    SLICE_X45Y70         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.797    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X45Y70         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                         clock pessimism             -0.388     1.409    
    SLICE_X45Y70         FDCE (Hold_fdce_C_D)         0.066     1.475    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.404    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X37Y61         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141     1.545 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.099     1.645    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X34Y61         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.837     1.809    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y61         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.389     1.420    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.059     1.479    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.395    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X43Y70         FDPE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.523 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.114     1.637    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X42Y70         SRL16E                                       r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.797    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X42Y70         SRL16E                                       r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.389     1.408    
    SLICE_X42Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.471    bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.365%)  route 0.129ns (40.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.399    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y68         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.141     1.540 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/Q
                         net (fo=7, routed)           0.129     1.670    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]
    SLICE_X34Y68         LUT5 (Prop_lut5_I1_O)        0.048     1.718 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.718    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X34Y68         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.802    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X34Y68         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
                         clock pessimism             -0.390     1.412    
    SLICE_X34Y68         FDCE (Hold_fdce_C_D)         0.133     1.545    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  bd_mcu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X34Y65   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y66   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X40Y65   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y68   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y70   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y70   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y68   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y68   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y68   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X38Y62   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X42Y70   bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X42Y70   bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X42Y70   bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X34Y67   bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X42Y70   bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X42Y70   bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X42Y70   bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X34Y62   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X34Y62   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X34Y62   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X34Y62   bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.261ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.563ns  (logic 0.776ns (21.779%)  route 2.787ns (78.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 34.710 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.902    18.871    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119    18.990 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.682    19.673    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.267    19.940 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.534    20.473    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.578 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.668    21.247    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.377    34.710    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.073    34.783    
                         clock uncertainty           -0.035    34.748    
    SLICE_X42Y63         FDCE (Setup_fdce_C_CE)      -0.240    34.508    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.508    
                         arrival time                         -21.247    
  -------------------------------------------------------------------
                         slack                                 13.261    

Slack (MET) :             13.406ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.306ns  (logic 0.776ns (23.476%)  route 2.530ns (76.524%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 34.600 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.902    18.871    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119    18.990 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.682    19.673    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.267    19.940 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.534    20.473    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.578 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.411    20.989    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y64         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.267    34.600    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y64         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.073    34.673    
                         clock uncertainty           -0.035    34.638    
    SLICE_X41Y64         FDCE (Setup_fdce_C_CE)      -0.243    34.395    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.395    
                         arrival time                         -20.989    
  -------------------------------------------------------------------
                         slack                                 13.406    

Slack (MET) :             13.487ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.326ns  (logic 0.776ns (23.333%)  route 2.550ns (76.667%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 34.702 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.902    18.871    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119    18.990 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.682    19.673    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.267    19.940 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.534    20.473    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.578 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.431    21.009    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y62         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.369    34.702    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y62         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.073    34.775    
                         clock uncertainty           -0.035    34.739    
    SLICE_X41Y62         FDCE (Setup_fdce_C_CE)      -0.243    34.496    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.496    
                         arrival time                         -21.009    
  -------------------------------------------------------------------
                         slack                                 13.487    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.319ns  (logic 0.776ns (23.379%)  route 2.543ns (76.621%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 34.698 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.902    18.871    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119    18.990 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.682    19.673    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.267    19.940 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.534    20.473    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.578 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.424    21.003    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.365    34.698    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.073    34.771    
                         clock uncertainty           -0.035    34.736    
    SLICE_X41Y63         FDCE (Setup_fdce_C_CE)      -0.243    34.493    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.493    
                         arrival time                         -21.003    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.536ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.412ns  (logic 0.776ns (22.745%)  route 2.636ns (77.255%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 34.837 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.902    18.871    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119    18.990 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.682    19.673    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.267    19.940 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.534    20.473    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.578 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.517    21.095    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X43Y64         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.504    34.837    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y64         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.073    34.910    
                         clock uncertainty           -0.035    34.875    
    SLICE_X43Y64         FDCE (Setup_fdce_C_CE)      -0.243    34.632    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.632    
                         arrival time                         -21.095    
  -------------------------------------------------------------------
                         slack                                 13.536    

Slack (MET) :             13.536ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.412ns  (logic 0.776ns (22.745%)  route 2.636ns (77.255%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 34.837 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.902    18.871    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119    18.990 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.682    19.673    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.267    19.940 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.534    20.473    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.578 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.517    21.095    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X43Y64         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.504    34.837    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y64         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.073    34.910    
                         clock uncertainty           -0.035    34.875    
    SLICE_X43Y64         FDCE (Setup_fdce_C_CE)      -0.243    34.632    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.632    
                         arrival time                         -21.095    
  -------------------------------------------------------------------
                         slack                                 13.536    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.830ns  (logic 0.600ns (21.205%)  route 2.230ns (78.795%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.708ns = ( 34.041 - 33.333 ) 
    Source Clock Delay      (SCD):    0.979ns = ( 17.646 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.979    17.646    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.285    17.931 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.010    18.941    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.105    19.046 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_i_4/O
                         net (fo=2, routed)           0.361    19.407    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Ext_NM_BRK_i_reg
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.105    19.512 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Ext_NM_BRK_i_i_3/O
                         net (fo=2, routed)           0.859    20.371    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.105    20.476 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000    20.476    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.708    34.041    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism              0.091    34.132    
                         clock uncertainty           -0.035    34.097    
    SLICE_X32Y66         FDCE (Setup_fdce_C_D)       -0.045    34.052    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         34.052    
                         arrival time                         -20.476    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.586ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.821ns  (logic 0.786ns (27.862%)  route 2.035ns (72.138%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.708ns = ( 34.041 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.787    18.756    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y66         LUT2 (Prop_lut2_I1_O)        0.119    18.875 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1[15]_i_3/O
                         net (fo=2, routed)           0.697    19.572    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1[15]_i_3_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.267    19.839 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.550    20.390    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.115    20.505 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    20.505    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.708    34.041    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.091    34.132    
                         clock uncertainty           -0.035    34.097    
    SLICE_X32Y66         FDCE (Setup_fdce_C_D)       -0.006    34.091    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         34.091    
                         arrival time                         -20.505    
  -------------------------------------------------------------------
                         slack                                 13.586    

Slack (MET) :             13.588ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.559ns  (logic 0.776ns (21.807%)  route 2.783ns (78.193%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 35.036 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.902    18.871    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119    18.990 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.682    19.673    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.267    19.940 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.534    20.473    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.578 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.664    21.242    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y61         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.703    35.036    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y61         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.073    35.109    
                         clock uncertainty           -0.035    35.073    
    SLICE_X36Y61         FDCE (Setup_fdce_C_CE)      -0.243    34.830    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.830    
                         arrival time                         -21.242    
  -------------------------------------------------------------------
                         slack                                 13.588    

Slack (MET) :             13.633ns  (required time - arrival time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.177ns  (logic 0.776ns (24.429%)  route 2.401ns (75.571%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 34.698 - 33.333 ) 
    Source Clock Delay      (SCD):    1.017ns = ( 17.684 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.017    17.684    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.285    17.969 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.902    18.871    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.119    18.990 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.682    19.673    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I0_O)        0.267    19.940 f  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.534    20.473    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.105    20.578 r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.282    20.860    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.365    34.698    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y63         FDCE                                         r  bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.073    34.771    
                         clock uncertainty           -0.035    34.736    
    SLICE_X40Y63         FDCE (Setup_fdce_C_CE)      -0.243    34.493    bd_mcu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.493    
                         arrival time                         -20.860    
  -------------------------------------------------------------------
                         slack                                 13.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.157ns (48.452%)  route 0.167ns (51.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.581     0.581    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.112     0.693 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     0.860    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X37Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.905 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.905    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X37Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.676     0.676    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.095     0.581    
    SLICE_X37Y65         FDCE (Hold_fdce_C_D)         0.055     0.636    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.157ns (46.612%)  route 0.180ns (53.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.476ns
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.407     0.407    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDCE (Prop_fdce_C_Q)         0.112     0.519 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.180     0.699    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.045     0.744 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.744    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.476     0.476    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.069     0.407    
    SLICE_X32Y66         FDCE (Hold_fdce_C_D)         0.055     0.462    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.197ns (32.184%)  route 0.415ns (67.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.476ns
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.407     0.407    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDCE (Prop_fdce_C_Q)         0.099     0.506 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.415     0.921    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.098     1.019 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.019    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.476     0.476    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.069     0.407    
    SLICE_X32Y66         FDCE (Hold_fdce_C_D)         0.071     0.478    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.653ns  (logic 0.157ns (24.029%)  route 0.496ns (75.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns = ( 17.230 - 16.667 ) 
    Source Clock Delay      (SCD):    0.482ns = ( 17.149 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.482    17.149    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.112    17.261 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.337    17.598    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y66         LUT1 (Prop_lut1_I0_O)        0.045    17.643 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.159    17.802    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.563    17.230    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.081    17.149    
    SLICE_X31Y66         FDCE (Hold_fdce_C_D)         0.034    17.183    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.183    
                         arrival time                          17.802    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.157ns (25.193%)  route 0.466ns (74.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 17.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 17.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.592    17.259    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.112    17.371 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.559    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.045    17.604 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.278    17.882    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.543    17.210    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.038    17.172    
    SLICE_X35Y65         FDCE (Hold_fdce_C_CE)       -0.075    17.097    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.097    
                         arrival time                          17.882    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.157ns (25.193%)  route 0.466ns (74.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 17.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 17.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.592    17.259    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.112    17.371 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.559    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.045    17.604 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.278    17.882    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.543    17.210    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.038    17.172    
    SLICE_X35Y65         FDCE (Hold_fdce_C_CE)       -0.075    17.097    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.097    
                         arrival time                          17.882    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.157ns (25.193%)  route 0.466ns (74.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 17.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 17.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.592    17.259    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.112    17.371 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.559    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.045    17.604 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.278    17.882    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.543    17.210    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.038    17.172    
    SLICE_X35Y65         FDCE (Hold_fdce_C_CE)       -0.075    17.097    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.097    
                         arrival time                          17.882    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.623ns  (logic 0.157ns (25.193%)  route 0.466ns (74.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 17.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 17.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.592    17.259    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.112    17.371 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.559    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.045    17.604 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.278    17.882    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.543    17.210    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y65         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.038    17.172    
    SLICE_X35Y65         FDCE (Hold_fdce_C_CE)       -0.075    17.097    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.097    
                         arrival time                          17.882    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.798ns  (logic 0.157ns (19.670%)  route 0.641ns (80.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.474ns = ( 17.140 - 16.667 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 17.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.592    17.259    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.112    17.371 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.559    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.045    17.604 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.453    18.057    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y67         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.474    17.140    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y67         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.046    17.094    
    SLICE_X35Y67         FDCE (Hold_fdce_C_CE)       -0.075    17.019    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.019    
                         arrival time                          18.057    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.798ns  (logic 0.157ns (19.670%)  route 0.641ns (80.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.474ns = ( 17.140 - 16.667 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 17.259 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.592    17.259    bd_mcu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X39Y66         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.112    17.371 f  bd_mcu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.559    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y67         LUT5 (Prop_lut5_I3_O)        0.045    17.604 r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.453    18.057    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y67         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.474    17.140    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y67         FDCE                                         r  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.046    17.094    
    SLICE_X35Y67         FDCE (Hold_fdce_C_CE)       -0.075    17.019    bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.019    
                         arrival time                          18.057    
  -------------------------------------------------------------------
                         slack                                  1.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { bd_mcu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y67  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y67  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y67  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y67  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y66  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y67  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y67  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y67  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y67  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y65  bd_mcu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C



