# 100DaysofRTL
<hr>
<h3>HiðŸ‘‹, I'm Ekansh Bansal, and I'm currently immersing myself in the world of VLSIðŸŽ¯, focusing on RTL design using Verilog HDL. My goal is to learn RTL within 100 days, and I rely on Xilinx Vivado 2022.2 Design Suite for synthesizing and simulating RTL codes. This powerful tool allows me to efficiently develop complex digital circuits, including FPGAs and ASICs. I'm excited about my journey and the potential it holds for equipping me with valuable skills that I can apply to real-world problems in the future.</h3>
<h4>Here is the list of Day wise RTL Codes:-
<hr>
Day: 1-> Behavioral Modeling Style <br><br>
Day: 2-> Structral Modeling Style<br><br>
Day: 3-> Gate Level Modeling Style<br><br>
Day: 4-> Switch Level Modeling Style<br>
<hr>
Day: 5-> Universal Logic Gates using Switch Level Modeling<br><br>
Day: 6-> Even Parity Generator and Checker<br><br>
Day: 7-> Half Adder & Full Adder <br><br>
Day: 8-> Half Subtractor & Full Subtractor<br><br>
Day: 9->  Half Adder, Full Adder, Half Subtractor, Full Subtractor using Nand Gate<br><br>
Day: 10-> 4 bit Parallel Adder<br><br>
Day: 11-> 4 bit Adder cum Subtractor <br><br>
Day: 12-> Carry Look Ahead Generator<br><br>
Day: 13-> Carry Select Adder<br><br>
Day: 14-> Carry Skip Adder<br><br>
Day: 15-> 4 bit Multiplier<br><br>
Day: 16-> 4 bit Divider<br><br>
Day: 17-> N bit Comparator<br><br>
Day: 18-> Multiplexer [2:1] <br><br>
Day: 19-> [4:1] Mux using [2:1]<br><br> 
Day: 20-> Basic Logic Gates using Mux<br> <br>
Day: 21-> Universal Logic Gates using Mux<br><br>
Day: 22-> Special Logic Gates using Mux<br><br>
Day: 23-> Full Adder using Mux<br><br>
Day: 24-> DeMultiplexer [1:2]<br><br>
Day: 25-> DeMultiplexer[1:8] using [1:2]<br><br>
Day: 26-> Basic Logic Gates using Dmux<br><br> 
Day: 27-> Universal Logic Gates using Dmux<br> <br>
Day: 28-> Special Logic Gates using Dmux <br><br>
Day: 29-> Encoder [8:3]<br><br>
Day: 30-> Priority Encoder<br><br>
Day: 31-> Decoder [3:8] <br><br>
Day: 32-> Basic Logic Gates using Decoder<br><br> 
Day: 33-> Universal Logic Gates using Decoder<br> <br>
Day: 34-> Special Logic Gates using Decoder <br>
<hr>
Day: 35-> N bit number Square [N -> N^2] <br><br>
Day: 36-> Input Majority Circuit [7 input]<br><br>
Day: 37-> Binary to Gray code Converter<br><br>
Day: 38-> Gray code to Binary Converter<br><br>
Day: 39-> Binary to 2's Complement Converter<br><br>
Day: 40-> Binary to BCD Converter<br><br>
Day: 41-> BCD to Excess-3 code Converter<br><br>
Day: 42-> BCD to 7-Segment Converter<br><br>
Day: 43-> Booth's Multiplication Algorithm <br><br>
Day: 44-> Vedic Multiplier [2Ã—2]<br><br>
Day: 45-> Vedic Multiplier [4Ã—4] using [2Ã—2]<br>
<hr >
Day: 46-> Asynchronous and Synchronous Reset<br><br>
Day: 47-> SR Latch<br><br>
Day: 48-> JK Flip Flop<br><br>
Day: 49-> D Flip Flop<br><br>
Day: 50-> T Flip Flop<br><br>
Day: 51-> SR flip flop using JK, D, T flip flops<br><br>
Day: 52-> JK flip flop using SR, D, T flip flops<br><br>
Day: 53-> D flip flop using SR, JK, T flip flops<br><br>
Day: 54-> T flip flop using SR, JK, D flip flops<br><br>
Day: 55-> Dual Edge Triggered Flip Flop<br>
<hr >
Day: 56-> Serial in Serial out (SISO) Register<br><br>
Day: 57-> Serial in Parallel out (SIPO) Register<br><br>
Day: 58-> Parallel in Serial out (PISO) Register<br><br>
Day: 59-> Parallel in Parallel out (PIPO) Register<br><br>
Day: 60-> Linear Feedback Shift Register (LFSR)<br><br>
Day: 61-> Universal Shift Register<br><br>
Day: 62-> Barrel Shift Register<br>
<hr>
Day: 63-> Mod-N Counter<br><br>
Day: 64-> Sequence Generator or Counter<br><br>
Day: 65-> Up/Down Counter<br><br>
Day: 66-> Ring Counter<br><br>
Day: 67-> Johnson Couter<br><br>
Day: 68-> Gray Counter<br>
<hr >
Day: 69-> Clock Phasing<br><br>
Day: 70-> Frequency Divider {even}<br><br>
Day: 71-> Frequency Divider {odd}<br><br>
Day: 72-> Frequency Divider {decimal}<br>
<hr> 
Day: 73-> One-HOT FSM(finite state machine)<br><br>
Day: 74-> FSM Mealy_Overlapping<br><br>
Day: 75-> FSM Mealy_Non-Overlapping<br><br>
Day: 76-> FSM Moore_Overlapping<br><br>
Day: 77-> FSM Mealy_Overlapping<br><br>
Day: 78-> Two sequence detector using FSM<br><br>
Day: 79-> Trafic Light Controller via FSM <br>
<hr>
Day: 80-> Finding Factorial of a Number<br><br>
Day: 81-> Fibbonaci Series<br><br>
Day: 82-> Checking if Number is an Armstrong Number <br><br>
Day: 83-> Finding Pallindrome of a Number<br><br>
Day: 84-> Checking if Number is Prime<br>
<hr>
Day: 85-> Single Port RAM<br><br>
Day: 86-> Dual Port RAM<br><br>
Day: 87-> ROM [15*15]<br><br>
<hr>
Day: 88-> 16 bit ALU<br><br>
Day: 89-> Round Robin Arbiter<br><br>
Day: 90-> Fixed Priority Arbiter<br><br>
Day: 91-> Greatest Common Divisor(GCD) via Behavioral Modelling<br><br>
Day: 92-> Greatest Common Divisor(GCD) via FSM<br><br>
Day: 93-> Bistable Multivibrator <br><br>
Day: 94-> Astable multivibrator<br>
<hr>
Day: 95-> Running_LED<br><br>
Day: 96-> SPI<br><br>
Day: 97-> BIST for SW & LED<br><br>
Day: 98-> LCD<br><br>
Day: 99-> PWM<br><br>
Day: 100-> Vending Machine<br>
</h4>
