{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638823776478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  6 14:49:36 2021 " "Processing started: Mon Dec  6 14:49:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638823776480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823776480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823776480 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1638823776547 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823776565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638823776655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638823776655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../src/ALU.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782697 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../src/ALU.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU_contr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU_contr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_contr-dataflow " "Found design unit 1: ALU_contr-dataflow" {  } { { "../../src/ALU_contr.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU_contr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782700 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_contr " "Found entity 1: ALU_contr" {  } { { "../../src/ALU_contr.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU_contr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/Control_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/Control_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Logic-dataflow " "Found design unit 1: Control_Logic-dataflow" {  } { { "../../src/Control_Logic.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/Control_Logic.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782703 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Logic " "Found entity 1: Control_Logic" {  } { { "../../src/Control_Logic.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/Control_Logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/EX_MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/EX_MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_reg-structural " "Found design unit 1: EX_MEM_reg-structural" {  } { { "../../src/EX_MEM.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/EX_MEM.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782705 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_reg " "Found entity 1: EX_MEM_reg" {  } { { "../../src/EX_MEM.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/EX_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ID_EX_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ID_EX_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_reg-structural " "Found design unit 1: ID_EX_reg-structural" {  } { { "../../src/ID_EX_Reg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ID_EX_Reg.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_reg " "Found entity 1: ID_EX_reg" {  } { { "../../src/ID_EX_Reg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ID_EX_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/IF_ID_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/IF_ID_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_reg-structural " "Found design unit 1: IF_ID_reg-structural" {  } { { "../../src/IF_ID_Reg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/IF_ID_Reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782710 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "../../src/IF_ID_Reg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/IF_ID_Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MEM_WB_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MEM_WB_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_reg-structural " "Found design unit 1: MEM_WB_reg-structural" {  } { { "../../src/MEM_WB_Reg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MEM_WB_Reg.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782712 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_reg " "Found entity 1: MEM_WB_reg" {  } { { "../../src/MEM_WB_Reg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MEM_WB_Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782715 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/PCReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/PCReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-mixed " "Found design unit 1: pc-mixed" {  } { { "../../src/PCReg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/PCReg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782718 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../../src/PCReg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/PCReg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structure " "Found design unit 1: adder-structure" {  } { { "../../src/adder.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782719 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../src/adder.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_N-structure " "Found design unit 1: adder_N-structure" {  } { { "../../src/adder_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782722 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_N " "Found entity 1: adder_N" {  } { { "../../src/adder_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder_N.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/addsub_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/addsub_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_N-structure " "Found design unit 1: addsub_N-structure" {  } { { "../../src/addsub_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/addsub_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782724 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub_N " "Found entity 1: addsub_N" {  } { { "../../src/addsub_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/addsub_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782726 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/barrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/barrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter-structural " "Found design unit 1: barrelShifter-structural" {  } { { "../../src/barrelShifter.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/barrelShifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782728 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "../../src/barrelShifter.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/barrelShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/bitExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/bitExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitExtender-behavioral " "Found design unit 1: bitExtender-behavioral" {  } { { "../../src/bitExtender.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/bitExtender.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782730 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "../../src/bitExtender.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/bitExtender.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/bitFlipper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/bitFlipper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitFlipper-structural " "Found design unit 1: bitFlipper-structural" {  } { { "../../src/bitFlipper.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/bitFlipper.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782733 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitFlipper " "Found entity 1: bitFlipper" {  } { { "../../src/bitFlipper.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/bitFlipper.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782734 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-structural " "Found design unit 1: dffg_N-structural" {  } { { "../../src/dffg_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782736 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../src/dffg_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/equalsZero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/equalsZero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalsZero-dataflow " "Found design unit 1: equalsZero-dataflow" {  } { { "../../src/equalsZero.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/equalsZero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782738 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalsZero " "Found entity 1: equalsZero" {  } { { "../../src/equalsZero.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/equalsZero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchLogic-structural " "Found design unit 1: fetchLogic-structural" {  } { { "../../src/fetchLogic.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fetchLogic.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782740 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchLogic " "Found entity 1: fetchLogic" {  } { { "../../src/fetchLogic.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fetchLogic.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fiveTo32Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fiveTo32Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveTo32Decoder-mixed " "Found design unit 1: fiveTo32Decoder-mixed" {  } { { "../../src/fiveTo32Decoder.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fiveTo32Decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782742 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveTo32Decoder " "Found entity 1: fiveTo32Decoder" {  } { { "../../src/fiveTo32Decoder.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fiveTo32Decoder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../src/invg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782744 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../src/invg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/invg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/invg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg_N-structure " "Found design unit 1: invg_N-structure" {  } { { "../../src/invg_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/invg_N.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782746 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg_N " "Found entity 1: invg_N" {  } { { "../../src/invg_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/invg_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782748 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux16to1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux16to1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to1_N-structural " "Found design unit 1: mux16to1_N-structural" {  } { { "../../src/mux16to1_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux16to1_N.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782750 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_N " "Found entity 1: mux16to1_N" {  } { { "../../src/mux16to1_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux16to1_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-structure " "Found design unit 1: mux2to1-structure" {  } { { "../../src/mux2to1.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782752 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../../src/mux2to1.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_N-structural " "Found design unit 1: mux2to1_N-structural" {  } { { "../../src/mux2to1_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782754 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_N " "Found entity 1: mux2to1_N" {  } { { "../../src/mux2to1_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux32to1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux32to1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1_N-structural " "Found design unit 1: mux32to1_N-structural" {  } { { "../../src/mux32to1_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux32to1_N.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782756 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1_N " "Found entity 1: mux32to1_N" {  } { { "../../src/mux32to1_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux32to1_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux4to1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux4to1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_N-structural " "Found design unit 1: mux4to1_N-structural" {  } { { "../../src/mux4to1_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux4to1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782758 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_N " "Found entity 1: mux4to1_N" {  } { { "../../src/mux4to1_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux4to1_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782759 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/registerFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/registerFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-structural " "Found design unit 1: registerFile-structural" {  } { { "../../src/registerFile.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/registerFile.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782761 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../../src/registerFile.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/registerFile.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/register_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/register_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-structural " "Found design unit 1: register_N-structural" {  } { { "../../src/register_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/register_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782763 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "../../src/register_N.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/register_N.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/repl_qb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/repl_qb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 repl_qb-dataflow " "Found design unit 1: repl_qb-dataflow" {  } { { "../../src/repl_qb.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/repl_qb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782765 ""} { "Info" "ISGN_ENTITY_NAME" "1 repl_qb " "Found entity 1: repl_qb" {  } { { "../../src/repl_qb.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/repl_qb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/rightBarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/rightBarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rightBarrelShifter-structural " "Found design unit 1: rightBarrelShifter-structural" {  } { { "../../src/rightBarrelShifter.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/rightBarrelShifter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782768 ""} { "Info" "ISGN_ENTITY_NAME" "1 rightBarrelShifter " "Found entity 1: rightBarrelShifter" {  } { { "../../src/rightBarrelShifter.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/rightBarrelShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782769 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823782769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823782769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638823782830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638823782832 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(58) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638823782832 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Throw MIPS_Processor.vhd(93) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(93): object \"s_Throw\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638823782832 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_branchNot MIPS_Processor.vhd(139) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(139): object \"ss_branchNot\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638823782832 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823782875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchLogic fetchLogic:fetch " "Elaborating entity \"fetchLogic\" for hierarchy \"fetchLogic:fetch\"" {  } { { "../../src/MIPS_Processor.vhd" "fetch" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823782891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Throw fetchLogic.vhd(66) " "Verilog HDL or VHDL warning at fetchLogic.vhd(66): object \"s_Throw\" assigned a value but never read" {  } { { "../../src/fetchLogic.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fetchLogic.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638823782891 "|MIPS_Processor|fetchLogic:fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc fetchLogic:fetch\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"fetchLogic:fetch\|pc:pc1\"" {  } { { "../../src/fetchLogic.vhd" "pc1" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fetchLogic.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823782902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_N fetchLogic:fetch\|adder_N:addPC " "Elaborating entity \"adder_N\" for hierarchy \"fetchLogic:fetch\|adder_N:addPC\"" {  } { { "../../src/fetchLogic.vhd" "addPC" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/fetchLogic.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823782913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder fetchLogic:fetch\|adder_N:addPC\|adder:\\G_NBit_Adder:0:adderN " "Elaborating entity \"adder\" for hierarchy \"fetchLogic:fetch\|adder_N:addPC\|adder:\\G_NBit_Adder:0:adderN\"" {  } { { "../../src/adder_N.vhd" "\\G_NBit_Adder:0:adderN" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder_N.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823782927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 fetchLogic:fetch\|adder_N:addPC\|adder:\\G_NBit_Adder:0:adderN\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"fetchLogic:fetch\|adder_N:addPC\|adder:\\G_NBit_Adder:0:adderN\|xorg2:xor1\"" {  } { { "../../src/adder.vhd" "xor1" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823782936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 fetchLogic:fetch\|adder_N:addPC\|adder:\\G_NBit_Adder:0:adderN\|andg2:and1 " "Elaborating entity \"andg2\" for hierarchy \"fetchLogic:fetch\|adder_N:addPC\|adder:\\G_NBit_Adder:0:adderN\|andg2:and1\"" {  } { { "../../src/adder.vhd" "and1" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823782945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 fetchLogic:fetch\|adder_N:addPC\|adder:\\G_NBit_Adder:0:adderN\|org2:or1 " "Elaborating entity \"org2\" for hierarchy \"fetchLogic:fetch\|adder_N:addPC\|adder:\\G_NBit_Adder:0:adderN\|org2:or1\"" {  } { { "../../src/adder.vhd" "or1" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/adder.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823782954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_reg IF_ID_reg:IFID " "Elaborating entity \"IF_ID_reg\" for hierarchy \"IF_ID_reg:IFID\"" {  } { { "../../src/MIPS_Processor.vhd" "IFID" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N IF_ID_reg:IFID\|dffg_N:x1 " "Elaborating entity \"dffg_N\" for hierarchy \"IF_ID_reg:IFID\|dffg_N:x1\"" {  } { { "../../src/IF_ID_Reg.vhd" "x1" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/IF_ID_Reg.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg IF_ID_reg:IFID\|dffg_N:x1\|dffg:\\G_NBit_DFFG:0:ONESCOMPI " "Elaborating entity \"dffg\" for hierarchy \"IF_ID_reg:IFID\|dffg_N:x1\|dffg:\\G_NBit_DFFG:0:ONESCOMPI\"" {  } { { "../../src/dffg_N.vhd" "\\G_NBit_DFFG:0:ONESCOMPI" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/dffg_N.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Logic Control_Logic:control " "Elaborating entity \"Control_Logic\" for hierarchy \"Control_Logic:control\"" {  } { { "../../src/MIPS_Processor.vhd" "control" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783081 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_BranchNot Control_Logic.vhd(29) " "VHDL Process Statement warning at Control_Logic.vhd(29): inferring latch(es) for signal or variable \"o_BranchNot\", which holds its previous value in one or more paths through the process" {  } { { "../../src/Control_Logic.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/Control_Logic.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638823783082 "|MIPS_Processor|Control_Logic:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BranchNot Control_Logic.vhd(29) " "Inferred latch for \"o_BranchNot\" at Control_Logic.vhd(29)" {  } { { "../../src/Control_Logic.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/Control_Logic.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823783083 "|MIPS_Processor|Control_Logic:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "../../src/MIPS_Processor.vhd" "regFile" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783093 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zeros registerFile.vhd(94) " "VHDL Signal Declaration warning at registerFile.vhd(94): used explicit default value for signal \"s_zeros\" because signal was never assigned a value" {  } { { "../../src/registerFile.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/registerFile.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638823783094 "|MIPS_Processor|registerFile:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveTo32Decoder registerFile:regFile\|fiveTo32Decoder:dec32 " "Elaborating entity \"fiveTo32Decoder\" for hierarchy \"registerFile:regFile\|fiveTo32Decoder:dec32\"" {  } { { "../../src/registerFile.vhd" "dec32" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/registerFile.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N registerFile:regFile\|register_N:\\G_reg:0:reg_N " "Elaborating entity \"register_N\" for hierarchy \"registerFile:regFile\|register_N:\\G_reg:0:reg_N\"" {  } { { "../../src/registerFile.vhd" "\\G_reg:0:reg_N" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/registerFile.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1_N registerFile:regFile\|mux32to1_N:mux32_0 " "Elaborating entity \"mux32to1_N\" for hierarchy \"registerFile:regFile\|mux32to1_N:mux32_0\"" {  } { { "../../src/registerFile.vhd" "mux32_0" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/registerFile.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_N registerFile:regFile\|mux32to1_N:mux32_0\|mux4to1_N:mux0 " "Elaborating entity \"mux4to1_N\" for hierarchy \"registerFile:regFile\|mux32to1_N:mux32_0\|mux4to1_N:mux0\"" {  } { { "../../src/mux32to1_N.vhd" "mux0" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux32to1_N.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_N registerFile:regFile\|mux32to1_N:mux32_0\|mux4to1_N:mux0\|mux2to1_N:mux0 " "Elaborating entity \"mux2to1_N\" for hierarchy \"registerFile:regFile\|mux32to1_N:mux32_0\|mux4to1_N:mux0\|mux2to1_N:mux0\"" {  } { { "../../src/mux4to1_N.vhd" "mux0" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux4to1_N.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 registerFile:regFile\|mux32to1_N:mux32_0\|mux4to1_N:mux0\|mux2to1_N:mux0\|mux2to1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2to1\" for hierarchy \"registerFile:regFile\|mux32to1_N:mux32_0\|mux4to1_N:mux0\|mux2to1_N:mux0\|mux2to1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../src/mux2to1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1_N.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg registerFile:regFile\|mux32to1_N:mux32_0\|mux4to1_N:mux0\|mux2to1_N:mux0\|mux2to1:\\G_NBit_MUX:0:MUXI\|invg:si " "Elaborating entity \"invg\" for hierarchy \"registerFile:regFile\|mux32to1_N:mux32_0\|mux4to1_N:mux0\|mux2to1_N:mux0\|mux2to1:\\G_NBit_MUX:0:MUXI\|invg:si\"" {  } { { "../../src/mux2to1.vhd" "si" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/mux2to1.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823783620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtender bitExtender:bitExtend " "Elaborating entity \"bitExtender\" for hierarchy \"bitExtender:bitExtend\"" {  } { { "../../src/MIPS_Processor.vhd" "bitExtend" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823788439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter barrelShifter:leftShift2Jump " "Elaborating entity \"barrelShifter\" for hierarchy \"barrelShifter:leftShift2Jump\"" {  } { { "../../src/MIPS_Processor.vhd" "leftShift2Jump" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823788450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitFlipper barrelShifter:leftShift2Jump\|bitFlipper:flipInput " "Elaborating entity \"bitFlipper\" for hierarchy \"barrelShifter:leftShift2Jump\|bitFlipper:flipInput\"" {  } { { "../../src/barrelShifter.vhd" "flipInput" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/barrelShifter.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823788465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightBarrelShifter barrelShifter:leftShift2Jump\|rightBarrelShifter:rbs " "Elaborating entity \"rightBarrelShifter\" for hierarchy \"barrelShifter:leftShift2Jump\|rightBarrelShifter:rbs\"" {  } { { "../../src/barrelShifter.vhd" "rbs" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/barrelShifter.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823788550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_reg ID_EX_reg:IDEX " "Elaborating entity \"ID_EX_reg\" for hierarchy \"ID_EX_reg:IDEX\"" {  } { { "../../src/MIPS_Processor.vhd" "IDEX" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823788962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N ID_EX_reg:IDEX\|dffg_N:x5 " "Elaborating entity \"dffg_N\" for hierarchy \"ID_EX_reg:IDEX\|dffg_N:x5\"" {  } { { "../../src/ID_EX_Reg.vhd" "x5" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ID_EX_Reg.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823789030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N ID_EX_reg:IDEX\|dffg_N:x22 " "Elaborating entity \"dffg_N\" for hierarchy \"ID_EX_reg:IDEX\|dffg_N:x22\"" {  } { { "../../src/ID_EX_Reg.vhd" "x22" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ID_EX_Reg.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823789046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N ID_EX_reg:IDEX\|dffg_N:x7 " "Elaborating entity \"dffg_N\" for hierarchy \"ID_EX_reg:IDEX\|dffg_N:x7\"" {  } { { "../../src/ID_EX_Reg.vhd" "x7" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ID_EX_Reg.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823789059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu0\"" {  } { { "../../src/MIPS_Processor.vhd" "alu0" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823789636 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_F_sra ALU.vhd(118) " "VHDL Signal Declaration warning at ALU.vhd(118): used implicit default value for signal \"s_F_sra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/ALU.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638823789636 "|MIPS_Processor|ALU:alu0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_F_repl ALU.vhd(118) " "VHDL Signal Declaration warning at ALU.vhd(118): used implicit default value for signal \"s_F_repl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/ALU.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638823789636 "|MIPS_Processor|ALU:alu0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_slt_C ALU.vhd(119) " "Verilog HDL or VHDL warning at ALU.vhd(119): object \"s_slt_C\" assigned a value but never read" {  } { { "../../src/ALU.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638823789636 "|MIPS_Processor|ALU:alu0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_C ALU.vhd(119) " "Verilog HDL or VHDL warning at ALU.vhd(119): object \"s_C\" assigned a value but never read" {  } { { "../../src/ALU.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638823789636 "|MIPS_Processor|ALU:alu0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Throw ALU.vhd(120) " "Verilog HDL or VHDL warning at ALU.vhd(120): object \"s_Throw\" assigned a value but never read" {  } { { "../../src/ALU.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638823789637 "|MIPS_Processor|ALU:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_N ALU:alu0\|addsub_N:addSub " "Elaborating entity \"addsub_N\" for hierarchy \"ALU:alu0\|addsub_N:addSub\"" {  } { { "../../src/ALU.vhd" "addSub" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823789670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg_N ALU:alu0\|addsub_N:addSub\|invg_N:invgN " "Elaborating entity \"invg_N\" for hierarchy \"ALU:alu0\|addsub_N:addSub\|invg_N:invgN\"" {  } { { "../../src/addsub_N.vhd" "invgN" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/addsub_N.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823789686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter ALU:alu0\|barrelShifter:shifterleft " "Elaborating entity \"barrelShifter\" for hierarchy \"ALU:alu0\|barrelShifter:shifterleft\"" {  } { { "../../src/ALU.vhd" "shifterleft" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823789892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16to1_N ALU:alu0\|mux16to1_N:muxB " "Elaborating entity \"mux16to1_N\" for hierarchy \"ALU:alu0\|mux16to1_N:muxB\"" {  } { { "../../src/ALU.vhd" "muxB" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/ALU.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823791102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_contr ALU_contr:alu_control " "Elaborating entity \"ALU_contr\" for hierarchy \"ALU_contr:alu_control\"" {  } { { "../../src/MIPS_Processor.vhd" "alu_control" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823792401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_N mux2to1_N:mux0 " "Elaborating entity \"mux2to1_N\" for hierarchy \"mux2to1_N:mux0\"" {  } { { "../../src/MIPS_Processor.vhd" "mux0" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823792411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_reg EX_MEM_reg:EXMEM " "Elaborating entity \"EX_MEM_reg\" for hierarchy \"EX_MEM_reg:EXMEM\"" {  } { { "../../src/MIPS_Processor.vhd" "EXMEM" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823792439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_reg MEM_WB_reg:MEMWB " "Elaborating entity \"MEM_WB_reg\" for hierarchy \"MEM_WB_reg:MEMWB\"" {  } { { "../../src/MIPS_Processor.vhd" "MEMWB" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823792500 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ID_EX_reg:IDEX\|dffg:x11\|s_Q_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ID_EX_reg:IDEX\|dffg:x11\|s_Q_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638823799666 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823799666 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638823799666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823799751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799751 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638823799751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823799791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823799791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_EX_reg:IDEX\|dffg:x11\|altshift_taps:s_Q_rtl_0 " "Elaborated megafunction instantiation \"ID_EX_reg:IDEX\|dffg:x11\|altshift_taps:s_Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823799949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_EX_reg:IDEX\|dffg:x11\|altshift_taps:s_Q_rtl_0 " "Instantiated megafunction \"ID_EX_reg:IDEX\|dffg:x11\|altshift_taps:s_Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638823799950 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638823799950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ekm " "Found entity 1: shift_taps_ekm" {  } { { "db/shift_taps_ekm.tdf" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/db/shift_taps_ekm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823799994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823799994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1961 " "Found entity 1: altsyncram_1961" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/db/altsyncram_1961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823800045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823800045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823800093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823800093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823800137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823800137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823800184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823800184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638823800234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823800234 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/PCReg.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/PCReg.vhd" 53 -1 0 } } { "db/shift_taps_ekm.tdf" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/internal/QuartusWork/db/shift_taps_ekm.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638823800949 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638823800949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638823802122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638823807466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638823807466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bjheinen/cpre381/CPRE-381-Project-main/cpre-381-toolflow-fall-2021-v5/src/MIPS_Processor.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638823807847 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638823807847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3811 " "Implemented 3811 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638823807847 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638823807847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3632 " "Implemented 3632 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638823807847 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638823807847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638823807847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638823807953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  6 14:50:07 2021 " "Processing ended: Mon Dec  6 14:50:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638823807953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638823807953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638823807953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638823807953 ""}
