vendor_name = ModelSim
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/initROM.mif
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/registradorGenerico.vhdl
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/conversorHex7SegDecimal.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/conversorHex7SegUnidade.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/DECODER.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/IO.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/muxGenerico2.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/divisorGenerico.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Base_tempo.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/PCounter.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/relogio.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/leds.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/cpu.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/chaves.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/SOMADOR.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/memoria.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/bancoRegistradores.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/botoes.vhd
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform9.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform10.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform11.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform12.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/simulation/qsim/Relogio_20191007113138.sim.vwf
source_file = 1, output_files/Waveform.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform13.vwf
source_file = 1, output_files/Waveform1.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform14.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform15.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform16.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform17.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform18.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform19.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/simulation/qsim/Relogio_20191007145548.sim.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform20.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform21.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform22.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform23.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/Waveform24.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/simulation/qsim/Relogio_20191007160912.sim.vwf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/simulation/qsim/funcionandobanco.sim.vwf
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/arqcomp/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/db/lpm_divide_q9m.tdf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/db/sign_div_unsign_fkh.tdf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/db/alt_u_div_i4f.tdf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/db/add_sub_7pc.tdf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/db/add_sub_8pc.tdf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/db/lpm_divide_jhm.tdf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/db/sign_div_unsign_bkh.tdf
source_file = 1, /media/arqcomp/97A6-B533/Projeto_relogio/db/alt_u_div_a4f.tdf
design_name = relogio
instance = comp, \LEDR[0]~output , LEDR[0]~output, relogio, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, relogio, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, relogio, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, relogio, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, relogio, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, relogio, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, relogio, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, relogio, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, relogio, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, relogio, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, relogio, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, relogio, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, relogio, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, relogio, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, relogio, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, relogio, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, relogio, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, relogio, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, relogio, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, relogio, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, relogio, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, relogio, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, relogio, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, relogio, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, relogio, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, relogio, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, relogio, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, relogio, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, relogio, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, relogio, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, relogio, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, relogio, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, relogio, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, relogio, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, relogio, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, relogio, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, relogio, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, relogio, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, relogio, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, relogio, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, relogio, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, relogio, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, relogio, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, relogio, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, relogio, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, relogio, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, relogio, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, relogio, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, relogio, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, relogio, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, relogio, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, relogio, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, relogio, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, relogio, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, relogio, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, relogio, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, relogio, 1
instance = comp, \SW[0]~input , SW[0]~input, relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~0 , IO|BASE_TEMPO5|Add0~0, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~0 , IO|BASE_TEMPO5|contador~0, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[0] , IO|BASE_TEMPO5|contador[0], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~2 , IO|BASE_TEMPO5|Add0~2, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[1] , IO|BASE_TEMPO5|contador[1], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~4 , IO|BASE_TEMPO5|Add0~4, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[2] , IO|BASE_TEMPO5|contador[2], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~6 , IO|BASE_TEMPO5|Add0~6, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[3] , IO|BASE_TEMPO5|contador[3], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~8 , IO|BASE_TEMPO5|Add0~8, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[4] , IO|BASE_TEMPO5|contador[4], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~10 , IO|BASE_TEMPO5|Add0~10, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[5] , IO|BASE_TEMPO5|contador[5], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~12 , IO|BASE_TEMPO5|Add0~12, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~1 , IO|BASE_TEMPO5|contador~1, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[6] , IO|BASE_TEMPO5|contador[6], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~14 , IO|BASE_TEMPO5|Add0~14, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[7] , IO|BASE_TEMPO5|contador[7], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~16 , IO|BASE_TEMPO5|Add0~16, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~2 , IO|BASE_TEMPO5|contador~2, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[8] , IO|BASE_TEMPO5|contador[8], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~18 , IO|BASE_TEMPO5|Add0~18, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~3 , IO|BASE_TEMPO5|contador~3, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[9] , IO|BASE_TEMPO5|contador[9], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~20 , IO|BASE_TEMPO5|Add0~20, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[10] , IO|BASE_TEMPO5|contador[10], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Equal0~2 , IO|BASE_TEMPO5|Equal0~2, relogio, 1
instance = comp, \IO|BASE_TEMPO5|Equal0~1 , IO|BASE_TEMPO5|Equal0~1, relogio, 1
instance = comp, \IO|BASE_TEMPO5|Equal0~0 , IO|BASE_TEMPO5|Equal0~0, relogio, 1
instance = comp, \IO|BASE_TEMPO5|Equal0~3 , IO|BASE_TEMPO5|Equal0~3, relogio, 1
instance = comp, \IO|BASE_TEMPO5|Equal0~4 , IO|BASE_TEMPO5|Equal0~4, relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~22 , IO|BASE_TEMPO5|Add0~22, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~4 , IO|BASE_TEMPO5|contador~4, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[11] , IO|BASE_TEMPO5|contador[11], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~24 , IO|BASE_TEMPO5|Add0~24, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[12] , IO|BASE_TEMPO5|contador[12], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~26 , IO|BASE_TEMPO5|Add0~26, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[13] , IO|BASE_TEMPO5|contador[13], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~28 , IO|BASE_TEMPO5|Add0~28, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~5 , IO|BASE_TEMPO5|contador~5, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[14] , IO|BASE_TEMPO5|contador[14], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~30 , IO|BASE_TEMPO5|Add0~30, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[15] , IO|BASE_TEMPO5|contador[15], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~32 , IO|BASE_TEMPO5|Add0~32, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[16] , IO|BASE_TEMPO5|contador[16], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~34 , IO|BASE_TEMPO5|Add0~34, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[17] , IO|BASE_TEMPO5|contador[17], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~36 , IO|BASE_TEMPO5|Add0~36, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~6 , IO|BASE_TEMPO5|contador~6, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[18] , IO|BASE_TEMPO5|contador[18], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Equal0~5 , IO|BASE_TEMPO5|Equal0~5, relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~38 , IO|BASE_TEMPO5|Add0~38, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~7 , IO|BASE_TEMPO5|contador~7, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[19] , IO|BASE_TEMPO5|contador[19], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~40 , IO|BASE_TEMPO5|Add0~40, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[20] , IO|BASE_TEMPO5|contador[20], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~42 , IO|BASE_TEMPO5|Add0~42, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[21] , IO|BASE_TEMPO5|contador[21], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Add0~44 , IO|BASE_TEMPO5|Add0~44, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador~8 , IO|BASE_TEMPO5|contador~8, relogio, 1
instance = comp, \IO|BASE_TEMPO5|contador[22] , IO|BASE_TEMPO5|contador[22], relogio, 1
instance = comp, \IO|BASE_TEMPO5|Equal0~6 , IO|BASE_TEMPO5|Equal0~6, relogio, 1
instance = comp, \IO|BASE_TEMPO5|tick~0 , IO|BASE_TEMPO5|tick~0, relogio, 1
instance = comp, \IO|BASE_TEMPO5|tick , IO|BASE_TEMPO5|tick, relogio, 1
instance = comp, \CPU|PC|DOUT[0]~8 , CPU|PC|DOUT[0]~8, relogio, 1
instance = comp, \CPU|PC|DOUT[6]~20 , CPU|PC|DOUT[6]~20, relogio, 1
instance = comp, \CPU|PC|DOUT[7]~22 , CPU|PC|DOUT[7]~22, relogio, 1
instance = comp, \~GND , ~GND, relogio, 1
instance = comp, \CPU|OR_RESULT~1 , CPU|OR_RESULT~1, relogio, 1
instance = comp, \ROM|content~88 , ROM|content~88, relogio, 1
instance = comp, \ROM|content~97 , ROM|content~97, relogio, 1
instance = comp, \ROM|content~98 , ROM|content~98, relogio, 1
instance = comp, \ROM|content~100 , ROM|content~100, relogio, 1
instance = comp, \ROM|content~99 , ROM|content~99, relogio, 1
instance = comp, \ROM|content~101 , ROM|content~101, relogio, 1
instance = comp, \ROM|content~28 , ROM|content~28, relogio, 1
instance = comp, \ROM|content~63 , ROM|content~63, relogio, 1
instance = comp, \ROM|content~59 , ROM|content~59, relogio, 1
instance = comp, \ROM|content~61 , ROM|content~61, relogio, 1
instance = comp, \ROM|content~60 , ROM|content~60, relogio, 1
instance = comp, \ROM|content~62 , ROM|content~62, relogio, 1
instance = comp, \ROM|content~64 , ROM|content~64, relogio, 1
instance = comp, \ROM|content~106 , ROM|content~106, relogio, 1
instance = comp, \ROM|content~81 , ROM|content~81, relogio, 1
instance = comp, \ROM|content~78 , ROM|content~78, relogio, 1
instance = comp, \ROM|content~79 , ROM|content~79, relogio, 1
instance = comp, \ROM|content~80 , ROM|content~80, relogio, 1
instance = comp, \ROM|content~77 , ROM|content~77, relogio, 1
instance = comp, \ROM|content~82 , ROM|content~82, relogio, 1
instance = comp, \ROM|content~71 , ROM|content~71, relogio, 1
instance = comp, \ROM|content~75 , ROM|content~75, relogio, 1
instance = comp, \ROM|content~72 , ROM|content~72, relogio, 1
instance = comp, \ROM|content~73 , ROM|content~73, relogio, 1
instance = comp, \ROM|content~74 , ROM|content~74, relogio, 1
instance = comp, \ROM|content~76 , ROM|content~76, relogio, 1
instance = comp, \ROM|content~67 , ROM|content~67, relogio, 1
instance = comp, \ROM|content~66 , ROM|content~66, relogio, 1
instance = comp, \ROM|content~69 , ROM|content~69, relogio, 1
instance = comp, \ROM|content~68 , ROM|content~68, relogio, 1
instance = comp, \ROM|content~70 , ROM|content~70, relogio, 1
instance = comp, \CPU|SOMADOR|Equal1~0 , CPU|SOMADOR|Equal1~0, relogio, 1
instance = comp, \CPU|SOMADOR|Equal2~0 , CPU|SOMADOR|Equal2~0, relogio, 1
instance = comp, \ROM|content~65 , ROM|content~65, relogio, 1
instance = comp, \ROM|content~107 , ROM|content~107, relogio, 1
instance = comp, \CPU|MUX_ULA|saida_MUX[5]~27 , CPU|MUX_ULA|saida_MUX[5]~27, relogio, 1
instance = comp, \CPU|MUX_ULA|saida_MUX[5]~28 , CPU|MUX_ULA|saida_MUX[5]~28, relogio, 1
instance = comp, \CPU|MUX_ULA|saida_MUX[5]~26 , CPU|MUX_ULA|saida_MUX[5]~26, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~18 , CPU|SOMADOR|Add0~18, relogio, 1
instance = comp, \ROM|content~26 , ROM|content~26, relogio, 1
instance = comp, \ROM|content~22 , ROM|content~22, relogio, 1
instance = comp, \ROM|content~23 , ROM|content~23, relogio, 1
instance = comp, \ROM|content~24 , ROM|content~24, relogio, 1
instance = comp, \ROM|content~25 , ROM|content~25, relogio, 1
instance = comp, \ROM|content~27 , ROM|content~27, relogio, 1
instance = comp, \ROM|content~84 , ROM|content~84, relogio, 1
instance = comp, \ROM|content~85 , ROM|content~85, relogio, 1
instance = comp, \ROM|content~83 , ROM|content~83, relogio, 1
instance = comp, \ROM|content~86 , ROM|content~86, relogio, 1
instance = comp, \ROM|content~87 , ROM|content~87, relogio, 1
instance = comp, \CPU|MUX_ULA|saida_MUX[4]~22 , CPU|MUX_ULA|saida_MUX[4]~22, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~20 , CPU|SOMADOR|Add0~20, relogio, 1
instance = comp, \ROM|content~16 , ROM|content~16, relogio, 1
instance = comp, \ROM|content~20 , ROM|content~20, relogio, 1
instance = comp, \ROM|content~17 , ROM|content~17, relogio, 1
instance = comp, \ROM|content~18 , ROM|content~18, relogio, 1
instance = comp, \ROM|content~19 , ROM|content~19, relogio, 1
instance = comp, \ROM|content~21 , ROM|content~21, relogio, 1
instance = comp, \CPU|MUX_ULA|saida_MUX[3]~23 , CPU|MUX_ULA|saida_MUX[3]~23, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~22 , CPU|SOMADOR|Add0~22, relogio, 1
instance = comp, \ROM|content~34 , ROM|content~34, relogio, 1
instance = comp, \ROM|content~33 , ROM|content~33, relogio, 1
instance = comp, \ROM|content~110 , ROM|content~110, relogio, 1
instance = comp, \ROM|content~111 , ROM|content~111, relogio, 1
instance = comp, \CPU|MUX_ULA|saida_MUX[2]~24 , CPU|MUX_ULA|saida_MUX[2]~24, relogio, 1
instance = comp, \ROM|content~39 , ROM|content~39, relogio, 1
instance = comp, \ROM|content~35 , ROM|content~35, relogio, 1
instance = comp, \ROM|content~36 , ROM|content~36, relogio, 1
instance = comp, \ROM|content~37 , ROM|content~37, relogio, 1
instance = comp, \ROM|content~38 , ROM|content~38, relogio, 1
instance = comp, \ROM|content~40 , ROM|content~40, relogio, 1
instance = comp, \CPU|MUX_ULA|saida_MUX[1]~25 , CPU|MUX_ULA|saida_MUX[1]~25, relogio, 1
instance = comp, \ROM|content~53 , ROM|content~53, relogio, 1
instance = comp, \ROM|content~57 , ROM|content~57, relogio, 1
instance = comp, \ROM|content~55 , ROM|content~55, relogio, 1
instance = comp, \ROM|content~54 , ROM|content~54, relogio, 1
instance = comp, \ROM|content~56 , ROM|content~56, relogio, 1
instance = comp, \ROM|content~58 , ROM|content~58, relogio, 1
instance = comp, \ROM|content~105 , ROM|content~105, relogio, 1
instance = comp, \ROM|content~45 , ROM|content~45, relogio, 1
instance = comp, \ROM|content~41 , ROM|content~41, relogio, 1
instance = comp, \ROM|content~42 , ROM|content~42, relogio, 1
instance = comp, \ROM|content~43 , ROM|content~43, relogio, 1
instance = comp, \ROM|content~44 , ROM|content~44, relogio, 1
instance = comp, \ROM|content~46 , ROM|content~46, relogio, 1
instance = comp, \DECODER|Equal3~0 , DECODER|Equal3~0, relogio, 1
instance = comp, \IO|DataIn~0 , IO|DataIn~0, relogio, 1
instance = comp, \SW[1]~input , SW[1]~input, relogio, 1
instance = comp, \ROM|content~103 , ROM|content~103, relogio, 1
instance = comp, \ROM|content~102 , ROM|content~102, relogio, 1
instance = comp, \IO|DataIn~1 , IO|DataIn~1, relogio, 1
instance = comp, \IO|DataIn~2 , IO|DataIn~2, relogio, 1
instance = comp, \CPU|MUX_ULA|saida_MUX[0]~21 , CPU|MUX_ULA|saida_MUX[0]~21, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~28 , CPU|SOMADOR|Add0~28, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~0 , CPU|SOMADOR|Add0~0, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~29 , CPU|SOMADOR|Add0~29, relogio, 1
instance = comp, \CPU|RAM|registrador~133feeder , CPU|RAM|registrador~133feeder, relogio, 1
instance = comp, \ROM|content~92 , ROM|content~92, relogio, 1
instance = comp, \ROM|content~93 , ROM|content~93, relogio, 1
instance = comp, \ROM|content~94 , ROM|content~94, relogio, 1
instance = comp, \ROM|content~95 , ROM|content~95, relogio, 1
instance = comp, \ROM|content~91 , ROM|content~91, relogio, 1
instance = comp, \ROM|content~96 , ROM|content~96, relogio, 1
instance = comp, \ROM|content~47 , ROM|content~47, relogio, 1
instance = comp, \ROM|content~49 , ROM|content~49, relogio, 1
instance = comp, \ROM|content~48 , ROM|content~48, relogio, 1
instance = comp, \ROM|content~50 , ROM|content~50, relogio, 1
instance = comp, \ROM|content~51 , ROM|content~51, relogio, 1
instance = comp, \ROM|content~52 , ROM|content~52, relogio, 1
instance = comp, \CPU|RAM|registrador~268 , CPU|RAM|registrador~268, relogio, 1
instance = comp, \CPU|RAM|registrador~284 , CPU|RAM|registrador~284, relogio, 1
instance = comp, \CPU|RAM|registrador~133 , CPU|RAM|registrador~133, relogio, 1
instance = comp, \CPU|RAM|registrador~260 , CPU|RAM|registrador~260, relogio, 1
instance = comp, \CPU|RAM|registrador~276 , CPU|RAM|registrador~276, relogio, 1
instance = comp, \CPU|RAM|registrador~69 , CPU|RAM|registrador~69, relogio, 1
instance = comp, \CPU|RAM|registrador~101feeder , CPU|RAM|registrador~101feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~256 , CPU|RAM|registrador~256, relogio, 1
instance = comp, \CPU|RAM|registrador~272 , CPU|RAM|registrador~272, relogio, 1
instance = comp, \CPU|RAM|registrador~101 , CPU|RAM|registrador~101, relogio, 1
instance = comp, \CPU|RAM|registrador~264 , CPU|RAM|registrador~264, relogio, 1
instance = comp, \CPU|RAM|registrador~280 , CPU|RAM|registrador~280, relogio, 1
instance = comp, \CPU|RAM|registrador~37 , CPU|RAM|registrador~37, relogio, 1
instance = comp, \CPU|RAM|registrador~250 , CPU|RAM|registrador~250, relogio, 1
instance = comp, \CPU|RAM|registrador~251 , CPU|RAM|registrador~251, relogio, 1
instance = comp, \CPU|RAM|registrador~117feeder , CPU|RAM|registrador~117feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~265 , CPU|RAM|registrador~265, relogio, 1
instance = comp, \CPU|RAM|registrador~281 , CPU|RAM|registrador~281, relogio, 1
instance = comp, \CPU|RAM|registrador~117 , CPU|RAM|registrador~117, relogio, 1
instance = comp, \CPU|RAM|registrador~53feeder , CPU|RAM|registrador~53feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~257 , CPU|RAM|registrador~257, relogio, 1
instance = comp, \CPU|RAM|registrador~273 , CPU|RAM|registrador~273, relogio, 1
instance = comp, \CPU|RAM|registrador~53 , CPU|RAM|registrador~53, relogio, 1
instance = comp, \CPU|RAM|registrador~262 , CPU|RAM|registrador~262, relogio, 1
instance = comp, \CPU|RAM|registrador~278 , CPU|RAM|registrador~278, relogio, 1
instance = comp, \CPU|RAM|registrador~21 , CPU|RAM|registrador~21, relogio, 1
instance = comp, \CPU|RAM|registrador~254 , CPU|RAM|registrador~254, relogio, 1
instance = comp, \CPU|RAM|registrador~270 , CPU|RAM|registrador~270, relogio, 1
instance = comp, \CPU|RAM|registrador~85 , CPU|RAM|registrador~85, relogio, 1
instance = comp, \CPU|RAM|registrador~243 , CPU|RAM|registrador~243, relogio, 1
instance = comp, \CPU|RAM|registrador~244 , CPU|RAM|registrador~244, relogio, 1
instance = comp, \CPU|RAM|registrador~93feeder , CPU|RAM|registrador~93feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~253 , CPU|RAM|registrador~253, relogio, 1
instance = comp, \CPU|RAM|registrador~269 , CPU|RAM|registrador~269, relogio, 1
instance = comp, \CPU|RAM|registrador~93 , CPU|RAM|registrador~93, relogio, 1
instance = comp, \CPU|RAM|registrador~261 , CPU|RAM|registrador~261, relogio, 1
instance = comp, \CPU|RAM|registrador~277 , CPU|RAM|registrador~277, relogio, 1
instance = comp, \CPU|RAM|registrador~29 , CPU|RAM|registrador~29, relogio, 1
instance = comp, \CPU|RAM|registrador~125feeder , CPU|RAM|registrador~125feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~266 , CPU|RAM|registrador~266, relogio, 1
instance = comp, \CPU|RAM|registrador~282 , CPU|RAM|registrador~282, relogio, 1
instance = comp, \CPU|RAM|registrador~125 , CPU|RAM|registrador~125, relogio, 1
instance = comp, \CPU|RAM|registrador~61feeder , CPU|RAM|registrador~61feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~258 , CPU|RAM|registrador~258, relogio, 1
instance = comp, \CPU|RAM|registrador~274 , CPU|RAM|registrador~274, relogio, 1
instance = comp, \CPU|RAM|registrador~61 , CPU|RAM|registrador~61, relogio, 1
instance = comp, \CPU|RAM|registrador~245 , CPU|RAM|registrador~245, relogio, 1
instance = comp, \CPU|RAM|registrador~246 , CPU|RAM|registrador~246, relogio, 1
instance = comp, \CPU|RAM|registrador~77feeder , CPU|RAM|registrador~77feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~255 , CPU|RAM|registrador~255, relogio, 1
instance = comp, \CPU|RAM|registrador~271 , CPU|RAM|registrador~271, relogio, 1
instance = comp, \CPU|RAM|registrador~77 , CPU|RAM|registrador~77, relogio, 1
instance = comp, \CPU|RAM|registrador~263 , CPU|RAM|registrador~263, relogio, 1
instance = comp, \CPU|RAM|registrador~279 , CPU|RAM|registrador~279, relogio, 1
instance = comp, \CPU|RAM|registrador~13 , CPU|RAM|registrador~13, relogio, 1
instance = comp, \CPU|RAM|registrador~109feeder , CPU|RAM|registrador~109feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~267 , CPU|RAM|registrador~267, relogio, 1
instance = comp, \CPU|RAM|registrador~283 , CPU|RAM|registrador~283, relogio, 1
instance = comp, \CPU|RAM|registrador~109 , CPU|RAM|registrador~109, relogio, 1
instance = comp, \CPU|RAM|registrador~259 , CPU|RAM|registrador~259, relogio, 1
instance = comp, \CPU|RAM|registrador~275 , CPU|RAM|registrador~275, relogio, 1
instance = comp, \CPU|RAM|registrador~45 , CPU|RAM|registrador~45, relogio, 1
instance = comp, \CPU|RAM|registrador~247 , CPU|RAM|registrador~247, relogio, 1
instance = comp, \CPU|RAM|registrador~248 , CPU|RAM|registrador~248, relogio, 1
instance = comp, \CPU|RAM|registrador~249 , CPU|RAM|registrador~249, relogio, 1
instance = comp, \CPU|RAM|registrador~252 , CPU|RAM|registrador~252, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~2 , CPU|SOMADOR|Add0~2, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~26 , CPU|SOMADOR|Add0~26, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~27 , CPU|SOMADOR|Add0~27, relogio, 1
instance = comp, \CPU|RAM|registrador~70 , CPU|RAM|registrador~70, relogio, 1
instance = comp, \CPU|RAM|registrador~62 , CPU|RAM|registrador~62, relogio, 1
instance = comp, \CPU|RAM|registrador~54feeder , CPU|RAM|registrador~54feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~54 , CPU|RAM|registrador~54, relogio, 1
instance = comp, \CPU|RAM|registrador~46 , CPU|RAM|registrador~46, relogio, 1
instance = comp, \CPU|RAM|registrador~233 , CPU|RAM|registrador~233, relogio, 1
instance = comp, \CPU|RAM|registrador~234 , CPU|RAM|registrador~234, relogio, 1
instance = comp, \CPU|RAM|registrador~126feeder , CPU|RAM|registrador~126feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~126 , CPU|RAM|registrador~126, relogio, 1
instance = comp, \CPU|RAM|registrador~134 , CPU|RAM|registrador~134, relogio, 1
instance = comp, \CPU|RAM|registrador~118 , CPU|RAM|registrador~118, relogio, 1
instance = comp, \CPU|RAM|registrador~110 , CPU|RAM|registrador~110, relogio, 1
instance = comp, \CPU|RAM|registrador~240 , CPU|RAM|registrador~240, relogio, 1
instance = comp, \CPU|RAM|registrador~241 , CPU|RAM|registrador~241, relogio, 1
instance = comp, \CPU|RAM|registrador~22feeder , CPU|RAM|registrador~22feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~22 , CPU|RAM|registrador~22, relogio, 1
instance = comp, \CPU|RAM|registrador~38 , CPU|RAM|registrador~38, relogio, 1
instance = comp, \CPU|RAM|registrador~30feeder , CPU|RAM|registrador~30feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~30 , CPU|RAM|registrador~30, relogio, 1
instance = comp, \CPU|RAM|registrador~14 , CPU|RAM|registrador~14, relogio, 1
instance = comp, \CPU|RAM|registrador~237 , CPU|RAM|registrador~237, relogio, 1
instance = comp, \CPU|RAM|registrador~238 , CPU|RAM|registrador~238, relogio, 1
instance = comp, \CPU|RAM|registrador~86feeder , CPU|RAM|registrador~86feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~86 , CPU|RAM|registrador~86, relogio, 1
instance = comp, \CPU|RAM|registrador~102 , CPU|RAM|registrador~102, relogio, 1
instance = comp, \CPU|RAM|registrador~94feeder , CPU|RAM|registrador~94feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~94 , CPU|RAM|registrador~94, relogio, 1
instance = comp, \CPU|RAM|registrador~78 , CPU|RAM|registrador~78, relogio, 1
instance = comp, \CPU|RAM|registrador~235 , CPU|RAM|registrador~235, relogio, 1
instance = comp, \CPU|RAM|registrador~236 , CPU|RAM|registrador~236, relogio, 1
instance = comp, \CPU|RAM|registrador~239 , CPU|RAM|registrador~239, relogio, 1
instance = comp, \CPU|RAM|registrador~242 , CPU|RAM|registrador~242, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~4 , CPU|SOMADOR|Add0~4, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~24 , CPU|SOMADOR|Add0~24, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~25 , CPU|SOMADOR|Add0~25, relogio, 1
instance = comp, \CPU|RAM|registrador~63feeder , CPU|RAM|registrador~63feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~63 , CPU|RAM|registrador~63, relogio, 1
instance = comp, \CPU|RAM|registrador~127 , CPU|RAM|registrador~127, relogio, 1
instance = comp, \CPU|RAM|registrador~95feeder , CPU|RAM|registrador~95feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~95 , CPU|RAM|registrador~95, relogio, 1
instance = comp, \CPU|RAM|registrador~31 , CPU|RAM|registrador~31, relogio, 1
instance = comp, \CPU|RAM|registrador~223 , CPU|RAM|registrador~223, relogio, 1
instance = comp, \CPU|RAM|registrador~224 , CPU|RAM|registrador~224, relogio, 1
instance = comp, \CPU|RAM|registrador~119feeder , CPU|RAM|registrador~119feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~119 , CPU|RAM|registrador~119, relogio, 1
instance = comp, \CPU|RAM|registrador~87feeder , CPU|RAM|registrador~87feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~87 , CPU|RAM|registrador~87, relogio, 1
instance = comp, \CPU|RAM|registrador~23feeder , CPU|RAM|registrador~23feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~23 , CPU|RAM|registrador~23, relogio, 1
instance = comp, \CPU|RAM|registrador~55feeder , CPU|RAM|registrador~55feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~55 , CPU|RAM|registrador~55, relogio, 1
instance = comp, \CPU|RAM|registrador~225 , CPU|RAM|registrador~225, relogio, 1
instance = comp, \CPU|RAM|registrador~226 , CPU|RAM|registrador~226, relogio, 1
instance = comp, \CPU|RAM|registrador~47feeder , CPU|RAM|registrador~47feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~47 , CPU|RAM|registrador~47, relogio, 1
instance = comp, \CPU|RAM|registrador~111 , CPU|RAM|registrador~111, relogio, 1
instance = comp, \CPU|RAM|registrador~15feeder , CPU|RAM|registrador~15feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~15 , CPU|RAM|registrador~15, relogio, 1
instance = comp, \CPU|RAM|registrador~79feeder , CPU|RAM|registrador~79feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~79 , CPU|RAM|registrador~79, relogio, 1
instance = comp, \CPU|RAM|registrador~227 , CPU|RAM|registrador~227, relogio, 1
instance = comp, \CPU|RAM|registrador~228 , CPU|RAM|registrador~228, relogio, 1
instance = comp, \CPU|RAM|registrador~229 , CPU|RAM|registrador~229, relogio, 1
instance = comp, \CPU|RAM|registrador~135 , CPU|RAM|registrador~135, relogio, 1
instance = comp, \CPU|RAM|registrador~103 , CPU|RAM|registrador~103, relogio, 1
instance = comp, \CPU|RAM|registrador~71 , CPU|RAM|registrador~71, relogio, 1
instance = comp, \CPU|RAM|registrador~39 , CPU|RAM|registrador~39, relogio, 1
instance = comp, \CPU|RAM|registrador~230 , CPU|RAM|registrador~230, relogio, 1
instance = comp, \CPU|RAM|registrador~231 , CPU|RAM|registrador~231, relogio, 1
instance = comp, \CPU|RAM|registrador~232 , CPU|RAM|registrador~232, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~6 , CPU|SOMADOR|Add0~6, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~23 , CPU|SOMADOR|Add0~23, relogio, 1
instance = comp, \CPU|RAM|registrador~104feeder , CPU|RAM|registrador~104feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~104 , CPU|RAM|registrador~104, relogio, 1
instance = comp, \CPU|RAM|registrador~96feeder , CPU|RAM|registrador~96feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~96 , CPU|RAM|registrador~96, relogio, 1
instance = comp, \CPU|RAM|registrador~88feeder , CPU|RAM|registrador~88feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~88 , CPU|RAM|registrador~88, relogio, 1
instance = comp, \CPU|RAM|registrador~80 , CPU|RAM|registrador~80, relogio, 1
instance = comp, \CPU|RAM|registrador~213 , CPU|RAM|registrador~213, relogio, 1
instance = comp, \CPU|RAM|registrador~214 , CPU|RAM|registrador~214, relogio, 1
instance = comp, \CPU|RAM|registrador~136 , CPU|RAM|registrador~136, relogio, 1
instance = comp, \CPU|RAM|registrador~120feeder , CPU|RAM|registrador~120feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~120 , CPU|RAM|registrador~120, relogio, 1
instance = comp, \CPU|RAM|registrador~128feeder , CPU|RAM|registrador~128feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~128 , CPU|RAM|registrador~128, relogio, 1
instance = comp, \CPU|RAM|registrador~112 , CPU|RAM|registrador~112, relogio, 1
instance = comp, \CPU|RAM|registrador~220 , CPU|RAM|registrador~220, relogio, 1
instance = comp, \CPU|RAM|registrador~221 , CPU|RAM|registrador~221, relogio, 1
instance = comp, \CPU|RAM|registrador~56feeder , CPU|RAM|registrador~56feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~56 , CPU|RAM|registrador~56, relogio, 1
instance = comp, \CPU|RAM|registrador~72 , CPU|RAM|registrador~72, relogio, 1
instance = comp, \CPU|RAM|registrador~64feeder , CPU|RAM|registrador~64feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~64 , CPU|RAM|registrador~64, relogio, 1
instance = comp, \CPU|RAM|registrador~48feeder , CPU|RAM|registrador~48feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~48 , CPU|RAM|registrador~48, relogio, 1
instance = comp, \CPU|RAM|registrador~215 , CPU|RAM|registrador~215, relogio, 1
instance = comp, \CPU|RAM|registrador~216 , CPU|RAM|registrador~216, relogio, 1
instance = comp, \CPU|RAM|registrador~32feeder , CPU|RAM|registrador~32feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~32 , CPU|RAM|registrador~32, relogio, 1
instance = comp, \CPU|RAM|registrador~40 , CPU|RAM|registrador~40, relogio, 1
instance = comp, \CPU|RAM|registrador~24feeder , CPU|RAM|registrador~24feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~24 , CPU|RAM|registrador~24, relogio, 1
instance = comp, \CPU|RAM|registrador~16 , CPU|RAM|registrador~16, relogio, 1
instance = comp, \CPU|RAM|registrador~217 , CPU|RAM|registrador~217, relogio, 1
instance = comp, \CPU|RAM|registrador~218 , CPU|RAM|registrador~218, relogio, 1
instance = comp, \CPU|RAM|registrador~219 , CPU|RAM|registrador~219, relogio, 1
instance = comp, \CPU|RAM|registrador~222 , CPU|RAM|registrador~222, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~8 , CPU|SOMADOR|Add0~8, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~21 , CPU|SOMADOR|Add0~21, relogio, 1
instance = comp, \CPU|RAM|registrador~137 , CPU|RAM|registrador~137, relogio, 1
instance = comp, \CPU|RAM|registrador~73feeder , CPU|RAM|registrador~73feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~73 , CPU|RAM|registrador~73, relogio, 1
instance = comp, \CPU|RAM|registrador~105feeder , CPU|RAM|registrador~105feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~105 , CPU|RAM|registrador~105, relogio, 1
instance = comp, \CPU|RAM|registrador~41feeder , CPU|RAM|registrador~41feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~41 , CPU|RAM|registrador~41, relogio, 1
instance = comp, \CPU|RAM|registrador~210 , CPU|RAM|registrador~210, relogio, 1
instance = comp, \CPU|RAM|registrador~211 , CPU|RAM|registrador~211, relogio, 1
instance = comp, \CPU|RAM|registrador~57feeder , CPU|RAM|registrador~57feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~57 , CPU|RAM|registrador~57, relogio, 1
instance = comp, \CPU|RAM|registrador~121 , CPU|RAM|registrador~121, relogio, 1
instance = comp, \CPU|RAM|registrador~89feeder , CPU|RAM|registrador~89feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~89 , CPU|RAM|registrador~89, relogio, 1
instance = comp, \CPU|RAM|registrador~25 , CPU|RAM|registrador~25, relogio, 1
instance = comp, \CPU|RAM|registrador~203 , CPU|RAM|registrador~203, relogio, 1
instance = comp, \CPU|RAM|registrador~204 , CPU|RAM|registrador~204, relogio, 1
instance = comp, \CPU|RAM|registrador~113feeder , CPU|RAM|registrador~113feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~113 , CPU|RAM|registrador~113, relogio, 1
instance = comp, \CPU|RAM|registrador~81 , CPU|RAM|registrador~81, relogio, 1
instance = comp, \CPU|RAM|registrador~49feeder , CPU|RAM|registrador~49feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~49 , CPU|RAM|registrador~49, relogio, 1
instance = comp, \CPU|RAM|registrador~17 , CPU|RAM|registrador~17, relogio, 1
instance = comp, \CPU|RAM|registrador~207 , CPU|RAM|registrador~207, relogio, 1
instance = comp, \CPU|RAM|registrador~208 , CPU|RAM|registrador~208, relogio, 1
instance = comp, \CPU|RAM|registrador~97feeder , CPU|RAM|registrador~97feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~97 , CPU|RAM|registrador~97, relogio, 1
instance = comp, \CPU|RAM|registrador~129 , CPU|RAM|registrador~129, relogio, 1
instance = comp, \CPU|RAM|registrador~65feeder , CPU|RAM|registrador~65feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~65 , CPU|RAM|registrador~65, relogio, 1
instance = comp, \CPU|RAM|registrador~33 , CPU|RAM|registrador~33, relogio, 1
instance = comp, \CPU|RAM|registrador~205 , CPU|RAM|registrador~205, relogio, 1
instance = comp, \CPU|RAM|registrador~206 , CPU|RAM|registrador~206, relogio, 1
instance = comp, \CPU|RAM|registrador~209 , CPU|RAM|registrador~209, relogio, 1
instance = comp, \CPU|RAM|registrador~212 , CPU|RAM|registrador~212, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~10 , CPU|SOMADOR|Add0~10, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~19 , CPU|SOMADOR|Add0~19, relogio, 1
instance = comp, \CPU|RAM|registrador~138 , CPU|RAM|registrador~138, relogio, 1
instance = comp, \CPU|RAM|registrador~130 , CPU|RAM|registrador~130, relogio, 1
instance = comp, \CPU|RAM|registrador~122 , CPU|RAM|registrador~122, relogio, 1
instance = comp, \CPU|RAM|registrador~114 , CPU|RAM|registrador~114, relogio, 1
instance = comp, \CPU|RAM|registrador~200 , CPU|RAM|registrador~200, relogio, 1
instance = comp, \CPU|RAM|registrador~201 , CPU|RAM|registrador~201, relogio, 1
instance = comp, \CPU|RAM|registrador~74 , CPU|RAM|registrador~74, relogio, 1
instance = comp, \CPU|RAM|registrador~66 , CPU|RAM|registrador~66, relogio, 1
instance = comp, \CPU|RAM|registrador~58feeder , CPU|RAM|registrador~58feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~58 , CPU|RAM|registrador~58, relogio, 1
instance = comp, \CPU|RAM|registrador~50 , CPU|RAM|registrador~50, relogio, 1
instance = comp, \CPU|RAM|registrador~193 , CPU|RAM|registrador~193, relogio, 1
instance = comp, \CPU|RAM|registrador~194 , CPU|RAM|registrador~194, relogio, 1
instance = comp, \CPU|RAM|registrador~26feeder , CPU|RAM|registrador~26feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~26 , CPU|RAM|registrador~26, relogio, 1
instance = comp, \CPU|RAM|registrador~42 , CPU|RAM|registrador~42, relogio, 1
instance = comp, \CPU|RAM|registrador~34feeder , CPU|RAM|registrador~34feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~34 , CPU|RAM|registrador~34, relogio, 1
instance = comp, \CPU|RAM|registrador~18 , CPU|RAM|registrador~18, relogio, 1
instance = comp, \CPU|RAM|registrador~197 , CPU|RAM|registrador~197, relogio, 1
instance = comp, \CPU|RAM|registrador~198 , CPU|RAM|registrador~198, relogio, 1
instance = comp, \CPU|RAM|registrador~98feeder , CPU|RAM|registrador~98feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~98 , CPU|RAM|registrador~98, relogio, 1
instance = comp, \CPU|RAM|registrador~82 , CPU|RAM|registrador~82, relogio, 1
instance = comp, \CPU|RAM|registrador~195 , CPU|RAM|registrador~195, relogio, 1
instance = comp, \CPU|RAM|registrador~90feeder , CPU|RAM|registrador~90feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~90 , CPU|RAM|registrador~90, relogio, 1
instance = comp, \CPU|RAM|registrador~106 , CPU|RAM|registrador~106, relogio, 1
instance = comp, \CPU|RAM|registrador~196 , CPU|RAM|registrador~196, relogio, 1
instance = comp, \CPU|RAM|registrador~199 , CPU|RAM|registrador~199, relogio, 1
instance = comp, \CPU|RAM|registrador~202 , CPU|RAM|registrador~202, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~12 , CPU|SOMADOR|Add0~12, relogio, 1
instance = comp, \CPU|SOMADOR|Y[6]~6 , CPU|SOMADOR|Y[6]~6, relogio, 1
instance = comp, \CPU|RAM|registrador~139 , CPU|RAM|registrador~139, relogio, 1
instance = comp, \CPU|RAM|registrador~107 , CPU|RAM|registrador~107, relogio, 1
instance = comp, \CPU|RAM|registrador~75 , CPU|RAM|registrador~75, relogio, 1
instance = comp, \CPU|RAM|registrador~43 , CPU|RAM|registrador~43, relogio, 1
instance = comp, \CPU|RAM|registrador~190 , CPU|RAM|registrador~190, relogio, 1
instance = comp, \CPU|RAM|registrador~191 , CPU|RAM|registrador~191, relogio, 1
instance = comp, \CPU|RAM|registrador~67feeder , CPU|RAM|registrador~67feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~67 , CPU|RAM|registrador~67, relogio, 1
instance = comp, \CPU|RAM|registrador~131 , CPU|RAM|registrador~131, relogio, 1
instance = comp, \CPU|RAM|registrador~99feeder , CPU|RAM|registrador~99feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~99 , CPU|RAM|registrador~99, relogio, 1
instance = comp, \CPU|RAM|registrador~35 , CPU|RAM|registrador~35, relogio, 1
instance = comp, \CPU|RAM|registrador~183 , CPU|RAM|registrador~183, relogio, 1
instance = comp, \CPU|RAM|registrador~184 , CPU|RAM|registrador~184, relogio, 1
instance = comp, \CPU|RAM|registrador~51feeder , CPU|RAM|registrador~51feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~51 , CPU|RAM|registrador~51, relogio, 1
instance = comp, \CPU|RAM|registrador~115 , CPU|RAM|registrador~115, relogio, 1
instance = comp, \CPU|RAM|registrador~19feeder , CPU|RAM|registrador~19feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~19 , CPU|RAM|registrador~19, relogio, 1
instance = comp, \CPU|RAM|registrador~83 , CPU|RAM|registrador~83, relogio, 1
instance = comp, \CPU|RAM|registrador~187 , CPU|RAM|registrador~187, relogio, 1
instance = comp, \CPU|RAM|registrador~188 , CPU|RAM|registrador~188, relogio, 1
instance = comp, \CPU|RAM|registrador~27feeder , CPU|RAM|registrador~27feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~27 , CPU|RAM|registrador~27, relogio, 1
instance = comp, \CPU|RAM|registrador~59feeder , CPU|RAM|registrador~59feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~59 , CPU|RAM|registrador~59, relogio, 1
instance = comp, \CPU|RAM|registrador~185 , CPU|RAM|registrador~185, relogio, 1
instance = comp, \CPU|RAM|registrador~91feeder , CPU|RAM|registrador~91feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~91 , CPU|RAM|registrador~91, relogio, 1
instance = comp, \CPU|RAM|registrador~123 , CPU|RAM|registrador~123, relogio, 1
instance = comp, \CPU|RAM|registrador~186 , CPU|RAM|registrador~186, relogio, 1
instance = comp, \CPU|RAM|registrador~189 , CPU|RAM|registrador~189, relogio, 1
instance = comp, \CPU|RAM|registrador~192 , CPU|RAM|registrador~192, relogio, 1
instance = comp, \CPU|Registrador_controle|DOUT[0]~2 , CPU|Registrador_controle|DOUT[0]~2, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~14 , CPU|SOMADOR|Add0~14, relogio, 1
instance = comp, \CPU|SOMADOR|Y[7]~7 , CPU|SOMADOR|Y[7]~7, relogio, 1
instance = comp, \CPU|RAM|registrador~140 , CPU|RAM|registrador~140, relogio, 1
instance = comp, \CPU|RAM|registrador~124 , CPU|RAM|registrador~124, relogio, 1
instance = comp, \CPU|RAM|registrador~132feeder , CPU|RAM|registrador~132feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~132 , CPU|RAM|registrador~132, relogio, 1
instance = comp, \CPU|RAM|registrador~116 , CPU|RAM|registrador~116, relogio, 1
instance = comp, \CPU|RAM|registrador~180 , CPU|RAM|registrador~180, relogio, 1
instance = comp, \CPU|RAM|registrador~181 , CPU|RAM|registrador~181, relogio, 1
instance = comp, \CPU|RAM|registrador~108feeder , CPU|RAM|registrador~108feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~108 , CPU|RAM|registrador~108, relogio, 1
instance = comp, \CPU|RAM|registrador~100 , CPU|RAM|registrador~100, relogio, 1
instance = comp, \CPU|RAM|registrador~92feeder , CPU|RAM|registrador~92feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~92 , CPU|RAM|registrador~92, relogio, 1
instance = comp, \CPU|RAM|registrador~84 , CPU|RAM|registrador~84, relogio, 1
instance = comp, \CPU|RAM|registrador~173 , CPU|RAM|registrador~173, relogio, 1
instance = comp, \CPU|RAM|registrador~174 , CPU|RAM|registrador~174, relogio, 1
instance = comp, \CPU|RAM|registrador~28feeder , CPU|RAM|registrador~28feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~28 , CPU|RAM|registrador~28, relogio, 1
instance = comp, \CPU|RAM|registrador~20 , CPU|RAM|registrador~20, relogio, 1
instance = comp, \CPU|RAM|registrador~177 , CPU|RAM|registrador~177, relogio, 1
instance = comp, \CPU|RAM|registrador~36feeder , CPU|RAM|registrador~36feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~36 , CPU|RAM|registrador~36, relogio, 1
instance = comp, \CPU|RAM|registrador~44 , CPU|RAM|registrador~44, relogio, 1
instance = comp, \CPU|RAM|registrador~178 , CPU|RAM|registrador~178, relogio, 1
instance = comp, \CPU|RAM|registrador~76feeder , CPU|RAM|registrador~76feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~76 , CPU|RAM|registrador~76, relogio, 1
instance = comp, \CPU|RAM|registrador~60feeder , CPU|RAM|registrador~60feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~60 , CPU|RAM|registrador~60, relogio, 1
instance = comp, \CPU|RAM|registrador~68feeder , CPU|RAM|registrador~68feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~68 , CPU|RAM|registrador~68, relogio, 1
instance = comp, \CPU|RAM|registrador~52feeder , CPU|RAM|registrador~52feeder, relogio, 1
instance = comp, \CPU|RAM|registrador~52 , CPU|RAM|registrador~52, relogio, 1
instance = comp, \CPU|RAM|registrador~175 , CPU|RAM|registrador~175, relogio, 1
instance = comp, \CPU|RAM|registrador~176 , CPU|RAM|registrador~176, relogio, 1
instance = comp, \CPU|RAM|registrador~179 , CPU|RAM|registrador~179, relogio, 1
instance = comp, \CPU|RAM|registrador~182 , CPU|RAM|registrador~182, relogio, 1
instance = comp, \CPU|Registrador_controle|DOUT[0]~3 , CPU|Registrador_controle|DOUT[0]~3, relogio, 1
instance = comp, \CPU|Registrador_controle|DOUT[0]~0 , CPU|Registrador_controle|DOUT[0]~0, relogio, 1
instance = comp, \CPU|Registrador_controle|DOUT[0]~1 , CPU|Registrador_controle|DOUT[0]~1, relogio, 1
instance = comp, \CPU|Registrador_controle|DOUT[0]~4 , CPU|Registrador_controle|DOUT[0]~4, relogio, 1
instance = comp, \CPU|Registrador_controle|DOUT[0]~5 , CPU|Registrador_controle|DOUT[0]~5, relogio, 1
instance = comp, \CPU|Registrador_controle|DOUT[0]~6 , CPU|Registrador_controle|DOUT[0]~6, relogio, 1
instance = comp, \CPU|Registrador_controle|DOUT[0] , CPU|Registrador_controle|DOUT[0], relogio, 1
instance = comp, \CPU|OR_RESULT~0 , CPU|OR_RESULT~0, relogio, 1
instance = comp, \CPU|OR_RESULT~2 , CPU|OR_RESULT~2, relogio, 1
instance = comp, \CPU|OR_RESULT~5 , CPU|OR_RESULT~5, relogio, 1
instance = comp, \CPU|OR_RESULT~6 , CPU|OR_RESULT~6, relogio, 1
instance = comp, \ROM|content~90 , ROM|content~90, relogio, 1
instance = comp, \ROM|content~89 , ROM|content~89, relogio, 1
instance = comp, \CPU|OR_RESULT~3 , CPU|OR_RESULT~3, relogio, 1
instance = comp, \CPU|OR_RESULT~4 , CPU|OR_RESULT~4, relogio, 1
instance = comp, \CPU|OR_RESULT~7 , CPU|OR_RESULT~7, relogio, 1
instance = comp, \CPU|PC|DOUT[7] , CPU|PC|DOUT[7], relogio, 1
instance = comp, \ROM|content~104 , ROM|content~104, relogio, 1
instance = comp, \CPU|PC|DOUT[0] , CPU|PC|DOUT[0], relogio, 1
instance = comp, \CPU|PC|DOUT[1]~10 , CPU|PC|DOUT[1]~10, relogio, 1
instance = comp, \CPU|PC|DOUT[1] , CPU|PC|DOUT[1], relogio, 1
instance = comp, \CPU|PC|DOUT[2]~12 , CPU|PC|DOUT[2]~12, relogio, 1
instance = comp, \CPU|PC|DOUT[2] , CPU|PC|DOUT[2], relogio, 1
instance = comp, \CPU|PC|DOUT[3]~14 , CPU|PC|DOUT[3]~14, relogio, 1
instance = comp, \ROM|content~108 , ROM|content~108, relogio, 1
instance = comp, \CPU|PC|DOUT[3] , CPU|PC|DOUT[3], relogio, 1
instance = comp, \CPU|PC|DOUT[4]~16 , CPU|PC|DOUT[4]~16, relogio, 1
instance = comp, \ROM|content~109 , ROM|content~109, relogio, 1
instance = comp, \CPU|PC|DOUT[4] , CPU|PC|DOUT[4], relogio, 1
instance = comp, \CPU|PC|DOUT[5]~18 , CPU|PC|DOUT[5]~18, relogio, 1
instance = comp, \CPU|PC|DOUT[5] , CPU|PC|DOUT[5], relogio, 1
instance = comp, \CPU|PC|DOUT[6] , CPU|PC|DOUT[6], relogio, 1
instance = comp, \ROM|content~30 , ROM|content~30, relogio, 1
instance = comp, \ROM|content~29 , ROM|content~29, relogio, 1
instance = comp, \ROM|content~31 , ROM|content~31, relogio, 1
instance = comp, \ROM|content~32 , ROM|content~32, relogio, 1
instance = comp, \DECODER|Equal3~1 , DECODER|Equal3~1, relogio, 1
instance = comp, \IO|Registrador|DOUT[0]~_Duplicate_1 , IO|Registrador|DOUT[0]~_Duplicate_1, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~0 , IO|BASE_TEMPO50|Add0~0, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~1 , IO|BASE_TEMPO50|contador~1, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[0] , IO|BASE_TEMPO50|contador[0], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~2 , IO|BASE_TEMPO50|Add0~2, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[1] , IO|BASE_TEMPO50|contador[1], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~4 , IO|BASE_TEMPO50|Add0~4, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[2] , IO|BASE_TEMPO50|contador[2], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~6 , IO|BASE_TEMPO50|Add0~6, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[3] , IO|BASE_TEMPO50|contador[3], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~8 , IO|BASE_TEMPO50|Add0~8, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[4] , IO|BASE_TEMPO50|contador[4], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~10 , IO|BASE_TEMPO50|Add0~10, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[5] , IO|BASE_TEMPO50|contador[5], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~12 , IO|BASE_TEMPO50|Add0~12, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[6] , IO|BASE_TEMPO50|contador[6], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~14 , IO|BASE_TEMPO50|Add0~14, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~0 , IO|BASE_TEMPO50|contador~0, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[7] , IO|BASE_TEMPO50|contador[7], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~16 , IO|BASE_TEMPO50|Add0~16, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[8] , IO|BASE_TEMPO50|contador[8], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~18 , IO|BASE_TEMPO50|Add0~18, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[9] , IO|BASE_TEMPO50|contador[9], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~20 , IO|BASE_TEMPO50|Add0~20, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[10] , IO|BASE_TEMPO50|contador[10], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~22 , IO|BASE_TEMPO50|Add0~22, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[11] , IO|BASE_TEMPO50|contador[11], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~24 , IO|BASE_TEMPO50|Add0~24, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~2 , IO|BASE_TEMPO50|contador~2, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[12] , IO|BASE_TEMPO50|contador[12], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~26 , IO|BASE_TEMPO50|Add0~26, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~3 , IO|BASE_TEMPO50|contador~3, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[13] , IO|BASE_TEMPO50|contador[13], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~28 , IO|BASE_TEMPO50|Add0~28, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~4 , IO|BASE_TEMPO50|contador~4, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[14] , IO|BASE_TEMPO50|contador[14], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~30 , IO|BASE_TEMPO50|Add0~30, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~5 , IO|BASE_TEMPO50|contador~5, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[15] , IO|BASE_TEMPO50|contador[15], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~32 , IO|BASE_TEMPO50|Add0~32, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[16] , IO|BASE_TEMPO50|contador[16], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~34 , IO|BASE_TEMPO50|Add0~34, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~6 , IO|BASE_TEMPO50|contador~6, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[17] , IO|BASE_TEMPO50|contador[17], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~36 , IO|BASE_TEMPO50|Add0~36, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[18] , IO|BASE_TEMPO50|contador[18], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~38 , IO|BASE_TEMPO50|Add0~38, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~7 , IO|BASE_TEMPO50|contador~7, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[19] , IO|BASE_TEMPO50|contador[19], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~40 , IO|BASE_TEMPO50|Add0~40, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~8 , IO|BASE_TEMPO50|contador~8, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[20] , IO|BASE_TEMPO50|contador[20], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~42 , IO|BASE_TEMPO50|Add0~42, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~9 , IO|BASE_TEMPO50|contador~9, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[21] , IO|BASE_TEMPO50|contador[21], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~44 , IO|BASE_TEMPO50|Add0~44, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~10 , IO|BASE_TEMPO50|contador~10, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[22] , IO|BASE_TEMPO50|contador[22], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~46 , IO|BASE_TEMPO50|Add0~46, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~11 , IO|BASE_TEMPO50|contador~11, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[23] , IO|BASE_TEMPO50|contador[23], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~6 , IO|BASE_TEMPO50|Equal0~6, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~48 , IO|BASE_TEMPO50|Add0~48, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[24] , IO|BASE_TEMPO50|contador[24], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Add0~50 , IO|BASE_TEMPO50|Add0~50, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador~12 , IO|BASE_TEMPO50|contador~12, relogio, 1
instance = comp, \IO|BASE_TEMPO50|contador[25] , IO|BASE_TEMPO50|contador[25], relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~7 , IO|BASE_TEMPO50|Equal0~7, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~5 , IO|BASE_TEMPO50|Equal0~5, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~3 , IO|BASE_TEMPO50|Equal0~3, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~0 , IO|BASE_TEMPO50|Equal0~0, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~1 , IO|BASE_TEMPO50|Equal0~1, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~2 , IO|BASE_TEMPO50|Equal0~2, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~4 , IO|BASE_TEMPO50|Equal0~4, relogio, 1
instance = comp, \IO|BASE_TEMPO50|Equal0~8 , IO|BASE_TEMPO50|Equal0~8, relogio, 1
instance = comp, \IO|BASE_TEMPO50|tick~0 , IO|BASE_TEMPO50|tick~0, relogio, 1
instance = comp, \IO|BASE_TEMPO50|tick , IO|BASE_TEMPO50|tick, relogio, 1
instance = comp, \IO|Registrador|DOUT[0]~0 , IO|Registrador|DOUT[0]~0, relogio, 1
instance = comp, \IO|Registrador|DOUT[0] , IO|Registrador|DOUT[0], relogio, 1
instance = comp, \DECODER|Equal1~0 , DECODER|Equal1~0, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~16 , CPU|SOMADOR|Add0~16, relogio, 1
instance = comp, \CPU|SOMADOR|Y[7]~4 , CPU|SOMADOR|Y[7]~4, relogio, 1
instance = comp, \CPU|SOMADOR|Y[6]~5 , CPU|SOMADOR|Y[6]~5, relogio, 1
instance = comp, \CPU|SOMADOR|Add0~17 , CPU|SOMADOR|Add0~17, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[27]~77 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[27]~77, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[27]~56 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[27]~56, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[26]~78 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[26]~78, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[26]~57 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[26]~57, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[25]~79 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[25]~79, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[25]~58 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[25]~58, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[24]~80 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[24]~80, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[24]~81 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[24]~81, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[36]~59 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[36]~59, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[36]~82 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[36]~82, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[35]~60 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[35]~60, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[35]~83 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[35]~83, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[34]~84 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[34]~84, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[34]~61 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[34]~61, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[33]~62 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[33]~62, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[33]~85 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[33]~85, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[32]~87 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[32]~87, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[32]~86 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[32]~86, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[41]~92 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[41]~92, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[45]~63 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[45]~63, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[45]~88 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[45]~88, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[44]~89 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[44]~89, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[44]~64 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[44]~64, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[43]~65 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[43]~65, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[43]~90 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[43]~90, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[42]~66 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[42]~66, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[42]~91 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[42]~91, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[41]~67 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[41]~67, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[40]~93 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[40]~93, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[40]~94 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[40]~94, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[50]~95 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[50]~95, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[50]~68 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[50]~68, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[49]~96 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[49]~96, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[49]~69 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[49]~69, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[48]~97 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[48]~97, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[48]~98 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[48]~98, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[54]~70 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[54]~70, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[54]~99 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[54]~99, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[53]~100 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[53]~100, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[53]~71 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[53]~71, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[52]~72 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[52]~72, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[52]~101 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[52]~101, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[51]~102 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[51]~102, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[51]~73 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[51]~73, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14 , DISPLAY0|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[59]~74 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[59]~74, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[58]~76 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[58]~76, relogio, 1
instance = comp, \DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[57]~75 , DISPLAY0|Mod0|auto_generated|divider|divider|StageOut[57]~75, relogio, 1
instance = comp, \DISPLAY0|saida7seg~0 , DISPLAY0|saida7seg~0, relogio, 1
instance = comp, \DISPLAY0|saida7seg[0]~1 , DISPLAY0|saida7seg[0]~1, relogio, 1
instance = comp, \DISPLAY0|saida7seg~2 , DISPLAY0|saida7seg~2, relogio, 1
instance = comp, \DISPLAY0|saida7seg[1]~3 , DISPLAY0|saida7seg[1]~3, relogio, 1
instance = comp, \DISPLAY0|saida7seg~4 , DISPLAY0|saida7seg~4, relogio, 1
instance = comp, \DISPLAY0|saida7seg[2]~5 , DISPLAY0|saida7seg[2]~5, relogio, 1
instance = comp, \DISPLAY0|saida7seg~6 , DISPLAY0|saida7seg~6, relogio, 1
instance = comp, \DISPLAY0|saida7seg[3]~7 , DISPLAY0|saida7seg[3]~7, relogio, 1
instance = comp, \DISPLAY0|saida7seg~8 , DISPLAY0|saida7seg~8, relogio, 1
instance = comp, \DISPLAY0|saida7seg[4]~9 , DISPLAY0|saida7seg[4]~9, relogio, 1
instance = comp, \DISPLAY0|saida7seg~10 , DISPLAY0|saida7seg~10, relogio, 1
instance = comp, \DISPLAY0|saida7seg[5]~11 , DISPLAY0|saida7seg[5]~11, relogio, 1
instance = comp, \DISPLAY0|saida7seg~12 , DISPLAY0|saida7seg~12, relogio, 1
instance = comp, \DISPLAY0|saida7seg[6]~13 , DISPLAY0|saida7seg[6]~13, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[16]~58 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[16]~58, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[16]~46 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[16]~46, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[15]~60 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[15]~60, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[15]~59 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[15]~59, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[18]~56 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[18]~56, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[18]~44 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[18]~44, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[17]~45 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[17]~45, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[17]~57 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[17]~57, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[22]~62 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[22]~62, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[23]~61 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[23]~61, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[23]~47 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[23]~47, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[22]~48 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[22]~48, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[21]~49 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[21]~49, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[21]~63 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[21]~63, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[20]~65 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[20]~65, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[20]~64 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[20]~64, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[28]~66 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[28]~66, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[28]~50 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[28]~50, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[27]~51 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[27]~51, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[27]~67 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[27]~67, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[26]~68 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[26]~68, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[26]~52 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[26]~52, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[25]~69 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[25]~69, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[25]~70 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[25]~70, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, relogio, 1
instance = comp, \DISPLAY1|saida7seg~1 , DISPLAY1|saida7seg~1, relogio, 1
instance = comp, \DISPLAY3|Equal2~0 , DISPLAY3|Equal2~0, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[33]~71 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[33]~71, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[33]~53 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[33]~53, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[32]~72 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[32]~72, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[32]~54 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[32]~54, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[31]~73 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[31]~73, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[31]~55 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[31]~55, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[30]~74 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[30]~74, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|StageOut[30]~75 , DISPLAY1|Div0|auto_generated|divider|divider|StageOut[30]~75, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, relogio, 1
instance = comp, \DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , DISPLAY1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, relogio, 1
instance = comp, \DISPLAY1|saida7seg~8 , DISPLAY1|saida7seg~8, relogio, 1
instance = comp, \DISPLAY1|saida7seg~4 , DISPLAY1|saida7seg~4, relogio, 1
instance = comp, \DISPLAY1|saida7seg~5 , DISPLAY1|saida7seg~5, relogio, 1
instance = comp, \DISPLAY1|saida7seg~2 , DISPLAY1|saida7seg~2, relogio, 1
instance = comp, \DISPLAY1|saida7seg~0 , DISPLAY1|saida7seg~0, relogio, 1
instance = comp, \DISPLAY1|saida7seg~3 , DISPLAY1|saida7seg~3, relogio, 1
instance = comp, \DISPLAY1|saida7seg~6 , DISPLAY1|saida7seg~6, relogio, 1
instance = comp, \DISPLAY1|saida7seg~7 , DISPLAY1|saida7seg~7, relogio, 1
instance = comp, \DISPLAY1|saida7seg[0]~9 , DISPLAY1|saida7seg[0]~9, relogio, 1
instance = comp, \DISPLAY1|saida7seg~17 , DISPLAY1|saida7seg~17, relogio, 1
instance = comp, \DISPLAY1|saida7seg~10 , DISPLAY1|saida7seg~10, relogio, 1
instance = comp, \DISPLAY1|saida7seg~11 , DISPLAY1|saida7seg~11, relogio, 1
instance = comp, \DISPLAY1|saida7seg~14 , DISPLAY1|saida7seg~14, relogio, 1
instance = comp, \DISPLAY1|saida7seg~15 , DISPLAY1|saida7seg~15, relogio, 1
instance = comp, \DISPLAY1|saida7seg~12 , DISPLAY1|saida7seg~12, relogio, 1
instance = comp, \DISPLAY1|saida7seg~13 , DISPLAY1|saida7seg~13, relogio, 1
instance = comp, \DISPLAY1|saida7seg~16 , DISPLAY1|saida7seg~16, relogio, 1
instance = comp, \DISPLAY1|saida7seg~18 , DISPLAY1|saida7seg~18, relogio, 1
instance = comp, \DISPLAY1|saida7seg[1]~19 , DISPLAY1|saida7seg[1]~19, relogio, 1
instance = comp, \DISPLAY1|saida7seg~22 , DISPLAY1|saida7seg~22, relogio, 1
instance = comp, \DISPLAY1|saida7seg~20 , DISPLAY1|saida7seg~20, relogio, 1
instance = comp, \DISPLAY1|saida7seg~21 , DISPLAY1|saida7seg~21, relogio, 1
instance = comp, \DISPLAY1|saida7seg~23 , DISPLAY1|saida7seg~23, relogio, 1
instance = comp, \DISPLAY1|saida7seg[2]~24 , DISPLAY1|saida7seg[2]~24, relogio, 1
instance = comp, \DISPLAY1|saida7seg~36 , DISPLAY1|saida7seg~36, relogio, 1
instance = comp, \DISPLAY1|saida7seg~37 , DISPLAY1|saida7seg~37, relogio, 1
instance = comp, \DISPLAY1|saida7seg~25 , DISPLAY1|saida7seg~25, relogio, 1
instance = comp, \DISPLAY1|saida7seg~26 , DISPLAY1|saida7seg~26, relogio, 1
instance = comp, \DISPLAY1|saida7seg~27 , DISPLAY1|saida7seg~27, relogio, 1
instance = comp, \DISPLAY1|saida7seg~28 , DISPLAY1|saida7seg~28, relogio, 1
instance = comp, \DISPLAY1|saida7seg~31 , DISPLAY1|saida7seg~31, relogio, 1
instance = comp, \DISPLAY1|saida7seg~32 , DISPLAY1|saida7seg~32, relogio, 1
instance = comp, \DISPLAY1|saida7seg~33 , DISPLAY1|saida7seg~33, relogio, 1
instance = comp, \DISPLAY1|saida7seg~29 , DISPLAY1|saida7seg~29, relogio, 1
instance = comp, \DISPLAY1|saida7seg~30 , DISPLAY1|saida7seg~30, relogio, 1
instance = comp, \DISPLAY1|saida7seg~34 , DISPLAY1|saida7seg~34, relogio, 1
instance = comp, \DISPLAY1|saida7seg~35 , DISPLAY1|saida7seg~35, relogio, 1
instance = comp, \DISPLAY1|saida7seg~38 , DISPLAY1|saida7seg~38, relogio, 1
instance = comp, \DISPLAY1|saida7seg~39 , DISPLAY1|saida7seg~39, relogio, 1
instance = comp, \DISPLAY1|saida7seg[3]~40 , DISPLAY1|saida7seg[3]~40, relogio, 1
instance = comp, \DISPLAY1|saida7seg~48 , DISPLAY1|saida7seg~48, relogio, 1
instance = comp, \DISPLAY1|saida7seg~42 , DISPLAY1|saida7seg~42, relogio, 1
instance = comp, \DISPLAY1|saida7seg~41 , DISPLAY1|saida7seg~41, relogio, 1
instance = comp, \DISPLAY1|saida7seg~43 , DISPLAY1|saida7seg~43, relogio, 1
instance = comp, \DISPLAY1|saida7seg~44 , DISPLAY1|saida7seg~44, relogio, 1
instance = comp, \DISPLAY1|saida7seg~45 , DISPLAY1|saida7seg~45, relogio, 1
instance = comp, \DISPLAY1|saida7seg~46 , DISPLAY1|saida7seg~46, relogio, 1
instance = comp, \DISPLAY1|saida7seg~47 , DISPLAY1|saida7seg~47, relogio, 1
instance = comp, \DISPLAY1|saida7seg~49 , DISPLAY1|saida7seg~49, relogio, 1
instance = comp, \DISPLAY1|saida7seg[4]~50 , DISPLAY1|saida7seg[4]~50, relogio, 1
instance = comp, \DISPLAY1|saida7seg~55 , DISPLAY1|saida7seg~55, relogio, 1
instance = comp, \DISPLAY1|saida7seg~53 , DISPLAY1|saida7seg~53, relogio, 1
instance = comp, \DISPLAY1|saida7seg~54 , DISPLAY1|saida7seg~54, relogio, 1
instance = comp, \DISPLAY1|saida7seg~56 , DISPLAY1|saida7seg~56, relogio, 1
instance = comp, \DISPLAY1|saida7seg~51 , DISPLAY1|saida7seg~51, relogio, 1
instance = comp, \DISPLAY1|saida7seg~52 , DISPLAY1|saida7seg~52, relogio, 1
instance = comp, \DISPLAY1|saida7seg~57 , DISPLAY1|saida7seg~57, relogio, 1
instance = comp, \DISPLAY1|saida7seg[5]~58 , DISPLAY1|saida7seg[5]~58, relogio, 1
instance = comp, \DISPLAY1|saida7seg~61 , DISPLAY1|saida7seg~61, relogio, 1
instance = comp, \DISPLAY1|saida7seg~62 , DISPLAY1|saida7seg~62, relogio, 1
instance = comp, \DISPLAY1|saida7seg~59 , DISPLAY1|saida7seg~59, relogio, 1
instance = comp, \DISPLAY1|saida7seg~60 , DISPLAY1|saida7seg~60, relogio, 1
instance = comp, \DISPLAY1|saida7seg~63 , DISPLAY1|saida7seg~63, relogio, 1
instance = comp, \DISPLAY1|saida7seg[6]~64 , DISPLAY1|saida7seg[6]~64, relogio, 1
instance = comp, \DECODER|Equal2~0 , DECODER|Equal2~0, relogio, 1
instance = comp, \DISPLAY2|saida7seg[0]~0 , DISPLAY2|saida7seg[0]~0, relogio, 1
instance = comp, \DISPLAY2|saida7seg[1]~1 , DISPLAY2|saida7seg[1]~1, relogio, 1
instance = comp, \DISPLAY2|saida7seg[2]~2 , DISPLAY2|saida7seg[2]~2, relogio, 1
instance = comp, \DISPLAY2|saida7seg[3]~3 , DISPLAY2|saida7seg[3]~3, relogio, 1
instance = comp, \DISPLAY2|saida7seg[4]~4 , DISPLAY2|saida7seg[4]~4, relogio, 1
instance = comp, \DISPLAY2|saida7seg[5]~5 , DISPLAY2|saida7seg[5]~5, relogio, 1
instance = comp, \DISPLAY2|saida7seg[6]~6 , DISPLAY2|saida7seg[6]~6, relogio, 1
instance = comp, \DISPLAY3|saida7seg[0]~0 , DISPLAY3|saida7seg[0]~0, relogio, 1
instance = comp, \DISPLAY3|saida7seg[1]~1 , DISPLAY3|saida7seg[1]~1, relogio, 1
instance = comp, \DISPLAY3|saida7seg[2]~2 , DISPLAY3|saida7seg[2]~2, relogio, 1
instance = comp, \DISPLAY3|saida7seg[3]~3 , DISPLAY3|saida7seg[3]~3, relogio, 1
instance = comp, \DISPLAY3|saida7seg[4]~4 , DISPLAY3|saida7seg[4]~4, relogio, 1
instance = comp, \DISPLAY3|saida7seg[5]~5 , DISPLAY3|saida7seg[5]~5, relogio, 1
instance = comp, \DISPLAY3|saida7seg[6]~6 , DISPLAY3|saida7seg[6]~6, relogio, 1
instance = comp, \KEY[0]~input , KEY[0]~input, relogio, 1
instance = comp, \KEY[1]~input , KEY[1]~input, relogio, 1
instance = comp, \KEY[2]~input , KEY[2]~input, relogio, 1
instance = comp, \KEY[3]~input , KEY[3]~input, relogio, 1
instance = comp, \SW[2]~input , SW[2]~input, relogio, 1
instance = comp, \SW[3]~input , SW[3]~input, relogio, 1
instance = comp, \SW[4]~input , SW[4]~input, relogio, 1
instance = comp, \SW[5]~input , SW[5]~input, relogio, 1
instance = comp, \SW[6]~input , SW[6]~input, relogio, 1
instance = comp, \SW[7]~input , SW[7]~input, relogio, 1
instance = comp, \SW[8]~input , SW[8]~input, relogio, 1
instance = comp, \SW[9]~input , SW[9]~input, relogio, 1
instance = comp, \SW[10]~input , SW[10]~input, relogio, 1
instance = comp, \SW[11]~input , SW[11]~input, relogio, 1
instance = comp, \SW[12]~input , SW[12]~input, relogio, 1
instance = comp, \SW[13]~input , SW[13]~input, relogio, 1
instance = comp, \SW[14]~input , SW[14]~input, relogio, 1
instance = comp, \SW[15]~input , SW[15]~input, relogio, 1
instance = comp, \SW[16]~input , SW[16]~input, relogio, 1
instance = comp, \SW[17]~input , SW[17]~input, relogio, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
