 ```verilog
always @(posedge clk) begin
    zero = 1'b0;
end
endmodule