// Seed: 2479240994
module module_0 (
    output wire id_0,
    output wire id_1,
    output wire id_2,
    output tri0 id_3,
    output supply0 id_4
);
  wire id_6;
endmodule
module module_1 (
    input  logic id_0,
    output uwire id_1,
    output uwire id_2
);
  integer id_4;
  always @(posedge 1 or id_0 ==? 1'b0) id_4 <= id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.type_8 = 0;
  always @(posedge id_4) begin : LABEL_0
    wait (1);
  end
  assign id_1 = 1;
endmodule
