<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='254' type='bool llvm::TargetPassConfig::addLegalizeMachineIR()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='252'>/// This method should install a legalize pass, which converts the instruction
  /// sequence into one that can be selected by the target.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1003' u='c' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='565' c='_ZN12_GLOBAL__N_117AArch64PassConfig20addLegalizeMachineIREv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1097' c='_ZN12_GLOBAL__N_113GCNPassConfig20addLegalizeMachineIREv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='479' c='_ZN12_GLOBAL__N_113ARMPassConfig20addLegalizeMachineIREv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='327' c='_ZN12_GLOBAL__N_114MipsPassConfig20addLegalizeMachineIREv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='560' c='_ZN12_GLOBAL__N_113PPCPassConfig20addLegalizeMachineIREv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='166' c='_ZN12_GLOBAL__N_115RISCVPassConfig20addLegalizeMachineIREv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='456' c='_ZN12_GLOBAL__N_113X86PassConfig20addLegalizeMachineIREv'/>
