@I [LIC-101] Checked out feature [VIVADO_HLS]
@W [HLS-40] Vivado in the PATH variable is not from the same build as Vivado HLS. The mismatch may result in unexpected behaviors.
@I [HLS-10] Running '/opt/york/cs/pkg/xilinx-design-suite-14.3-x86_64-1/Vivado_HLS/2013.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'drm511' on host 'pc767s.cs.york.ac.uk' (Linux_x86_64 version 3.2.0-61-generic) on Thu May 15 10:45:06 BST 2014
            in directory '/usr/userfs/d/drm511/embs/embs-summer/hls'
@I [HLS-10] Opening project '/usr/userfs/d/drm511/embs/embs-summer/hls/tiler'.
@I [HLS-10] Opening solution '/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 20ns.
@I [HLS-10] Setting target device to 'xc3s500efg320-4'
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [IMPL-200] Port 'input_V_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_V' is mapped to 'TDATA' by default.
@I [LIC-101] Checked in feature [VIVADO_HLS]
