INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/xilinx/lab2_concurrent/lab2_concurrent.srcs/sim_1/new/LED_manager_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_manager_tb'
