Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Sun Feb 26 07:31:00 2023
Host:    compute-srv5.atme.in (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (12cores*96cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz 30720KB) (792277968KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (12 seconds elapsed).

WARNING: This version of the tool is 1792 days old.
@genus:root: 1> source ../tcl/mul16x16.tcl
Sourcing '../tcl/mul16x16.tcl' (Sun Feb 26 07:31:34 IST 2023)...
#@ Begin verbose source tcl/mul16x16.tcl
@file(mul16x16.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
@file(mul16x16.tcl) 8: puts "Hostname : [info hostname]"
Hostname : compute-srv5.atme.in
@file(mul16x16.tcl) 15: set DESIGN booth16x16_top
@file(mul16x16.tcl) 16: set GEN_EFF medium
@file(mul16x16.tcl) 17: set MAP_OPT_EFF high
@file(mul16x16.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(mul16x16.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(mul16x16.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(mul16x16.tcl) 21: set _LOG_PATH logs_${DATE}
@file(mul16x16.tcl) 23: set_db / .init_lib_search_path {../lib} 
  Setting attribute of root '/': 'init_lib_search_path' = ../lib
@file(mul16x16.tcl) 25: set_db / .init_hdl_search_path {../rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
@file(mul16x16.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(mul16x16.tcl) 41: read_libs {fast.lib slow.lib}

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work/../lib/fast.lib, Line 67517)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work/../lib/slow.lib, Line 67517)

  Message Summary for Library both libraries:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 1148
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'fast_vdd1v0' and 'slow_vdd1v0'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ACHCONX2 and slow_vdd1v0/ACHCONX2).  Deleting (slow_vdd1v0/ACHCONX2).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX1 and slow_vdd1v0/ADDFHX1).  Deleting (slow_vdd1v0/ADDFHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX2 and slow_vdd1v0/ADDFHX2).  Deleting (slow_vdd1v0/ADDFHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX4 and slow_vdd1v0/ADDFHX4).  Deleting (slow_vdd1v0/ADDFHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHXL and slow_vdd1v0/ADDFHXL).  Deleting (slow_vdd1v0/ADDFHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX1 and slow_vdd1v0/ADDFX1).  Deleting (slow_vdd1v0/ADDFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX2 and slow_vdd1v0/ADDFX2).  Deleting (slow_vdd1v0/ADDFX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX4 and slow_vdd1v0/ADDFX4).  Deleting (slow_vdd1v0/ADDFX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFXL and slow_vdd1v0/ADDFXL).  Deleting (slow_vdd1v0/ADDFXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX1 and slow_vdd1v0/ADDHX1).  Deleting (slow_vdd1v0/ADDHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX2 and slow_vdd1v0/ADDHX2).  Deleting (slow_vdd1v0/ADDHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX4 and slow_vdd1v0/ADDHX4).  Deleting (slow_vdd1v0/ADDHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHXL and slow_vdd1v0/ADDHXL).  Deleting (slow_vdd1v0/ADDHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X1 and slow_vdd1v0/AND2X1).  Deleting (slow_vdd1v0/AND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X2 and slow_vdd1v0/AND2X2).  Deleting (slow_vdd1v0/AND2X2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X4 and slow_vdd1v0/AND2X4).  Deleting (slow_vdd1v0/AND2X4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X6 and slow_vdd1v0/AND2X6).  Deleting (slow_vdd1v0/AND2X6).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X8 and slow_vdd1v0/AND2X8).  Deleting (slow_vdd1v0/AND2X8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2XL and slow_vdd1v0/AND2XL).  Deleting (slow_vdd1v0/AND2XL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND3X1 and slow_vdd1v0/AND3X1).  Deleting (slow_vdd1v0/AND3X1).
@file(mul16x16.tcl) 51: set_db / .lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(mul16x16.tcl) 58: read_hdl {
cla.v  pp_8_Gen.v  topMod_02.v  wallaceTree_8PP.v }
            Reading Verilog file '../rtl/cla.v'
            Reading Verilog file '../rtl/pp_8_Gen.v'
            Reading Verilog file '../rtl/topMod_02.v'
            Reading Verilog file '../rtl/wallaceTree_8PP.v'
@file(mul16x16.tcl) 60: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'booth16x16_top' from file '../rtl/topMod_02.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'booth16x16_top' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'booth_radix4_multiplier' from file '../rtl/pp_8_Gen.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'partial' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 36.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'partial[...]' [32] doesn't match the width of right hand side [48] in assignment in file '../rtl/pp_8_Gen.v' on line 44.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Removed unused code identified during constant propagation. [CDFG-772]
        : Remove Dead Branch of conditional statement with Port '2' in Module 'booth_radix4_multiplier' in file '../rtl/pp_8_Gen.v' on line 41.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'neg_flag' in file '../rtl/pp_8_Gen.v' on line 21, column 26.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pp_tree_width32' from file '../rtl/wallaceTree_8PP.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor42_vec_width32' from file '../rtl/wallaceTree_8PP.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor32_vec_width32' from file '../rtl/wallaceTree_8PP.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'cry_sh' [33] doesn't match the width of right hand side [32] in assignment in file '../rtl/topMod_02.v' on line 51.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cla_32bit' from file '../rtl/cla.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'booth16x16_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            14             36                                      elaborate
@file(mul16x16.tcl) 61: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(mul16x16.tcl) 62: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:09 (Feb26) |  129.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:07(00:00:28) | 100.0(100.0) |    7:31:36 (Feb26) |  156.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(mul16x16.tcl) 66: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'booth16x16_top'

No empty modules in design 'booth16x16_top'

  Done Checking the design.
@file(mul16x16.tcl) 72: read_sdc counter.sdc
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '5' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file 'counter.sdc': create_clock -name clk -period 1.3 -waveform {0 0.65} [get_ports clk ].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VCLK'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '8' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The 'set_clock_uncertainty' command on line '8' of the SDC file 'counter.sdc' requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '8' of the SDC file 'counter.sdc': set_clock_uncertainty -setup  0.47 [get_ports clk ].
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_65_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_66_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_67_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_68_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_69_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_70_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_71_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_72_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_73_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_74_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_75_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_76_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_77_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_78_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_79_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_80_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_81_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_82_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_83_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_84_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_85_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_86_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_87_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_88_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_89_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_90_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_91_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_92_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_93_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_94_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_95_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_96_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth16x16_top/counter.sdc_line_13_97_1'.
            Reading file '/home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work/counter.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      1 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      0 , failed      2 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 4
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
@file(mul16x16.tcl) 73: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(mul16x16.tcl) 78: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Feb26-07:31:34
@file(mul16x16.tcl) 83: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Feb26-07:31:34
@file(mul16x16.tcl) 88: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Feb26-07:31:34
@file(mul16x16.tcl) 92: check_timing_intent
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:31:36 am
  Module:                 booth16x16_top
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

pin:booth16x16_top/booth_enc/neg_flag_reg/ena
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:booth16x16_top/A[0]
port:booth16x16_top/A[10]
port:booth16x16_top/A[11]
  ... 30 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:booth16x16_top/PROD_RESULT[0]
port:booth16x16_top/PROD_RESULT[10]
port:booth16x16_top/PROD_RESULT[11]
  ... 31 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     1
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       33
 Outputs without external load                                   34
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         68

@file(mul16x16.tcl) 102: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(mul16x16.tcl) 111: define_cost_group -name I2O -design $DESIGN
@file(mul16x16.tcl) 112: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(mul16x16.tcl) 113: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
@file(mul16x16.tcl) 130: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(mul16x16.tcl) 131: syn_generic
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'booth16x16_top' to generic gates using 'medium' effort.
  Setting attribute of design 'booth16x16_top': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'booth16x16_top'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'booth16x16_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing sub_unsigned_92...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_46_46_I9, minus_45_46_I9)
	  (minus_46_46_I8, minus_45_46_I8)
	  (minus_46_46_I7, minus_45_46_I7)
	  (minus_46_46_I6, minus_45_46_I6)
	  (minus_46_46_I5, minus_45_46_I5)
	  (minus_46_46_I4, minus_45_46_I4)
	  (minus_46_46_I3, minus_45_46_I3)
	  (minus_46_46_I2, minus_45_46_I2)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'booth16x16_top'.
      Removing temporary intermediate hierarchies under booth16x16_top
              Optimizing muxes in design 'booth_radix4_multiplier'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'booth_enc/minus_45_46_I9'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'booth16x16_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree' in module 'booth16x16_top' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S2_FINAL' in module 'booth16x16_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_FINAL' in module 'booth16x16_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_1' in module 'booth16x16_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_0' in module 'booth16x16_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc' in module 'booth16x16_top' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) booth16x16_top...
          Done structuring (delay-based) booth16x16_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting xor partial collapsing mux_ctl_0x
            Finished xor partial collapsing.
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
          Structuring (delay-based) cla_32bit...
            Starting partial collapsing (xors only) cla_32bit
            Finished partial collapsing.
            Starting partial collapsing  cla_32bit
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cla_32bit
        Mapping component cla_32bit...
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:    -1 ps
Target path end-point (Port: booth16x16_top/PROD_RESULT[26])

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock VCLK)                <<<  launch                               0 R 
(counter.sdc_line_11_14_1)       ext delay                                
A[1]                        (u)  in port                20 20.0           
mux_ctl_0xi/A[1] 
  g11894/in_1                                                             
  g11894/z                  (u)  unmapped_or2            2  2.0           
  g11845/in_1                                                             
  g11845/z                  (u)  unmapped_or2            3  3.0           
  g11705/in_1                                                             
  g11705/z                  (u)  unmapped_or2            3  3.0           
  g11394/in_0                                                             
  g11394/z                  (u)  unmapped_or2            3  3.0           
  g5520/in_0                                                              
  g5520/z                   (u)  unmapped_or2            3  3.0           
  g11256/in_0                                                             
  g11256/z                  (u)  unmapped_or2            3  3.0           
  g11067/in_1                                                             
  g11067/z                  (u)  unmapped_or2            2  2.0           
  g10933/in_0                                                             
  g10933/z                  (u)  unmapped_complex2      17 18.7           
  g10828/in_0                                                             
  g10828/z                  (u)  unmapped_nand2         16 16.0           
  g10665/in_1                                                             
  g10665/z                  (u)  unmapped_complex2       1  1.1           
  g10491/in_1                                                             
  g10491/z                  (u)  unmapped_complex2       3  3.0           
  g10348/in_0                                                             
  g10348/z                  (u)  unmapped_complex2       1  1.0           
  g10349/in_1                                                             
  g10349/z                  (u)  unmapped_nand2          4  4.4           
  g10218/in_0                                                             
  g10218/z                  (u)  unmapped_complex2       2  2.0           
  g10148/in_1                                                             
  g10148/z                  (u)  unmapped_complex2       1  1.1           
  g10063/in_1                                                             
  g10063/z                  (u)  unmapped_complex2       1  1.1           
  g9907/in_0                                                              
  g9907/z                   (u)  unmapped_nand2          1  1.0           
  g9842/in_1                                                              
  g9842/z                   (u)  unmapped_nand2          4  4.4           
  g9779/in_1                                                              
  g9779/z                   (u)  unmapped_or2            1  1.1           
  g9780/in_1                                                              
  g9780/z                   (u)  unmapped_nand2          4  4.0           
  g9685/in_1                                                              
  g9685/z                   (u)  unmapped_complex2       1  1.1           
  g9686/in_1                                                              
  g9686/z                   (u)  unmapped_nand2          2  2.0           
  g6311/in_0                                                              
  g6311/z                   (u)  unmapped_or2            1  1.0           
  g9515/in_0                                                              
  g9515/z                   (u)  unmapped_nand2          1  1.1           
  g9483/in_0                                                              
  g9483/z                   (u)  unmapped_nand2          3  3.0           
  g9417/in_1                                                              
  g9417/z                   (u)  unmapped_complex2       1  1.1           
  g9418/in_1                                                              
  g9418/z                   (u)  unmapped_nand2          2  2.0           
  g9352/in_1                                                              
  g9352/z                   (u)  unmapped_complex2       1  1.1           
  g9353/in_1                                                              
  g9353/z                   (u)  unmapped_nand2          3  3.0           
mux_ctl_0xi/cla_A[11] 
cla/A[18] 
  g9716/in_0                                                              
  g9716/z                   (u)  unmapped_complex2       1  1.0           
  g9717/in_1                                                              
  g9717/z                   (u)  unmapped_nand2          5  5.5           
  g9815/in_0                                                              
  g9815/z                   (u)  unmapped_complex2       1  1.0           
  g9659/in_1                                                              
  g9659/z                   (u)  unmapped_complex2       1  1.0           
  g9645/in_1                                                              
  g9645/z                   (u)  unmapped_or2            1  1.0           
  g9625/in_1                                                              
  g9625/z                   (u)  unmapped_nand2          1  1.1           
  g9619/in_1                                                              
  g9619/z                   (u)  unmapped_or2            2  2.2           
  g9835/in_0                                                              
  g9835/z                   (u)  unmapped_complex2       1  1.0           
  g9596/in_0                                                              
  g9596/z                   (u)  unmapped_complex2       1  1.1           
  g9569/in_0                                                              
  g9569/z                   (u)  unmapped_complex2       2  2.2           
  g9847/in_0                                                              
  g9847/z                   (u)  unmapped_complex2       3  3.3           
  g9555/in_0                                                              
  g9555/z                   (u)  unmapped_nand2          1  1.0           
  g9536/in_1                                                              
  g9536/z                   (u)  unmapped_nand2          4  4.4           
  g9524/in_1                                                              
  g9524/z                   (u)  unmapped_nand2          1  1.0           
  g9516/in_1                                                              
  g9516/z                   (u)  unmapped_nand2          2  2.2           
  g9872/in_0                                                              
  g9872/z                   (u)  unmapped_complex2       1  1.0           
  g9496/in_1                                                              
  g9496/z                   (u)  unmapped_nand2          1  0.0           
cla/Sum[26] 
PROD_RESULT[26]             <<<  interconnect                             
                                 out port                                 
(counter.sdc_line_14_104_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                     capture                           1300 R 
--------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[1]
End-point    : PROD_RESULT[26]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -1ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cla' in module 'booth16x16_top' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.
PBS_Generic_Opt-Post - Elapsed_Time 128, CPU_Time 117.979276
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) | 100.0(100.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) | 100.0(100.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      5100     17152       156
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2932      7829       270
##>G:Misc                             128
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      128
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'booth16x16_top' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           121            129                                      syn_generic
@file(mul16x16.tcl) 132: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(mul16x16.tcl) 133: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:09 (Feb26) |  129.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:07(00:00:28) |   5.6( 17.8) |    7:31:36 (Feb26) |  156.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:58(00:02:09) |  94.4( 82.2) |    7:33:45 (Feb26) |  270.4 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(mul16x16.tcl) 134: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(mul16x16.tcl) 135: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work
QoS Summary for booth16x16_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -242
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                      -242
  CG  (ps):                  no_value
TNS (ps):                       2,769
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     2,769
  CG  (ps):                  no_value
Failing Paths:                     19
Cell Area:                      7,829
Total Cell Area:                7,829
Leaf Instances:                 2,932
Total Instances:                2,932
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:08
Real Runtime (h:m:s):        00:02:37
CPU  Elapsed (h:m:s):        00:02:15
Real Elapsed (h:m:s):        00:02:39
Memory (MB):                   724.34
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:38
Total Memory (MB):     724.34
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:booth16x16_top has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Feb26-07:31:34/generic_booth16x16_top.db' for 'booth16x16_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:02).
@file(mul16x16.tcl) 136: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work
QoS Summary for booth16x16_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -242
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                      -242
  CG  (ps):                  no_value
TNS (ps):                       2,769
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                     2,769
  CG  (ps):                  no_value
Failing Paths:                     19
Cell Area:                      7,829
Total Cell Area:                7,829
Leaf Instances:                 2,932
Total Instances:                2,932
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:08
Real Runtime (h:m:s):        00:02:37
CPU  Elapsed (h:m:s):        00:02:15
Real Elapsed (h:m:s):        00:02:39
Memory (MB):                   724.34
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:39
Total Memory (MB):     724.34
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(mul16x16.tcl) 147: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(mul16x16.tcl) 148: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'booth16x16_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) |  99.2( 98.5) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:01(00:00:02) |   0.8(  1.5) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) |  99.2( 98.5) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:01(00:00:02) |   0.8(  1.5) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'booth16x16_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) booth16x16_top...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) booth16x16_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:    19 ps
Target path end-point (Port: booth16x16_top/PROD_RESULT[26])

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock VCLK)                <<<  launch                               0 R 
(counter.sdc_line_11_7_1)        ext delay                                
A[8]                        (u)  in port                21 23.1           
g18993/in_1                                                               
g18993/z                    (u)  unmapped_or2            3  3.3           
g24422/in_1                                                               
g24422/z                    (u)  unmapped_or2            1  1.1           
g24307/in_1                                                               
g24307/z                    (u)  unmapped_or2            1  1.1           
g24115/in_1                                                               
g24115/z                    (u)  unmapped_or2            3  3.3           
g16183/in_0                                                               
g16183/z                    (u)  unmapped_or2            3  3.3           
g23836/in_0                                                               
g23836/z                    (u)  unmapped_complex2       1  1.1           
g23837/in_1                                                               
g23837/z                    (u)  unmapped_nand2         16 16.0           
g23554/in_1                                                               
g23554/z                    (u)  unmapped_complex2       1  1.1           
g23437/in_0                                                               
g23437/z                    (u)  unmapped_complex2       4  4.0           
g23110/in_0                                                               
g23110/z                    (u)  unmapped_complex2       1  1.1           
g23013/in_1                                                               
g23013/z                    (u)  unmapped_nand2          4  4.0           
g22855/in_0                                                               
g22855/z                    (u)  unmapped_complex2       2  2.2           
g24769/in_0                                                               
g24769/z                    (u)  unmapped_complex2       1  1.0           
g22608/in_1                                                               
g22608/z                    (u)  unmapped_complex2       1  1.0           
g22575/in_0                                                               
g22575/z                    (u)  unmapped_nand2          1  1.1           
g22549/in_1                                                               
g22549/z                    (u)  unmapped_nand2          4  4.0           
g16826/in_1                                                               
g16826/z                    (u)  unmapped_complex2       1  1.0           
g22276/in_0                                                               
g22276/z                    (u)  unmapped_nand2          1  1.1           
g22205/in_0                                                               
g22205/z                    (u)  unmapped_nand2          4  4.0           
g15746/in_0                                                               
g15746/z                    (u)  unmapped_or2            1  1.0           
g22049/in_1                                                               
g22049/z                    (u)  unmapped_nand2          1  1.1           
g22013/in_0                                                               
g22013/z                    (u)  unmapped_nand2          4  4.0           
g21908/in_0                                                               
g21908/z                    (u)  unmapped_complex2       1  1.0           
g21909/in_1                                                               
g21909/z                    (u)  unmapped_nand2          2  2.2           
g21877/in_0                                                               
g21877/z                    (u)  unmapped_complex2       1  1.1           
g21878/in_1                                                               
g21878/z                    (u)  unmapped_nand2          3  3.0           
g21803/in_1                                                               
g21803/z                    (u)  unmapped_complex2       1  1.1           
g21804/in_1                                                               
g21804/z                    (u)  unmapped_nand2          5  5.0           
g24576/in_1                                                               
g24576/z                    (u)  unmapped_nand2          2  2.2           
g21763/in_0                                                               
g21763/z                    (u)  unmapped_or2            1  1.1           
g21756/in_1                                                               
g21756/z                    (u)  unmapped_nand2          1  1.0           
g24895/in_0                                                               
g24895/z                    (u)  unmapped_complex2       1  1.0           
g21737/in_1                                                               
g21737/z                    (u)  unmapped_complex2       2  2.0           
g21730/in_0                                                               
g21730/z                    (u)  unmapped_complex2       1  1.0           
g24898/in_0                                                               
g24898/z                    (u)  unmapped_complex2       2  2.2           
g24902/in_1                                                               
g24902/z                    (u)  unmapped_complex2       3  3.0           
g21704/in_1                                                               
g21704/z                    (u)  unmapped_nand2          1  1.1           
g21696/in_0                                                               
g21696/z                    (u)  unmapped_nand2          4  4.0           
g16818/in_1                                                               
g16818/z                    (u)  unmapped_nand2          1  1.1           
g16821/in_0                                                               
g16821/z                    (u)  unmapped_nand2          2  2.0           
g21670/in_0                                                               
g21670/z                    (u)  unmapped_complex2       1  1.0           
g21671/in_1                                                               
g21671/z                    (u)  unmapped_nand2          1  0.0           
PROD_RESULT[26]             <<<  interconnect                             
                                 out port                                 
(counter.sdc_line_14_104_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                     capture                           1300 R 
--------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[8]
End-point    : PROD_RESULT[26]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 77ps.
 
          Restructuring (delay-based) booth16x16_top...
          Done restructuring (delay-based) booth16x16_top
        Optimizing component booth16x16_top...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                      Type       Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock VCLK)                     launch                                     0 R 
(counter.sdc_line_11_14_1)       ext delay                       +533     533 F 
A[1]                             in port           12 10.2    0    +0     533 F 
g38799/A                                                           +0     533   
g38799/Y                         NOR3X2             1  0.9   21   +22     556 R 
g38734/B                                                           +0     556   
g38734/Y                         NAND2X2            1  1.7   20   +19     575 F 
g38704/B                                                           +0     575   
g38704/Y                         NOR2X4             3  3.0   18   +16     591 R 
g38687/A                                                           +0     591   
g38687/Y                         CLKINVX1           1  0.4    7   +11     602 F 
g38636/B                                                           +0     602   
g38636/Y                         NOR2X1             1  0.6   14   +13     615 R 
g38402/B                                                           +0     615   
g38402/Y                         XNOR2X2           12  5.5   26   +42     657 R 
g38369/A                                                           +0     657   
g38369/Y                         CLKINVX3           5  1.8   10   +13     670 F 
g38264/A1N                                                         +0     670   
g38264/Y                         AOI2BB1X1          3  1.0   15   +30     700 F 
g38136/B                                                           +0     700   
g38136/Y                         XNOR2X1            3  1.1   11   +38     737 R 
g38028/B                                                           +0     737   
g38028/Y                         NAND2XL            2  0.7   21   +18     755 F 
g37941/AN                                                          +0     755   
g37941/Y                         NOR2BXL            1  0.4   10   +18     773 F 
g37893/B                                                           +0     773   
g37893/Y                         NOR2X1             1  1.0   21   +16     790 R 
g37784/B0                                                          +0     790   
g37784/Y                         AOI21X2            5  1.8   25   +14     804 F 
g37727/A                                                           +0     804   
g37727/Y                         NOR2X1             2  0.6   16   +20     824 R 
g37690/B                                                           +0     824   
g37690/Y                         NOR2XL             1  0.2    8   +10     834 F 
g37665/B                                                           +0     834   
g37665/Y                         NAND2XL            1  0.3   10    +8     842 R 
g37598/A1N                                                         +0     842   
g37598/Y                         OAI2BB1X1          1  1.1   14   +28     871 R 
g37433/B                                                           +0     871   
g37433/CO                        ADDFX1             2  0.6   10   +41     912 R 
g37408/A                                                           +0     912   
g37408/Y                         XNOR2X1            4  1.2   12   +46     958 F 
g37385/A                                                           +0     958   
g37385/Y                         INVXL              1  0.3    6    +9     968 R 
g37372/B                                                           +0     968   
g37372/Y                         NOR2XL             1  0.2    8    +7     975 F 
g37365/B                                                           +0     975   
g37365/Y                         OR2XL              1  0.3    6   +22     997 F 
g37340/A0                                                          +0     997   
g37340/Y                         AOI21XL            1  0.5   21   +20    1017 R 
g37309/A                                                           +0    1017   
g37309/Y                         NAND2X1            2  0.8   18   +20    1038 F 
g37303/B                                                           +0    1038   
g37303/Y                         NOR2X1             3  1.6   28   +23    1061 R 
g37296/A1                                                          +0    1061   
g37296/Y                         OAI211X1           3  1.2   42   +37    1098 F 
g37289/A1                                                          +0    1098   
g37289/Y                         AOI21X1            1  0.5   17   +25    1124 R 
g37282/A1                                                          +0    1124   
g37282/Y                         OAI211X1           1  0.5   29   +27    1151 F 
g37271/B                                                           +0    1151   
g37271/Y                         XNOR2X1            1  0.0    4   +35    1186 R 
PROD_RESULT[21]             <<<  interconnect                 4    +0    1186 R 
                                 out port                          +0    1186 R 
(counter.sdc_line_14_109_1)      ext delay                       +133    1320 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                     capture                                 1300 R 
--------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     -20ps (TIMING VIOLATION)
Start-point  : A[1]
End-point    : PROD_RESULT[21]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 2836      -19 
            Worst cost_group: I2O, WNS: -19.6
            Path: A[1] --> PROD_RESULT[21]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2O                19      -20      -3%     1300 

 
Global incremental target info
==============================
Cost Group 'I2O' target slack:   -20 ps
Target path end-point (Port: booth16x16_top/PROD_RESULT[21])

           Pin                      Type       Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock VCLK)                <<<  launch                          0 R 
(counter.sdc_line_11_14_1)       ext delay                           
A[1]                             in port           12 10.2           
g38799/A                                                             
g38799/Y                         NOR3X2             1  0.9           
g38734/B                                                             
g38734/Y                         NAND2X2            1  1.7           
g38704/B                                                             
g38704/Y                         NOR2X4             3  3.0           
g38687/A                                                             
g38687/Y                         CLKINVX1           1  0.4           
g38636/B                                                             
g38636/Y                         NOR2X1             1  0.6           
g38402/B                                                             
g38402/Y                         XNOR2X2           12  5.5           
g38369/A                                                             
g38369/Y                         CLKINVX3           5  1.8           
g38264/A1N                                                           
g38264/Y                         AOI2BB1X1          3  1.0           
g38136/B                                                             
g38136/Y                         XNOR2X1            3  1.1           
g38028/B                                                             
g38028/Y                         NAND2XL            2  0.7           
g37941/AN                                                            
g37941/Y                         NOR2BXL            1  0.4           
g37893/B                                                             
g37893/Y                         NOR2X1             1  1.0           
g37784/B0                                                            
g37784/Y                         AOI21X2            5  1.8           
g37727/A                                                             
g37727/Y                         NOR2X1             2  0.6           
g37690/B                                                             
g37690/Y                         NOR2XL             1  0.2           
g37665/B                                                             
g37665/Y                         NAND2XL            1  0.3           
g37598/A1N                                                           
g37598/Y                         OAI2BB1X1          1  1.1           
g37433/B                                                             
g37433/CO                        ADDFX1             2  0.6           
g37408/A                                                             
g37408/Y                         XNOR2X1            4  1.2           
g37385/A                                                             
g37385/Y                         INVXL              1  0.3           
g37372/B                                                             
g37372/Y                         NOR2XL             1  0.2           
g37365/B                                                             
g37365/Y                         OR2XL              1  0.3           
g37340/A0                                                            
g37340/Y                         AOI21XL            1  0.5           
g37309/A                                                             
g37309/Y                         NAND2X1            2  0.8           
g37303/B                                                             
g37303/Y                         NOR2X1             3  1.6           
g37296/A1                                                            
g37296/Y                         OAI211X1           3  1.2           
g37289/A1                                                            
g37289/Y                         AOI21X1            1  0.5           
g37282/A1                                                            
g37282/Y                         OAI211X1           1  0.5           
g37271/B                                                             
g37271/Y                         XNOR2X1            1  0.0           
PROD_RESULT[21]             <<<  interconnect                        
                                 out port                            
(counter.sdc_line_14_109_1)      ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                     capture                      1300 R 
---------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[1]
End-point    : PROD_RESULT[21]

The global mapper estimates a slack for this path of -20ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                     Type       Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock VCLK)                    launch                                     0 R 
(counter.sdc_line_11_13_1)      ext delay                       +533     533 F 
A[2]                            in port           13  7.5    0    +0     533 F 
g38870/A                                                          +0     533   
g38870/Y                        NOR2X2             3  1.5   15   +14     548 R 
g38747/A                                                          +0     548   
g38747/Y                        NAND2X1            1  0.9   18   +19     567 F 
g38635/B                                                          +0     567   
g38635/Y                        NOR3X2             2  1.0   24   +25     592 R 
g38575/B                                                          +0     592   
g38575/Y                        NAND2X1            3  1.0   21   +21     613 F 
g38438/A                                                          +0     613   
g38438/Y                        INVXL              1  0.5   10   +13     627 R 
g38371/B                                                          +0     627   
g38371/Y                        NAND2X1            1  0.8   18   +16     642 F 
g38325/B                                                          +0     642   
g38325/Y                        NAND2X2            9  3.9   22   +17     659 R 
g38289/A                                                          +0     659   
g38289/Y                        INVX1              7  2.8   23   +21     680 F 
g38178/A1                                                         +0     680   
g38178/Y                        OAI21X1            4  1.2   29   +26     706 R 
g37936/A                                                          +0     706   
g37936/Y                        XOR2XL             3  0.8   12   +45     751 F 
g37818/B                                                          +0     751   
g37818/Y                        NAND2XL            1  0.3   11   +10     760 R 
g37770/AN                                                         +0     760   
g37770/Y                        NOR2BX1            1  0.5   14   +23     783 R 
g37650/B1                                                         +0     783   
g37650/Y                        OAI22X1            2  0.9   30   +23     806 F 
g37579/B                                                          +0     806   
g37579/Y                        XNOR2X1            3  1.2   12   +40     846 R 
g37507/S0                                                         +0     846   
g37507/Y                        MXI2XL             2  0.6   26   +23     869 R 
g37503/A                                                          +0     869   
g37503/Y                        INVXL              1  0.3    8   +14     883 F 
g37464/B                                                          +0     883   
g37464/Y                        MXI2XL             1  0.7   29   +24     907 R 
g37370/CI                                                         +0     907   
g37370/S                        ADDFX1             3  0.9   13   +66     973 F 
g37366/B                                                          +0     973   
g37366/Y                        NAND2XL            2  1.0   20   +15     987 R 
g37317/A0                                                         +0     987   
g37317/Y                        AOI21X1            1  0.3   16   +21    1009 F 
g37310/C                                                          +0    1009   
g37310/Y                        NAND4XL            1  0.3   14   +14    1023 R 
g37302/B                                                          +0    1023   
g37302/Y                        NAND2XL            2  0.8   23   +20    1042 F 
g37297/B0                                                         +0    1042   
g37297/Y                        AOI31X1            1  0.3   18   +21    1063 R 
g37293/B                                                          +0    1063   
g37293/Y                        OR2XL              2  0.8   12   +19    1082 R 
g37288/A1N                                                        +0    1082   
g37288/Y                        OAI2BB1X1          1  0.5    9   +26    1109 R 
g37284/B                                                          +0    1109   
g37284/Y                        NAND2X1            5  1.6   27   +21    1129 F 
g37283/A                                                          +0    1129   
g37283/Y                        INVXL              2  0.6   12   +16    1145 R 
g37275/A1                                                         +0    1145   
g37275/Y                        OAI22XL            1  0.2   23   +21    1166 F 
g37268/B                                                          +0    1166   
g37268/Y                        OR2XL              1  0.0    3   +22    1188 F 
PROD_RESULT[31]            <<<  interconnect                 3    +0    1188 F 
                                out port                          +0    1188 F 
(counter.sdc_line_14_99_1)      ext delay                       +133    1322 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                    capture                                 1300 R 
-------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     -22ps (TIMING VIOLATION)
Start-point  : A[2]
End-point    : PROD_RESULT[31]

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                2675      -21 
            Worst cost_group: I2O, WNS: -21.5
            Path: A[2] --> PROD_RESULT[31]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2O               -20      -22      +0%     1300 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

PBS_Techmap-Global Mapping - Elapsed_Time 29, CPU_Time 26.58240699999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) |  81.1( 80.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:01(00:00:02) |   0.7(  1.2) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:40(00:03:09) |  00:00:26(00:00:30) |  18.3( 18.8) |    7:34:17 (Feb26) |  270.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booth16x16_top/fv_map.fv.json' for netlist 'fv/booth16x16_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/booth16x16_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/booth16x16_top/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) |  80.5( 79.5) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:01(00:00:02) |   0.7(  1.2) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:40(00:03:09) |  00:00:26(00:00:30) |  18.1( 18.6) |    7:34:17 (Feb26) |  270.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:01(00:00:01) |   0.7(  0.6) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) |  80.5( 79.5) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:01(00:00:02) |   0.7(  1.2) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:40(00:03:09) |  00:00:26(00:00:30) |  18.1( 18.6) |    7:34:17 (Feb26) |  270.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:01(00:00:01) |   0.7(  0.6) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:booth16x16_top ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:booth16x16_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:booth16x16_top'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) |  80.5( 79.5) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:01(00:00:02) |   0.7(  1.2) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:40(00:03:09) |  00:00:26(00:00:30) |  18.1( 18.6) |    7:34:17 (Feb26) |  270.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:01(00:00:01) |   0.7(  0.6) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                  2674      -21      -113         0        0        0
            Worst cost_group: I2O, WNS: -21.5
            Path: A[2] --> PROD_RESULT[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 2674      -21      -113         0        0        0
            Worst cost_group: I2O, WNS: -21.5
            Path: A[2] --> PROD_RESULT[31]
 incr_delay                 2836        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       197  (       67 /       71 )  0.34
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        30  (        0 /        0 )  0.00
       plc_lo_st        30  (        0 /        0 )  0.00
        plc_star        30  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        57  (       22 /       22 )  0.16
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                   2836        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) |  80.5( 79.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:01(00:00:02) |   0.7(  1.2) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:40(00:03:09) |  00:00:26(00:00:30) |  18.1( 18.5) |    7:34:17 (Feb26) |  270.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:01(00:00:01) |   0.7(  0.6) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:11) |  00:00:00(00:00:01) |   0.0(  0.6) |    7:34:19 (Feb26) |  270.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:37 (Feb26) |  156.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:57(00:02:08) |  80.5( 79.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:45 (Feb26) |  270.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:01(00:00:02) |   0.7(  1.2) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:39) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:33:47 (Feb26) |  270.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:40(00:03:09) |  00:00:26(00:00:30) |  18.1( 18.5) |    7:34:17 (Feb26) |  270.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:01(00:00:01) |   0.7(  0.6) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:10) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:34:18 (Feb26) |  270.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:11) |  00:00:00(00:00:01) |   0.0(  0.6) |    7:34:19 (Feb26) |  270.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:41(00:03:11) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:34:19 (Feb26) |  270.5 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2932      7829       270
##>M:Pre Cleanup                        0         -         -      2932      7829       270
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      1644      2675       270
##>M:Const Prop                         0       -21       113      1644      2675       270
##>M:Cleanup                            1         0         0      1773      2836       270
##>M:MBCI                               0         -         -      1773      2836       270
##>M:Misc                              30
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       32
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'booth16x16_top'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            38             34                                      syn_map
@file(mul16x16.tcl) 149: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(mul16x16.tcl) 150: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:09 (Feb26) |  129.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:07(00:00:28) |   4.5( 14.7) |    7:31:36 (Feb26) |  156.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:58(00:02:09) |  76.5( 67.5) |    7:33:45 (Feb26) |  270.4 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:42(00:03:11) |  00:00:29(00:00:34) |  19.0( 17.8) |    7:34:19 (Feb26) |  270.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(mul16x16.tcl) 151: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work
QoS Summary for booth16x16_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -242               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                      -242               0
  CG  (ps):                  no_value        no_value
TNS (ps):                       2,769               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     2,769               0
  CG  (ps):                  no_value        no_value
Failing Paths:                     19               0
Cell Area:                      7,829           2,836
Total Cell Area:                7,829           2,836
Leaf Instances:                 2,932           1,773
Total Instances:                2,932           1,773
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:08        00:00:38
Real Runtime (h:m:s):        00:02:37        00:00:34
CPU  Elapsed (h:m:s):        00:02:15        00:02:53
Real Elapsed (h:m:s):        00:02:39        00:03:13
Memory (MB):                   724.34          720.32
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:03:11
Total Memory (MB):     720.32
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Finished exporting design database to file 'reports_Feb26-07:31:34/map_booth16x16_top.db' for 'booth16x16_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(mul16x16.tcl) 152: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work
QoS Summary for booth16x16_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -242               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                      -242               0
  CG  (ps):                  no_value        no_value
TNS (ps):                       2,769               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                     2,769               0
  CG  (ps):                  no_value        no_value
Failing Paths:                     19               0
Cell Area:                      7,829           2,836
Total Cell Area:                7,829           2,836
Leaf Instances:                 2,932           1,773
Total Instances:                2,932           1,773
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:08        00:00:38
Real Runtime (h:m:s):        00:02:37        00:00:34
CPU  Elapsed (h:m:s):        00:02:15        00:02:53
Real Elapsed (h:m:s):        00:02:39        00:03:13
Memory (MB):                   724.34          720.32
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:03:12
Total Memory (MB):     720.32
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(mul16x16.tcl) 153: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(mul16x16.tcl) 156: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
@file(mul16x16.tcl) 161: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Feb26-07:31:34/rtl2intermediate.lec.do'.
@file(mul16x16.tcl) 173: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(mul16x16.tcl) 174: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'booth16x16_top' using 'high' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:booth16x16_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:booth16x16_top'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                  2836        0         0         0        0        0
 const_prop                 2836        0         0         0        0        0
 simp_cc_inputs             2822        0         0         0        0        0
 hi_fo_buf                  2822        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 2822        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   2822        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2822        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2822        0         0         0        0        0
 undup                      2820        0         0         0        0        0
 rem_buf                    2793        0         0         0        0        0
 rem_inv                    2742        0         0         0        0        0
 merge_bi                   2725        0         0         0        0        0
 io_phase                   2711        0         0         0        0        0
 gate_comp                  2704        0         0         0        0        0
 glob_area                  2681        0         0         0        0        0
 area_down                  2680        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        1 /        1 )  0.01
         rem_buf        23  (       15 /       15 )  0.04
         rem_inv        82  (       66 /       68 )  0.16
        merge_bi        36  (       28 /       28 )  0.09
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase        83  (       36 /       41 )  0.18
       gate_comp       405  (       32 /       33 )  1.10
       gcomp_mog         2  (        0 /        0 )  0.12
       glob_area        34  (       17 /       34 )  0.10
       area_down        32  (        3 /        3 )  0.15
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         8  (        0 /        0 )  0.01
         rem_inv        13  (        0 /        0 )  0.02
        merge_bi         8  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 2680        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   2680        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2680        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2680        0         0         0        0        0
 io_phase                   2678        0         0         0        0        0
 gate_comp                  2676        0         0         0        0        0
 glob_area                  2676        0         0         0        0        0
 area_down                  2674        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.01
         rem_buf         8  (        0 /        0 )  0.01
         rem_inv        13  (        0 /        0 )  0.02
        merge_bi         8  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        45  (        4 /        7 )  0.08
       gate_comp       355  (        3 /        3 )  0.96
       gcomp_mog         2  (        0 /        0 )  0.09
       glob_area        33  (        1 /       33 )  0.11
       area_down        33  (        1 /        1 )  0.15
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 2674        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2674        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'booth16x16_top'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             6              8                                      syn_opt
@file(mul16x16.tcl) 175: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work
QoS Summary for booth16x16_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -242               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                      -242               0               0
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                       2,769               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     2,769               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     19               0               0
Cell Area:                      7,829           2,836           2,674
Total Cell Area:                7,829           2,836           2,674
Leaf Instances:                 2,932           1,773           1,547
Total Instances:                2,932           1,773           1,547
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:08        00:00:38        00:00:06
Real Runtime (h:m:s):        00:02:37        00:00:34        00:00:08
CPU  Elapsed (h:m:s):        00:02:15        00:02:53        00:02:59
Real Elapsed (h:m:s):        00:02:39        00:03:13        00:03:21
Memory (MB):                   724.34          720.32          717.32
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:03:19
Total Memory (MB):     717.32
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Finished exporting design database to file 'reports_Feb26-07:31:34/syn_opt_booth16x16_top.db' for 'booth16x16_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(mul16x16.tcl) 176: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work
QoS Summary for booth16x16_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -242               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                      -242               0               0
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                       2,769               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                     2,769               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     19               0               0
Cell Area:                      7,829           2,836           2,674
Total Cell Area:                7,829           2,836           2,674
Leaf Instances:                 2,932           1,773           1,547
Total Instances:                2,932           1,773           1,547
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:08        00:00:38        00:00:06
Real Runtime (h:m:s):        00:02:37        00:00:34        00:00:08
CPU  Elapsed (h:m:s):        00:02:15        00:02:53        00:02:59
Real Elapsed (h:m:s):        00:02:39        00:03:13        00:03:21
Memory (MB):                   724.34          720.32          717.32
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:03:20
Total Memory (MB):     717.32
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(mul16x16.tcl) 178: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(mul16x16.tcl) 179: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:09 (Feb26) |  129.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:07(00:00:28) |   4.3( 14.0) |    7:31:36 (Feb26) |  156.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:58(00:02:09) |  73.6( 64.5) |    7:33:45 (Feb26) |  270.4 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:42(00:03:11) |  00:00:29(00:00:34) |  18.3( 17.0) |    7:34:19 (Feb26) |  270.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:03:20) |  00:00:06(00:00:09) |   3.7(  4.5) |    7:34:28 (Feb26) |  251.5 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(mul16x16.tcl) 181: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
@file(mul16x16.tcl) 193: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(mul16x16.tcl) 194: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(mul16x16.tcl) 195: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work
QoS Summary for booth16x16_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -242               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                      -242               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                       2,769               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                     2,769               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     19               0               0               0
Cell Area:                      7,829           2,836           2,674           2,674
Total Cell Area:                7,829           2,836           2,674           2,674
Leaf Instances:                 2,932           1,773           1,547           1,547
Total Instances:                2,932           1,773           1,547           1,547
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:02:08        00:00:38        00:00:06        00:00:00
Real Runtime (h:m:s):        00:02:37        00:00:34        00:00:08        00:00:01
CPU  Elapsed (h:m:s):        00:02:15        00:02:53        00:02:59        00:02:59
Real Elapsed (h:m:s):        00:02:39        00:03:13        00:03:21        00:03:22
Memory (MB):                   724.34          720.32          717.32          717.32
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:03:20
Total Memory (MB):     717.32
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
Finished exporting design database to file 'reports_Feb26-07:31:34/final_booth16x16_top.db' for 'booth16x16_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:02).
@file(mul16x16.tcl) 196: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/multi_16x16/work
QoS Summary for booth16x16_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -242               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                      -242               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                       2,769               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                     2,769               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     19               0               0               0
Cell Area:                      7,829           2,836           2,674           2,674
Total Cell Area:                7,829           2,836           2,674           2,674
Leaf Instances:                 2,932           1,773           1,547           1,547
Total Instances:                2,932           1,773           1,547           1,547
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:02:08        00:00:38        00:00:06        00:00:00
Real Runtime (h:m:s):        00:02:37        00:00:34        00:00:08        00:00:01
CPU  Elapsed (h:m:s):        00:02:15        00:02:53        00:02:59        00:02:59
Real Elapsed (h:m:s):        00:02:39        00:03:13        00:03:21        00:03:22
Memory (MB):                   724.34          720.32          717.32          717.32
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:03:22
Total Memory (MB):     717.32
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(mul16x16.tcl) 199: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(mul16x16.tcl) 207: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booth16x16_top/booth16x16_top_mv.fv.json' for netlist 'outputs_Feb26-07:31:34/booth16x16_top_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Feb26-07:31:34/intermediate2final.lec.do'.
@file(mul16x16.tcl) 211: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(mul16x16.tcl) 212: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:31:09 (Feb26) |  129.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:28) |  00:00:07(00:00:28) |   4.3( 13.9) |    7:31:36 (Feb26) |  156.7 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:37) |  00:01:58(00:02:09) |  73.6( 63.9) |    7:33:45 (Feb26) |  270.4 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:42(00:03:11) |  00:00:29(00:00:34) |  18.3( 16.8) |    7:34:19 (Feb26) |  270.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:03:20) |  00:00:06(00:00:09) |   3.7(  4.5) |    7:34:28 (Feb26) |  251.5 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:03:22) |  00:00:00(00:00:02) |   0.0(  1.0) |    7:34:30 (Feb26) |  251.5 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(mul16x16.tcl) 213: puts "============================"
============================
@file(mul16x16.tcl) 214: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(mul16x16.tcl) 215: puts "============================"
============================
@file(mul16x16.tcl) 217: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source tcl/mul16x16.tcl
no gcells found!
@genus:root: 2> 
@genus:root: 2> report_timing -nworst 1 > critical_path.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
@genus:root: 3> report_timing -nworst 1 -> critical_path.rpt
Error   : A command argument did not match any of the acceptable command options. [TUI-64] [report_timing]
        : The argument in question is '->'.
        : Check the command usage and correct the input to the command.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-max_slack <delay in picoseconds>] [-min_slack <delay in picoseconds>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|port|pin|hpin>+ |
             -through_rise <inst|hinst|port|pin|hpin>+ |
             -through_fall <inst|hinst|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_path>]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-max_slack <delay in picoseconds>]:
        only paths with less than this slack 
    [-min_slack <delay in picoseconds>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_path>]:
        timing path to report 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - slew_mean:           mean slew of leaf cell outputs
  - slew_sigma:          sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
1
@genus:root: 4> report_timing -nworst > critical_path.rpt
Error   : A required argument is missing for a flagged command option. [TUI-60] [report_timing]
        : The flag is '-nworst'.
        : Check the command usage and correct the input to the command.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-max_slack <delay in picoseconds>] [-min_slack <delay in picoseconds>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|port|pin|hpin>+ |
             -through_rise <inst|hinst|port|pin|hpin>+ |
             -through_fall <inst|hinst|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_path>]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-max_slack <delay in picoseconds>]:
        only paths with less than this slack 
    [-min_slack <delay in picoseconds>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_path>]:
        timing path to report 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - slew_mean:           mean slew of leaf cell outputs
  - slew_sigma:          sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
1
@genus:root: 5> report_timing -nworst 1 > critical_path.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth16x16_top'.
@genus:root: 6> exit
Normal exit.