
---------- Begin Simulation Statistics ----------
final_tick                               137370345500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 501559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712640                       # Number of bytes of host memory used
host_op_rate                                   767257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   126.48                       # Real time elapsed on the host
host_tick_rate                             1086107583                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436880                       # Number of instructions simulated
sim_ops                                      97042214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137370                       # Number of seconds simulated
sim_ticks                                137370345500                       # Number of ticks simulated
system.cpu.Branches                           7714394                       # Number of branches fetched
system.cpu.committedInsts                    63436880                       # Number of instructions committed
system.cpu.committedOps                      97042214                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        274740691                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               274740690.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902191                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168375                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234784                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088671                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088671                       # number of integer instructions
system.cpu.num_int_register_reads           214307215                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409630                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099173                       # number of memory refs
system.cpu.num_store_insts                   10025422                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879196     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011984     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043154                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       179187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        367524                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       168244                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383973                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         168244                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35939861                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35939861                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35939861                       # number of overall hits
system.cpu.dcache.overall_hits::total        35939861                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       191613                       # number of overall misses
system.cpu.dcache.overall_misses::total        191613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15565811500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15565811500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15565811500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15565811500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81235.675554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81235.675554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81235.675554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81235.675554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       153752                       # number of writebacks
system.cpu.dcache.writebacks::total            153752                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       191613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       191613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15374198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15374198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15374198500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15374198500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005303                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80235.675554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80235.675554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80235.675554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80235.675554                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187517                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25993655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25993655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6883823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6883823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85816.090306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85816.090306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6803607500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6803607500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84816.090306                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84816.090306                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111397                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8681988000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8681988000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057603                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057603                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77937.359175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77937.359175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8570591000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8570591000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76937.359175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76937.359175                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4081.832453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.564836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4081.832453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3645                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72454561                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72454561                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058351                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584522                       # number of overall hits
system.cpu.icache.overall_hits::total        85584522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3974                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3974                       # number of overall misses
system.cpu.icache.overall_misses::total          3974                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    314865000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    314865000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    314865000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    314865000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79231.253145                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79231.253145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79231.253145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79231.253145                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          869                       # number of writebacks
system.cpu.icache.writebacks::total               869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    310891000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    310891000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    310891000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    310891000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78231.253145                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78231.253145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78231.253145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78231.253145                       # average overall mshr miss latency
system.cpu.icache.replacements                    869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3974                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3974                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    314865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    314865000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79231.253145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79231.253145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    310891000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    310891000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78231.253145                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78231.253145                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2681.655720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21537.115249                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2681.655720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.758057                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180966                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 137370345500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7225                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7250                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  25                       # number of overall hits
system.l2.overall_hits::.cpu.data                7225                       # number of overall hits
system.l2.overall_hits::total                    7250                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             184388                       # number of demand (read+write) misses
system.l2.demand_misses::total                 188337                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3949                       # number of overall misses
system.l2.overall_misses::.cpu.data            184388                       # number of overall misses
system.l2.overall_misses::total                188337                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    304667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15010866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15315533500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    304667500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15010866000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15315533500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           191613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195587                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          191613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195587                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.962294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962932                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.962294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962932                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77150.544442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81409.126407                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81319.833596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77150.544442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81409.126407                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81319.833596                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              145772                       # number of writebacks
system.l2.writebacks::total                    145772                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        184388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            188337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       184388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           188337                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    265177500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13166986000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13432163500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    265177500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13166986000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13432163500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.962294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962932                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.962294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962932                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67150.544442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71409.126407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71319.833596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67150.544442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71409.126407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71319.833596                       # average overall mshr miss latency
system.l2.replacements                         322118                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       153752                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           153752                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       153752                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       153752                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          869                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              869                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          869                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          869                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        25313                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         25313                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   746                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110651                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8395661500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8395661500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75875.152507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75875.152507                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110651                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110651                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7289151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7289151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65875.152507                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65875.152507                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    304667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    304667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77150.544442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77150.544442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    265177500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    265177500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67150.544442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67150.544442                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6615204500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6615204500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.919231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.919231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89713.502041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89713.502041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5877834500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5877834500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.919231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.919231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79713.502041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79713.502041                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4089.501586                       # Cycle average of tags in use
system.l2.tags.total_refs                      358660                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    326214                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.099462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1819.985981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        35.486676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2234.028929                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.545417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998413                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2588                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98623302                       # Number of tag accesses
system.l2.tags.data_accesses                 98623302                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     78910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    184309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032613926500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              556343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              74519                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      188337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     145772                       # Number of write requests accepted
system.mem_ctrls.readBursts                    188337                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145772                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     79                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66862                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                188337                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               145772                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  188237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.291620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.495702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.338729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4436     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.20%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.721860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.705954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.732191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              652     14.65%     14.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.54%     15.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3689     82.88%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      1.84%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6026784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4664704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     43.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  137370271500                       # Total gap between requests
system.mem_ctrls.avgGap                     411154.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5897888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2524160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 919907.419174395269                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 42934215.376199953258                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18374853.690675184131                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3949                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       184388                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       145772                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    103960750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5627836250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3685758127000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26325.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30521.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25284403.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5900416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6026784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4664704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4664704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3949                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       184388                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         188337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       145772                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        145772                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       919907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     42952618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         43872526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       919907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       919907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     33957140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        33957140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     33957140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       919907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     42952618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        77829665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               188258                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               78880                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4762                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2201959500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             941290000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5731797000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11696.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30446.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              121193                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69071                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.56                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        76865                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   222.394276                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.830758                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   282.834975                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        47624     61.96%     61.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6522      8.49%     70.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9941     12.93%     83.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1549      2.02%     85.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1400      1.82%     87.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2572      3.35%     90.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1053      1.37%     91.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1222      1.59%     93.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4982      6.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        76865                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12048512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5048320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               87.708246                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               36.749707                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       284271960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       151082745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      679877940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     207500220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10843478880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24206147250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32366088960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   68738447955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.387822                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83767179750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4586920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49016245750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       264608400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       140619930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      664284180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     204253380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10843478880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23918875800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32608001760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   68644122330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.701170                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  84351254250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4586920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48432171250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              77686                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       145772                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33415                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110651                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110651                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         77686                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       555861                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       555861                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 555861                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10691488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     10691488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10691488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            188337                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  188337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              188337                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           659108000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          638401000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       299524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          869                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          210111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3974                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8817                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       570743                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                579560                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11051680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11206656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          322118                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4664704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           517705                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.324980                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 349461     67.50%     67.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 168244     32.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             517705                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 137370345500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          269297000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3974000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191613000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
