ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"i2c_eeprom.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../User/BSP/i2c_eeprom.c"
  20              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	__NVIC_SystemReset:
  27              	.LFB117:
  28              		.file 2 "../firmware/CMSIS/core/core_cm4.h"
   1:../firmware/CMSIS/core/core_cm4.h **** /**************************************************************************//**
   2:../firmware/CMSIS/core/core_cm4.h ****  * @file     core_cm4.h
   3:../firmware/CMSIS/core/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../firmware/CMSIS/core/core_cm4.h ****  * @version  V5.0.8
   5:../firmware/CMSIS/core/core_cm4.h ****  * @date     04. June 2018
   6:../firmware/CMSIS/core/core_cm4.h ****  ******************************************************************************/
   7:../firmware/CMSIS/core/core_cm4.h **** /*
   8:../firmware/CMSIS/core/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../firmware/CMSIS/core/core_cm4.h ****  *
  10:../firmware/CMSIS/core/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../firmware/CMSIS/core/core_cm4.h ****  *
  12:../firmware/CMSIS/core/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../firmware/CMSIS/core/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../firmware/CMSIS/core/core_cm4.h ****  * You may obtain a copy of the License at
  15:../firmware/CMSIS/core/core_cm4.h ****  *
  16:../firmware/CMSIS/core/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../firmware/CMSIS/core/core_cm4.h ****  *
  18:../firmware/CMSIS/core/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../firmware/CMSIS/core/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../firmware/CMSIS/core/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../firmware/CMSIS/core/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../firmware/CMSIS/core/core_cm4.h ****  * limitations under the License.
  23:../firmware/CMSIS/core/core_cm4.h ****  */
  24:../firmware/CMSIS/core/core_cm4.h **** 
  25:../firmware/CMSIS/core/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../firmware/CMSIS/core/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../firmware/CMSIS/core/core_cm4.h **** #elif defined (__clang__)
  28:../firmware/CMSIS/core/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../firmware/CMSIS/core/core_cm4.h **** #endif
  30:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 2


  31:../firmware/CMSIS/core/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../firmware/CMSIS/core/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../firmware/CMSIS/core/core_cm4.h **** 
  34:../firmware/CMSIS/core/core_cm4.h **** #include <stdint.h>
  35:../firmware/CMSIS/core/core_cm4.h **** 
  36:../firmware/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
  37:../firmware/CMSIS/core/core_cm4.h ****  extern "C" {
  38:../firmware/CMSIS/core/core_cm4.h **** #endif
  39:../firmware/CMSIS/core/core_cm4.h **** 
  40:../firmware/CMSIS/core/core_cm4.h **** /**
  41:../firmware/CMSIS/core/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../firmware/CMSIS/core/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../firmware/CMSIS/core/core_cm4.h **** 
  44:../firmware/CMSIS/core/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../firmware/CMSIS/core/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../firmware/CMSIS/core/core_cm4.h **** 
  47:../firmware/CMSIS/core/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../firmware/CMSIS/core/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../firmware/CMSIS/core/core_cm4.h **** 
  50:../firmware/CMSIS/core/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../firmware/CMSIS/core/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../firmware/CMSIS/core/core_cm4.h ****  */
  53:../firmware/CMSIS/core/core_cm4.h **** 
  54:../firmware/CMSIS/core/core_cm4.h **** 
  55:../firmware/CMSIS/core/core_cm4.h **** /*******************************************************************************
  56:../firmware/CMSIS/core/core_cm4.h ****  *                 CMSIS definitions
  57:../firmware/CMSIS/core/core_cm4.h ****  ******************************************************************************/
  58:../firmware/CMSIS/core/core_cm4.h **** /**
  59:../firmware/CMSIS/core/core_cm4.h ****   \ingroup Cortex_M4
  60:../firmware/CMSIS/core/core_cm4.h ****   @{
  61:../firmware/CMSIS/core/core_cm4.h ****  */
  62:../firmware/CMSIS/core/core_cm4.h **** 
  63:../firmware/CMSIS/core/core_cm4.h **** #include "cmsis_version.h"
  64:../firmware/CMSIS/core/core_cm4.h **** 
  65:../firmware/CMSIS/core/core_cm4.h **** /* CMSIS CM4 definitions */
  66:../firmware/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:../firmware/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:../firmware/CMSIS/core/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:../firmware/CMSIS/core/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:../firmware/CMSIS/core/core_cm4.h **** 
  71:../firmware/CMSIS/core/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:../firmware/CMSIS/core/core_cm4.h **** 
  73:../firmware/CMSIS/core/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../firmware/CMSIS/core/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:../firmware/CMSIS/core/core_cm4.h **** */
  76:../firmware/CMSIS/core/core_cm4.h **** #if defined ( __CC_ARM )
  77:../firmware/CMSIS/core/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
  80:../firmware/CMSIS/core/core_cm4.h ****     #else
  81:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
  83:../firmware/CMSIS/core/core_cm4.h ****     #endif
  84:../firmware/CMSIS/core/core_cm4.h ****   #else
  85:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
  86:../firmware/CMSIS/core/core_cm4.h ****   #endif
  87:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 3


  88:../firmware/CMSIS/core/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:../firmware/CMSIS/core/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
  92:../firmware/CMSIS/core/core_cm4.h ****     #else
  93:../firmware/CMSIS/core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
  95:../firmware/CMSIS/core/core_cm4.h ****     #endif
  96:../firmware/CMSIS/core/core_cm4.h ****   #else
  97:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
  98:../firmware/CMSIS/core/core_cm4.h ****   #endif
  99:../firmware/CMSIS/core/core_cm4.h **** 
 100:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../firmware/CMSIS/core/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 104:../firmware/CMSIS/core/core_cm4.h ****     #else
 105:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 107:../firmware/CMSIS/core/core_cm4.h ****     #endif
 108:../firmware/CMSIS/core/core_cm4.h ****   #else
 109:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 110:../firmware/CMSIS/core/core_cm4.h ****   #endif
 111:../firmware/CMSIS/core/core_cm4.h **** 
 112:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:../firmware/CMSIS/core/core_cm4.h ****   #if defined __ARMVFP__
 114:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 116:../firmware/CMSIS/core/core_cm4.h ****     #else
 117:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 119:../firmware/CMSIS/core/core_cm4.h ****     #endif
 120:../firmware/CMSIS/core/core_cm4.h ****   #else
 121:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 122:../firmware/CMSIS/core/core_cm4.h ****   #endif
 123:../firmware/CMSIS/core/core_cm4.h **** 
 124:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:../firmware/CMSIS/core/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 128:../firmware/CMSIS/core/core_cm4.h ****     #else
 129:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 131:../firmware/CMSIS/core/core_cm4.h ****     #endif
 132:../firmware/CMSIS/core/core_cm4.h ****   #else
 133:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 134:../firmware/CMSIS/core/core_cm4.h ****   #endif
 135:../firmware/CMSIS/core/core_cm4.h **** 
 136:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __TASKING__ )
 137:../firmware/CMSIS/core/core_cm4.h ****   #if defined __FPU_VFP__
 138:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 140:../firmware/CMSIS/core/core_cm4.h ****     #else
 141:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 143:../firmware/CMSIS/core/core_cm4.h ****     #endif
 144:../firmware/CMSIS/core/core_cm4.h ****   #else
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 4


 145:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 146:../firmware/CMSIS/core/core_cm4.h ****   #endif
 147:../firmware/CMSIS/core/core_cm4.h **** 
 148:../firmware/CMSIS/core/core_cm4.h **** #elif defined ( __CSMC__ )
 149:../firmware/CMSIS/core/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:../firmware/CMSIS/core/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       1U
 152:../firmware/CMSIS/core/core_cm4.h ****     #else
 153:../firmware/CMSIS/core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../firmware/CMSIS/core/core_cm4.h ****       #define __FPU_USED       0U
 155:../firmware/CMSIS/core/core_cm4.h ****     #endif
 156:../firmware/CMSIS/core/core_cm4.h ****   #else
 157:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_USED         0U
 158:../firmware/CMSIS/core/core_cm4.h ****   #endif
 159:../firmware/CMSIS/core/core_cm4.h **** 
 160:../firmware/CMSIS/core/core_cm4.h **** #endif
 161:../firmware/CMSIS/core/core_cm4.h **** 
 162:../firmware/CMSIS/core/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:../firmware/CMSIS/core/core_cm4.h **** 
 164:../firmware/CMSIS/core/core_cm4.h **** 
 165:../firmware/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 166:../firmware/CMSIS/core/core_cm4.h **** }
 167:../firmware/CMSIS/core/core_cm4.h **** #endif
 168:../firmware/CMSIS/core/core_cm4.h **** 
 169:../firmware/CMSIS/core/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:../firmware/CMSIS/core/core_cm4.h **** 
 171:../firmware/CMSIS/core/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:../firmware/CMSIS/core/core_cm4.h **** 
 173:../firmware/CMSIS/core/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:../firmware/CMSIS/core/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:../firmware/CMSIS/core/core_cm4.h **** 
 176:../firmware/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 177:../firmware/CMSIS/core/core_cm4.h ****  extern "C" {
 178:../firmware/CMSIS/core/core_cm4.h **** #endif
 179:../firmware/CMSIS/core/core_cm4.h **** 
 180:../firmware/CMSIS/core/core_cm4.h **** /* check device defines and use defaults */
 181:../firmware/CMSIS/core/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __CM4_REV
 183:../firmware/CMSIS/core/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:../firmware/CMSIS/core/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../firmware/CMSIS/core/core_cm4.h ****   #endif
 186:../firmware/CMSIS/core/core_cm4.h **** 
 187:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../firmware/CMSIS/core/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:../firmware/CMSIS/core/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../firmware/CMSIS/core/core_cm4.h ****   #endif
 191:../firmware/CMSIS/core/core_cm4.h **** 
 192:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../firmware/CMSIS/core/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:../firmware/CMSIS/core/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../firmware/CMSIS/core/core_cm4.h ****   #endif
 196:../firmware/CMSIS/core/core_cm4.h **** 
 197:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../firmware/CMSIS/core/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:../firmware/CMSIS/core/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../firmware/CMSIS/core/core_cm4.h ****   #endif
 201:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 5


 202:../firmware/CMSIS/core/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:../firmware/CMSIS/core/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:../firmware/CMSIS/core/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../firmware/CMSIS/core/core_cm4.h ****   #endif
 206:../firmware/CMSIS/core/core_cm4.h **** #endif
 207:../firmware/CMSIS/core/core_cm4.h **** 
 208:../firmware/CMSIS/core/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../firmware/CMSIS/core/core_cm4.h **** /**
 210:../firmware/CMSIS/core/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../firmware/CMSIS/core/core_cm4.h **** 
 212:../firmware/CMSIS/core/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../firmware/CMSIS/core/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../firmware/CMSIS/core/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../firmware/CMSIS/core/core_cm4.h **** */
 216:../firmware/CMSIS/core/core_cm4.h **** #ifdef __cplusplus
 217:../firmware/CMSIS/core/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:../firmware/CMSIS/core/core_cm4.h **** #else
 219:../firmware/CMSIS/core/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:../firmware/CMSIS/core/core_cm4.h **** #endif
 221:../firmware/CMSIS/core/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:../firmware/CMSIS/core/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:../firmware/CMSIS/core/core_cm4.h **** 
 224:../firmware/CMSIS/core/core_cm4.h **** /* following defines should be used for structure members */
 225:../firmware/CMSIS/core/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:../firmware/CMSIS/core/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:../firmware/CMSIS/core/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:../firmware/CMSIS/core/core_cm4.h **** 
 229:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:../firmware/CMSIS/core/core_cm4.h **** 
 231:../firmware/CMSIS/core/core_cm4.h **** 
 232:../firmware/CMSIS/core/core_cm4.h **** 
 233:../firmware/CMSIS/core/core_cm4.h **** /*******************************************************************************
 234:../firmware/CMSIS/core/core_cm4.h ****  *                 Register Abstraction
 235:../firmware/CMSIS/core/core_cm4.h ****   Core Register contain:
 236:../firmware/CMSIS/core/core_cm4.h ****   - Core Register
 237:../firmware/CMSIS/core/core_cm4.h ****   - Core NVIC Register
 238:../firmware/CMSIS/core/core_cm4.h ****   - Core SCB Register
 239:../firmware/CMSIS/core/core_cm4.h ****   - Core SysTick Register
 240:../firmware/CMSIS/core/core_cm4.h ****   - Core Debug Register
 241:../firmware/CMSIS/core/core_cm4.h ****   - Core MPU Register
 242:../firmware/CMSIS/core/core_cm4.h ****   - Core FPU Register
 243:../firmware/CMSIS/core/core_cm4.h ****  ******************************************************************************/
 244:../firmware/CMSIS/core/core_cm4.h **** /**
 245:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:../firmware/CMSIS/core/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:../firmware/CMSIS/core/core_cm4.h **** */
 248:../firmware/CMSIS/core/core_cm4.h **** 
 249:../firmware/CMSIS/core/core_cm4.h **** /**
 250:../firmware/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:../firmware/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:../firmware/CMSIS/core/core_cm4.h ****   \brief      Core Register type definitions.
 253:../firmware/CMSIS/core/core_cm4.h ****   @{
 254:../firmware/CMSIS/core/core_cm4.h ****  */
 255:../firmware/CMSIS/core/core_cm4.h **** 
 256:../firmware/CMSIS/core/core_cm4.h **** /**
 257:../firmware/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:../firmware/CMSIS/core/core_cm4.h ****  */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 6


 259:../firmware/CMSIS/core/core_cm4.h **** typedef union
 260:../firmware/CMSIS/core/core_cm4.h **** {
 261:../firmware/CMSIS/core/core_cm4.h ****   struct
 262:../firmware/CMSIS/core/core_cm4.h ****   {
 263:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:../firmware/CMSIS/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:../firmware/CMSIS/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:../firmware/CMSIS/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:../firmware/CMSIS/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:../firmware/CMSIS/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:../firmware/CMSIS/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:../firmware/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:../firmware/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:../firmware/CMSIS/core/core_cm4.h **** } APSR_Type;
 274:../firmware/CMSIS/core/core_cm4.h **** 
 275:../firmware/CMSIS/core/core_cm4.h **** /* APSR Register Definitions */
 276:../firmware/CMSIS/core/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:../firmware/CMSIS/core/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:../firmware/CMSIS/core/core_cm4.h **** 
 279:../firmware/CMSIS/core/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:../firmware/CMSIS/core/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:../firmware/CMSIS/core/core_cm4.h **** 
 282:../firmware/CMSIS/core/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:../firmware/CMSIS/core/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:../firmware/CMSIS/core/core_cm4.h **** 
 285:../firmware/CMSIS/core/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:../firmware/CMSIS/core/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:../firmware/CMSIS/core/core_cm4.h **** 
 288:../firmware/CMSIS/core/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:../firmware/CMSIS/core/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:../firmware/CMSIS/core/core_cm4.h **** 
 291:../firmware/CMSIS/core/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:../firmware/CMSIS/core/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:../firmware/CMSIS/core/core_cm4.h **** 
 294:../firmware/CMSIS/core/core_cm4.h **** 
 295:../firmware/CMSIS/core/core_cm4.h **** /**
 296:../firmware/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:../firmware/CMSIS/core/core_cm4.h ****  */
 298:../firmware/CMSIS/core/core_cm4.h **** typedef union
 299:../firmware/CMSIS/core/core_cm4.h **** {
 300:../firmware/CMSIS/core/core_cm4.h ****   struct
 301:../firmware/CMSIS/core/core_cm4.h ****   {
 302:../firmware/CMSIS/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:../firmware/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../firmware/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../firmware/CMSIS/core/core_cm4.h **** } IPSR_Type;
 307:../firmware/CMSIS/core/core_cm4.h **** 
 308:../firmware/CMSIS/core/core_cm4.h **** /* IPSR Register Definitions */
 309:../firmware/CMSIS/core/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:../firmware/CMSIS/core/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:../firmware/CMSIS/core/core_cm4.h **** 
 312:../firmware/CMSIS/core/core_cm4.h **** 
 313:../firmware/CMSIS/core/core_cm4.h **** /**
 314:../firmware/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:../firmware/CMSIS/core/core_cm4.h ****  */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 7


 316:../firmware/CMSIS/core/core_cm4.h **** typedef union
 317:../firmware/CMSIS/core/core_cm4.h **** {
 318:../firmware/CMSIS/core/core_cm4.h ****   struct
 319:../firmware/CMSIS/core/core_cm4.h ****   {
 320:../firmware/CMSIS/core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:../firmware/CMSIS/core/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:../firmware/CMSIS/core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:../firmware/CMSIS/core/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:../firmware/CMSIS/core/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:../firmware/CMSIS/core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:../firmware/CMSIS/core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:../firmware/CMSIS/core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:../firmware/CMSIS/core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:../firmware/CMSIS/core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:../firmware/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:../firmware/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:../firmware/CMSIS/core/core_cm4.h **** } xPSR_Type;
 335:../firmware/CMSIS/core/core_cm4.h **** 
 336:../firmware/CMSIS/core/core_cm4.h **** /* xPSR Register Definitions */
 337:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:../firmware/CMSIS/core/core_cm4.h **** 
 340:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:../firmware/CMSIS/core/core_cm4.h **** 
 343:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:../firmware/CMSIS/core/core_cm4.h **** 
 346:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:../firmware/CMSIS/core/core_cm4.h **** 
 349:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:../firmware/CMSIS/core/core_cm4.h **** 
 352:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:../firmware/CMSIS/core/core_cm4.h **** 
 355:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:../firmware/CMSIS/core/core_cm4.h **** 
 358:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:../firmware/CMSIS/core/core_cm4.h **** 
 361:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:../firmware/CMSIS/core/core_cm4.h **** 
 364:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:../firmware/CMSIS/core/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:../firmware/CMSIS/core/core_cm4.h **** 
 367:../firmware/CMSIS/core/core_cm4.h **** 
 368:../firmware/CMSIS/core/core_cm4.h **** /**
 369:../firmware/CMSIS/core/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:../firmware/CMSIS/core/core_cm4.h ****  */
 371:../firmware/CMSIS/core/core_cm4.h **** typedef union
 372:../firmware/CMSIS/core/core_cm4.h **** {
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 8


 373:../firmware/CMSIS/core/core_cm4.h ****   struct
 374:../firmware/CMSIS/core/core_cm4.h ****   {
 375:../firmware/CMSIS/core/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:../firmware/CMSIS/core/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:../firmware/CMSIS/core/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:../firmware/CMSIS/core/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:../firmware/CMSIS/core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:../firmware/CMSIS/core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:../firmware/CMSIS/core/core_cm4.h **** } CONTROL_Type;
 382:../firmware/CMSIS/core/core_cm4.h **** 
 383:../firmware/CMSIS/core/core_cm4.h **** /* CONTROL Register Definitions */
 384:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:../firmware/CMSIS/core/core_cm4.h **** 
 387:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:../firmware/CMSIS/core/core_cm4.h **** 
 390:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:../firmware/CMSIS/core/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:../firmware/CMSIS/core/core_cm4.h **** 
 393:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:../firmware/CMSIS/core/core_cm4.h **** 
 395:../firmware/CMSIS/core/core_cm4.h **** 
 396:../firmware/CMSIS/core/core_cm4.h **** /**
 397:../firmware/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:../firmware/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:../firmware/CMSIS/core/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:../firmware/CMSIS/core/core_cm4.h ****   @{
 401:../firmware/CMSIS/core/core_cm4.h ****  */
 402:../firmware/CMSIS/core/core_cm4.h **** 
 403:../firmware/CMSIS/core/core_cm4.h **** /**
 404:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:../firmware/CMSIS/core/core_cm4.h ****  */
 406:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 407:../firmware/CMSIS/core/core_cm4.h **** {
 408:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:../firmware/CMSIS/core/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:../firmware/CMSIS/core/core_cm4.h **** }  NVIC_Type;
 422:../firmware/CMSIS/core/core_cm4.h **** 
 423:../firmware/CMSIS/core/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:../firmware/CMSIS/core/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:../firmware/CMSIS/core/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:../firmware/CMSIS/core/core_cm4.h **** 
 427:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:../firmware/CMSIS/core/core_cm4.h **** 
 429:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 9


 430:../firmware/CMSIS/core/core_cm4.h **** /**
 431:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:../firmware/CMSIS/core/core_cm4.h ****   @{
 435:../firmware/CMSIS/core/core_cm4.h ****  */
 436:../firmware/CMSIS/core/core_cm4.h **** 
 437:../firmware/CMSIS/core/core_cm4.h **** /**
 438:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:../firmware/CMSIS/core/core_cm4.h ****  */
 440:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 441:../firmware/CMSIS/core/core_cm4.h **** {
 442:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:../firmware/CMSIS/core/core_cm4.h **** } SCB_Type;
 464:../firmware/CMSIS/core/core_cm4.h **** 
 465:../firmware/CMSIS/core/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:../firmware/CMSIS/core/core_cm4.h **** 
 469:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:../firmware/CMSIS/core/core_cm4.h **** 
 472:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:../firmware/CMSIS/core/core_cm4.h **** 
 475:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:../firmware/CMSIS/core/core_cm4.h **** 
 478:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:../firmware/CMSIS/core/core_cm4.h **** 
 481:../firmware/CMSIS/core/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:../firmware/CMSIS/core/core_cm4.h **** 
 485:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 10


 487:../firmware/CMSIS/core/core_cm4.h **** 
 488:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:../firmware/CMSIS/core/core_cm4.h **** 
 491:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:../firmware/CMSIS/core/core_cm4.h **** 
 494:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:../firmware/CMSIS/core/core_cm4.h **** 
 497:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:../firmware/CMSIS/core/core_cm4.h **** 
 500:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:../firmware/CMSIS/core/core_cm4.h **** 
 503:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:../firmware/CMSIS/core/core_cm4.h **** 
 506:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:../firmware/CMSIS/core/core_cm4.h **** 
 509:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:../firmware/CMSIS/core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:../firmware/CMSIS/core/core_cm4.h **** 
 512:../firmware/CMSIS/core/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:../firmware/CMSIS/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:../firmware/CMSIS/core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:../firmware/CMSIS/core/core_cm4.h **** 
 516:../firmware/CMSIS/core/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:../firmware/CMSIS/core/core_cm4.h **** 
 520:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:../firmware/CMSIS/core/core_cm4.h **** 
 523:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:../firmware/CMSIS/core/core_cm4.h **** 
 526:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:../firmware/CMSIS/core/core_cm4.h **** 
 529:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:../firmware/CMSIS/core/core_cm4.h **** 
 532:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:../firmware/CMSIS/core/core_cm4.h **** 
 535:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:../firmware/CMSIS/core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:../firmware/CMSIS/core/core_cm4.h **** 
 538:../firmware/CMSIS/core/core_cm4.h **** /* SCB System Control Register Definitions */
 539:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:../firmware/CMSIS/core/core_cm4.h **** 
 542:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 11


 544:../firmware/CMSIS/core/core_cm4.h **** 
 545:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:../firmware/CMSIS/core/core_cm4.h **** 
 548:../firmware/CMSIS/core/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:../firmware/CMSIS/core/core_cm4.h **** 
 552:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:../firmware/CMSIS/core/core_cm4.h **** 
 555:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:../firmware/CMSIS/core/core_cm4.h **** 
 558:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:../firmware/CMSIS/core/core_cm4.h **** 
 561:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:../firmware/CMSIS/core/core_cm4.h **** 
 564:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:../firmware/CMSIS/core/core_cm4.h **** 
 567:../firmware/CMSIS/core/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:../firmware/CMSIS/core/core_cm4.h **** 
 571:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:../firmware/CMSIS/core/core_cm4.h **** 
 574:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:../firmware/CMSIS/core/core_cm4.h **** 
 577:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:../firmware/CMSIS/core/core_cm4.h **** 
 580:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:../firmware/CMSIS/core/core_cm4.h **** 
 583:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:../firmware/CMSIS/core/core_cm4.h **** 
 586:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:../firmware/CMSIS/core/core_cm4.h **** 
 589:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:../firmware/CMSIS/core/core_cm4.h **** 
 592:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:../firmware/CMSIS/core/core_cm4.h **** 
 595:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:../firmware/CMSIS/core/core_cm4.h **** 
 598:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 12


 601:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:../firmware/CMSIS/core/core_cm4.h **** 
 604:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:../firmware/CMSIS/core/core_cm4.h **** 
 607:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:../firmware/CMSIS/core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:../firmware/CMSIS/core/core_cm4.h **** 
 610:../firmware/CMSIS/core/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:../firmware/CMSIS/core/core_cm4.h **** 
 614:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:../firmware/CMSIS/core/core_cm4.h **** 
 617:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:../firmware/CMSIS/core/core_cm4.h **** 
 620:../firmware/CMSIS/core/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:../firmware/CMSIS/core/core_cm4.h **** 
 624:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:../firmware/CMSIS/core/core_cm4.h **** 
 627:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:../firmware/CMSIS/core/core_cm4.h **** 
 630:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:../firmware/CMSIS/core/core_cm4.h **** 
 633:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:../firmware/CMSIS/core/core_cm4.h **** 
 636:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:../firmware/CMSIS/core/core_cm4.h **** 
 639:../firmware/CMSIS/core/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:../firmware/CMSIS/core/core_cm4.h **** 
 643:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:../firmware/CMSIS/core/core_cm4.h **** 
 646:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:../firmware/CMSIS/core/core_cm4.h **** 
 649:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:../firmware/CMSIS/core/core_cm4.h **** 
 652:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:../firmware/CMSIS/core/core_cm4.h **** 
 655:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 13


 658:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:../firmware/CMSIS/core/core_cm4.h **** 
 661:../firmware/CMSIS/core/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:../firmware/CMSIS/core/core_cm4.h **** 
 665:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:../firmware/CMSIS/core/core_cm4.h **** 
 668:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:../firmware/CMSIS/core/core_cm4.h **** 
 671:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:../firmware/CMSIS/core/core_cm4.h **** 
 674:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:../firmware/CMSIS/core/core_cm4.h **** 
 677:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:../firmware/CMSIS/core/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:../firmware/CMSIS/core/core_cm4.h **** 
 680:../firmware/CMSIS/core/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:../firmware/CMSIS/core/core_cm4.h **** 
 684:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:../firmware/CMSIS/core/core_cm4.h **** 
 687:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:../firmware/CMSIS/core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:../firmware/CMSIS/core/core_cm4.h **** 
 690:../firmware/CMSIS/core/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:../firmware/CMSIS/core/core_cm4.h **** 
 694:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:../firmware/CMSIS/core/core_cm4.h **** 
 697:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:../firmware/CMSIS/core/core_cm4.h **** 
 700:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:../firmware/CMSIS/core/core_cm4.h **** 
 703:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:../firmware/CMSIS/core/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:../firmware/CMSIS/core/core_cm4.h **** 
 706:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:../firmware/CMSIS/core/core_cm4.h **** 
 708:../firmware/CMSIS/core/core_cm4.h **** 
 709:../firmware/CMSIS/core/core_cm4.h **** /**
 710:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:../firmware/CMSIS/core/core_cm4.h ****   @{
 714:../firmware/CMSIS/core/core_cm4.h ****  */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 14


 715:../firmware/CMSIS/core/core_cm4.h **** 
 716:../firmware/CMSIS/core/core_cm4.h **** /**
 717:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:../firmware/CMSIS/core/core_cm4.h ****  */
 719:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 720:../firmware/CMSIS/core/core_cm4.h **** {
 721:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:../firmware/CMSIS/core/core_cm4.h **** } SCnSCB_Type;
 725:../firmware/CMSIS/core/core_cm4.h **** 
 726:../firmware/CMSIS/core/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:../firmware/CMSIS/core/core_cm4.h **** 
 730:../firmware/CMSIS/core/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:../firmware/CMSIS/core/core_cm4.h **** 
 734:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:../firmware/CMSIS/core/core_cm4.h **** 
 737:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:../firmware/CMSIS/core/core_cm4.h **** 
 740:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:../firmware/CMSIS/core/core_cm4.h **** 
 743:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:../firmware/CMSIS/core/core_cm4.h **** 
 746:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:../firmware/CMSIS/core/core_cm4.h **** 
 748:../firmware/CMSIS/core/core_cm4.h **** 
 749:../firmware/CMSIS/core/core_cm4.h **** /**
 750:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:../firmware/CMSIS/core/core_cm4.h ****   @{
 754:../firmware/CMSIS/core/core_cm4.h ****  */
 755:../firmware/CMSIS/core/core_cm4.h **** 
 756:../firmware/CMSIS/core/core_cm4.h **** /**
 757:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:../firmware/CMSIS/core/core_cm4.h ****  */
 759:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 760:../firmware/CMSIS/core/core_cm4.h **** {
 761:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:../firmware/CMSIS/core/core_cm4.h **** } SysTick_Type;
 766:../firmware/CMSIS/core/core_cm4.h **** 
 767:../firmware/CMSIS/core/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:../firmware/CMSIS/core/core_cm4.h **** 
 771:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 15


 772:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:../firmware/CMSIS/core/core_cm4.h **** 
 774:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:../firmware/CMSIS/core/core_cm4.h **** 
 777:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:../firmware/CMSIS/core/core_cm4.h **** 
 780:../firmware/CMSIS/core/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:../firmware/CMSIS/core/core_cm4.h **** 
 784:../firmware/CMSIS/core/core_cm4.h **** /* SysTick Current Register Definitions */
 785:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:../firmware/CMSIS/core/core_cm4.h **** 
 788:../firmware/CMSIS/core/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:../firmware/CMSIS/core/core_cm4.h **** 
 792:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:../firmware/CMSIS/core/core_cm4.h **** 
 795:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:../firmware/CMSIS/core/core_cm4.h **** 
 798:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:../firmware/CMSIS/core/core_cm4.h **** 
 800:../firmware/CMSIS/core/core_cm4.h **** 
 801:../firmware/CMSIS/core/core_cm4.h **** /**
 802:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:../firmware/CMSIS/core/core_cm4.h ****   @{
 806:../firmware/CMSIS/core/core_cm4.h ****  */
 807:../firmware/CMSIS/core/core_cm4.h **** 
 808:../firmware/CMSIS/core/core_cm4.h **** /**
 809:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:../firmware/CMSIS/core/core_cm4.h ****  */
 811:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 812:../firmware/CMSIS/core/core_cm4.h **** {
 813:../firmware/CMSIS/core/core_cm4.h ****   __OM  union
 814:../firmware/CMSIS/core/core_cm4.h ****   {
 815:../firmware/CMSIS/core/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:../firmware/CMSIS/core/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:../firmware/CMSIS/core/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:../firmware/CMSIS/core/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:../firmware/CMSIS/core/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 16


 829:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:../firmware/CMSIS/core/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:../firmware/CMSIS/core/core_cm4.h **** } ITM_Type;
 846:../firmware/CMSIS/core/core_cm4.h **** 
 847:../firmware/CMSIS/core/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:../firmware/CMSIS/core/core_cm4.h **** 
 851:../firmware/CMSIS/core/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:../firmware/CMSIS/core/core_cm4.h **** 
 855:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:../firmware/CMSIS/core/core_cm4.h **** 
 858:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:../firmware/CMSIS/core/core_cm4.h **** 
 861:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:../firmware/CMSIS/core/core_cm4.h **** 
 864:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:../firmware/CMSIS/core/core_cm4.h **** 
 867:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:../firmware/CMSIS/core/core_cm4.h **** 
 870:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:../firmware/CMSIS/core/core_cm4.h **** 
 873:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:../firmware/CMSIS/core/core_cm4.h **** 
 876:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:../firmware/CMSIS/core/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:../firmware/CMSIS/core/core_cm4.h **** 
 879:../firmware/CMSIS/core/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:../firmware/CMSIS/core/core_cm4.h **** 
 883:../firmware/CMSIS/core/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 17


 886:../firmware/CMSIS/core/core_cm4.h **** 
 887:../firmware/CMSIS/core/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:../firmware/CMSIS/core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:../firmware/CMSIS/core/core_cm4.h **** 
 891:../firmware/CMSIS/core/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:../firmware/CMSIS/core/core_cm4.h **** 
 895:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:../firmware/CMSIS/core/core_cm4.h **** 
 898:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:../firmware/CMSIS/core/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:../firmware/CMSIS/core/core_cm4.h **** 
 901:../firmware/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:../firmware/CMSIS/core/core_cm4.h **** 
 903:../firmware/CMSIS/core/core_cm4.h **** 
 904:../firmware/CMSIS/core/core_cm4.h **** /**
 905:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:../firmware/CMSIS/core/core_cm4.h ****   @{
 909:../firmware/CMSIS/core/core_cm4.h ****  */
 910:../firmware/CMSIS/core/core_cm4.h **** 
 911:../firmware/CMSIS/core/core_cm4.h **** /**
 912:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:../firmware/CMSIS/core/core_cm4.h ****  */
 914:../firmware/CMSIS/core/core_cm4.h **** typedef struct
 915:../firmware/CMSIS/core/core_cm4.h **** {
 916:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:../firmware/CMSIS/core/core_cm4.h **** } DWT_Type;
 940:../firmware/CMSIS/core/core_cm4.h **** 
 941:../firmware/CMSIS/core/core_cm4.h **** /* DWT Control Register Definitions */
 942:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 18


 943:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:../firmware/CMSIS/core/core_cm4.h **** 
 945:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:../firmware/CMSIS/core/core_cm4.h **** 
 948:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:../firmware/CMSIS/core/core_cm4.h **** 
 951:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:../firmware/CMSIS/core/core_cm4.h **** 
 954:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:../firmware/CMSIS/core/core_cm4.h **** 
 957:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:../firmware/CMSIS/core/core_cm4.h **** 
 960:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:../firmware/CMSIS/core/core_cm4.h **** 
 963:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:../firmware/CMSIS/core/core_cm4.h **** 
 966:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:../firmware/CMSIS/core/core_cm4.h **** 
 969:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:../firmware/CMSIS/core/core_cm4.h **** 
 972:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:../firmware/CMSIS/core/core_cm4.h **** 
 975:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:../firmware/CMSIS/core/core_cm4.h **** 
 978:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:../firmware/CMSIS/core/core_cm4.h **** 
 981:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:../firmware/CMSIS/core/core_cm4.h **** 
 984:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:../firmware/CMSIS/core/core_cm4.h **** 
 987:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:../firmware/CMSIS/core/core_cm4.h **** 
 990:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:../firmware/CMSIS/core/core_cm4.h **** 
 993:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:../firmware/CMSIS/core/core_cm4.h **** 
 996:../firmware/CMSIS/core/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:../firmware/CMSIS/core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 19


1000:../firmware/CMSIS/core/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:../firmware/CMSIS/core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:../firmware/CMSIS/core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:../firmware/CMSIS/core/core_cm4.h **** 
1004:../firmware/CMSIS/core/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:../firmware/CMSIS/core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:../firmware/CMSIS/core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:../firmware/CMSIS/core/core_cm4.h **** 
1008:../firmware/CMSIS/core/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:../firmware/CMSIS/core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:../firmware/CMSIS/core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:../firmware/CMSIS/core/core_cm4.h **** 
1012:../firmware/CMSIS/core/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:../firmware/CMSIS/core/core_cm4.h **** 
1016:../firmware/CMSIS/core/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:../firmware/CMSIS/core/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:../firmware/CMSIS/core/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:../firmware/CMSIS/core/core_cm4.h **** 
1020:../firmware/CMSIS/core/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:../firmware/CMSIS/core/core_cm4.h **** 
1024:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:../firmware/CMSIS/core/core_cm4.h **** 
1027:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:../firmware/CMSIS/core/core_cm4.h **** 
1030:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:../firmware/CMSIS/core/core_cm4.h **** 
1033:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:../firmware/CMSIS/core/core_cm4.h **** 
1036:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:../firmware/CMSIS/core/core_cm4.h **** 
1039:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:../firmware/CMSIS/core/core_cm4.h **** 
1042:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:../firmware/CMSIS/core/core_cm4.h **** 
1045:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:../firmware/CMSIS/core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:../firmware/CMSIS/core/core_cm4.h **** 
1048:../firmware/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:../firmware/CMSIS/core/core_cm4.h **** 
1050:../firmware/CMSIS/core/core_cm4.h **** 
1051:../firmware/CMSIS/core/core_cm4.h **** /**
1052:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:../firmware/CMSIS/core/core_cm4.h ****   @{
1056:../firmware/CMSIS/core/core_cm4.h ****  */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 20


1057:../firmware/CMSIS/core/core_cm4.h **** 
1058:../firmware/CMSIS/core/core_cm4.h **** /**
1059:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:../firmware/CMSIS/core/core_cm4.h ****  */
1061:../firmware/CMSIS/core/core_cm4.h **** typedef struct
1062:../firmware/CMSIS/core/core_cm4.h **** {
1063:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:../firmware/CMSIS/core/core_cm4.h **** } TPI_Type;
1088:../firmware/CMSIS/core/core_cm4.h **** 
1089:../firmware/CMSIS/core/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:../firmware/CMSIS/core/core_cm4.h **** 
1093:../firmware/CMSIS/core/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:../firmware/CMSIS/core/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:../firmware/CMSIS/core/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:../firmware/CMSIS/core/core_cm4.h **** 
1097:../firmware/CMSIS/core/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:../firmware/CMSIS/core/core_cm4.h **** 
1101:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:../firmware/CMSIS/core/core_cm4.h **** 
1104:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:../firmware/CMSIS/core/core_cm4.h **** 
1107:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:../firmware/CMSIS/core/core_cm4.h **** 
1110:../firmware/CMSIS/core/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 21


1114:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:../firmware/CMSIS/core/core_cm4.h **** 
1117:../firmware/CMSIS/core/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:../firmware/CMSIS/core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:../firmware/CMSIS/core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:../firmware/CMSIS/core/core_cm4.h **** 
1121:../firmware/CMSIS/core/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:../firmware/CMSIS/core/core_cm4.h **** 
1125:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:../firmware/CMSIS/core/core_cm4.h **** 
1128:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:../firmware/CMSIS/core/core_cm4.h **** 
1131:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:../firmware/CMSIS/core/core_cm4.h **** 
1134:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:../firmware/CMSIS/core/core_cm4.h **** 
1137:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:../firmware/CMSIS/core/core_cm4.h **** 
1140:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:../firmware/CMSIS/core/core_cm4.h **** 
1143:../firmware/CMSIS/core/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:../firmware/CMSIS/core/core_cm4.h **** 
1147:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:../firmware/CMSIS/core/core_cm4.h **** 
1150:../firmware/CMSIS/core/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:../firmware/CMSIS/core/core_cm4.h **** 
1154:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:../firmware/CMSIS/core/core_cm4.h **** 
1157:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:../firmware/CMSIS/core/core_cm4.h **** 
1160:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:../firmware/CMSIS/core/core_cm4.h **** 
1163:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:../firmware/CMSIS/core/core_cm4.h **** 
1166:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:../firmware/CMSIS/core/core_cm4.h **** 
1169:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:../firmware/CMSIS/core/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 22


1171:../firmware/CMSIS/core/core_cm4.h **** 
1172:../firmware/CMSIS/core/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:../firmware/CMSIS/core/core_cm4.h **** 
1176:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:../firmware/CMSIS/core/core_cm4.h **** 
1179:../firmware/CMSIS/core/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:../firmware/CMSIS/core/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:../firmware/CMSIS/core/core_cm4.h **** 
1183:../firmware/CMSIS/core/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:../firmware/CMSIS/core/core_cm4.h **** 
1187:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:../firmware/CMSIS/core/core_cm4.h **** 
1190:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:../firmware/CMSIS/core/core_cm4.h **** 
1193:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:../firmware/CMSIS/core/core_cm4.h **** 
1196:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:../firmware/CMSIS/core/core_cm4.h **** 
1199:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:../firmware/CMSIS/core/core_cm4.h **** 
1202:../firmware/CMSIS/core/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:../firmware/CMSIS/core/core_cm4.h **** 
1206:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:../firmware/CMSIS/core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:../firmware/CMSIS/core/core_cm4.h **** 
1209:../firmware/CMSIS/core/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:../firmware/CMSIS/core/core_cm4.h **** 
1211:../firmware/CMSIS/core/core_cm4.h **** 
1212:../firmware/CMSIS/core/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:../firmware/CMSIS/core/core_cm4.h **** /**
1214:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:../firmware/CMSIS/core/core_cm4.h ****   @{
1218:../firmware/CMSIS/core/core_cm4.h ****  */
1219:../firmware/CMSIS/core/core_cm4.h **** 
1220:../firmware/CMSIS/core/core_cm4.h **** /**
1221:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:../firmware/CMSIS/core/core_cm4.h ****  */
1223:../firmware/CMSIS/core/core_cm4.h **** typedef struct
1224:../firmware/CMSIS/core/core_cm4.h **** {
1225:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 23


1228:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:../firmware/CMSIS/core/core_cm4.h **** } MPU_Type;
1237:../firmware/CMSIS/core/core_cm4.h **** 
1238:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:../firmware/CMSIS/core/core_cm4.h **** 
1240:../firmware/CMSIS/core/core_cm4.h **** /* MPU Type Register Definitions */
1241:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:../firmware/CMSIS/core/core_cm4.h **** 
1244:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:../firmware/CMSIS/core/core_cm4.h **** 
1247:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:../firmware/CMSIS/core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:../firmware/CMSIS/core/core_cm4.h **** 
1250:../firmware/CMSIS/core/core_cm4.h **** /* MPU Control Register Definitions */
1251:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:../firmware/CMSIS/core/core_cm4.h **** 
1254:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:../firmware/CMSIS/core/core_cm4.h **** 
1257:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:../firmware/CMSIS/core/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:../firmware/CMSIS/core/core_cm4.h **** 
1260:../firmware/CMSIS/core/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:../firmware/CMSIS/core/core_cm4.h **** 
1264:../firmware/CMSIS/core/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:../firmware/CMSIS/core/core_cm4.h **** 
1268:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:../firmware/CMSIS/core/core_cm4.h **** 
1271:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:../firmware/CMSIS/core/core_cm4.h **** 
1274:../firmware/CMSIS/core/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:../firmware/CMSIS/core/core_cm4.h **** 
1278:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:../firmware/CMSIS/core/core_cm4.h **** 
1281:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:../firmware/CMSIS/core/core_cm4.h **** 
1284:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 24


1285:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:../firmware/CMSIS/core/core_cm4.h **** 
1287:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:../firmware/CMSIS/core/core_cm4.h **** 
1290:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:../firmware/CMSIS/core/core_cm4.h **** 
1293:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:../firmware/CMSIS/core/core_cm4.h **** 
1296:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:../firmware/CMSIS/core/core_cm4.h **** 
1299:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:../firmware/CMSIS/core/core_cm4.h **** 
1302:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:../firmware/CMSIS/core/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:../firmware/CMSIS/core/core_cm4.h **** 
1305:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:../firmware/CMSIS/core/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:../firmware/CMSIS/core/core_cm4.h **** 
1308:../firmware/CMSIS/core/core_cm4.h **** 
1309:../firmware/CMSIS/core/core_cm4.h **** /**
1310:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:../firmware/CMSIS/core/core_cm4.h ****   @{
1314:../firmware/CMSIS/core/core_cm4.h ****  */
1315:../firmware/CMSIS/core/core_cm4.h **** 
1316:../firmware/CMSIS/core/core_cm4.h **** /**
1317:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:../firmware/CMSIS/core/core_cm4.h ****  */
1319:../firmware/CMSIS/core/core_cm4.h **** typedef struct
1320:../firmware/CMSIS/core/core_cm4.h **** {
1321:../firmware/CMSIS/core/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:../firmware/CMSIS/core/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:../firmware/CMSIS/core/core_cm4.h **** } FPU_Type;
1328:../firmware/CMSIS/core/core_cm4.h **** 
1329:../firmware/CMSIS/core/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:../firmware/CMSIS/core/core_cm4.h **** 
1333:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:../firmware/CMSIS/core/core_cm4.h **** 
1336:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:../firmware/CMSIS/core/core_cm4.h **** 
1339:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 25


1342:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:../firmware/CMSIS/core/core_cm4.h **** 
1345:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:../firmware/CMSIS/core/core_cm4.h **** 
1348:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:../firmware/CMSIS/core/core_cm4.h **** 
1351:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:../firmware/CMSIS/core/core_cm4.h **** 
1354:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:../firmware/CMSIS/core/core_cm4.h **** 
1357:../firmware/CMSIS/core/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:../firmware/CMSIS/core/core_cm4.h **** 
1361:../firmware/CMSIS/core/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:../firmware/CMSIS/core/core_cm4.h **** 
1365:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:../firmware/CMSIS/core/core_cm4.h **** 
1368:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:../firmware/CMSIS/core/core_cm4.h **** 
1371:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:../firmware/CMSIS/core/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:../firmware/CMSIS/core/core_cm4.h **** 
1374:../firmware/CMSIS/core/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:../firmware/CMSIS/core/core_cm4.h **** 
1378:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:../firmware/CMSIS/core/core_cm4.h **** 
1381:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:../firmware/CMSIS/core/core_cm4.h **** 
1384:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:../firmware/CMSIS/core/core_cm4.h **** 
1387:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:../firmware/CMSIS/core/core_cm4.h **** 
1390:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:../firmware/CMSIS/core/core_cm4.h **** 
1393:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:../firmware/CMSIS/core/core_cm4.h **** 
1396:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:../firmware/CMSIS/core/core_cm4.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 26


1399:../firmware/CMSIS/core/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:../firmware/CMSIS/core/core_cm4.h **** 
1403:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:../firmware/CMSIS/core/core_cm4.h **** 
1406:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:../firmware/CMSIS/core/core_cm4.h **** 
1409:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:../firmware/CMSIS/core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:../firmware/CMSIS/core/core_cm4.h **** 
1412:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:../firmware/CMSIS/core/core_cm4.h **** 
1414:../firmware/CMSIS/core/core_cm4.h **** 
1415:../firmware/CMSIS/core/core_cm4.h **** /**
1416:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:../firmware/CMSIS/core/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:../firmware/CMSIS/core/core_cm4.h ****   @{
1420:../firmware/CMSIS/core/core_cm4.h ****  */
1421:../firmware/CMSIS/core/core_cm4.h **** 
1422:../firmware/CMSIS/core/core_cm4.h **** /**
1423:../firmware/CMSIS/core/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:../firmware/CMSIS/core/core_cm4.h ****  */
1425:../firmware/CMSIS/core/core_cm4.h **** typedef struct
1426:../firmware/CMSIS/core/core_cm4.h **** {
1427:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:../firmware/CMSIS/core/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:../firmware/CMSIS/core/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:../firmware/CMSIS/core/core_cm4.h **** } CoreDebug_Type;
1432:../firmware/CMSIS/core/core_cm4.h **** 
1433:../firmware/CMSIS/core/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:../firmware/CMSIS/core/core_cm4.h **** 
1437:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:../firmware/CMSIS/core/core_cm4.h **** 
1440:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:../firmware/CMSIS/core/core_cm4.h **** 
1443:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:../firmware/CMSIS/core/core_cm4.h **** 
1446:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:../firmware/CMSIS/core/core_cm4.h **** 
1449:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:../firmware/CMSIS/core/core_cm4.h **** 
1452:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:../firmware/CMSIS/core/core_cm4.h **** 
1455:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 27


1456:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:../firmware/CMSIS/core/core_cm4.h **** 
1458:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:../firmware/CMSIS/core/core_cm4.h **** 
1461:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:../firmware/CMSIS/core/core_cm4.h **** 
1464:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:../firmware/CMSIS/core/core_cm4.h **** 
1467:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:../firmware/CMSIS/core/core_cm4.h **** 
1470:../firmware/CMSIS/core/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:../firmware/CMSIS/core/core_cm4.h **** 
1474:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:../firmware/CMSIS/core/core_cm4.h **** 
1477:../firmware/CMSIS/core/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:../firmware/CMSIS/core/core_cm4.h **** 
1481:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:../firmware/CMSIS/core/core_cm4.h **** 
1484:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:../firmware/CMSIS/core/core_cm4.h **** 
1487:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:../firmware/CMSIS/core/core_cm4.h **** 
1490:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:../firmware/CMSIS/core/core_cm4.h **** 
1493:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:../firmware/CMSIS/core/core_cm4.h **** 
1496:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:../firmware/CMSIS/core/core_cm4.h **** 
1499:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:../firmware/CMSIS/core/core_cm4.h **** 
1502:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:../firmware/CMSIS/core/core_cm4.h **** 
1505:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:../firmware/CMSIS/core/core_cm4.h **** 
1508:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:../firmware/CMSIS/core/core_cm4.h **** 
1511:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 28


1513:../firmware/CMSIS/core/core_cm4.h **** 
1514:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:../firmware/CMSIS/core/core_cm4.h **** 
1517:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:../firmware/CMSIS/core/core_cm4.h **** 
1519:../firmware/CMSIS/core/core_cm4.h **** 
1520:../firmware/CMSIS/core/core_cm4.h **** /**
1521:../firmware/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:../firmware/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:../firmware/CMSIS/core/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:../firmware/CMSIS/core/core_cm4.h ****   @{
1525:../firmware/CMSIS/core/core_cm4.h ****  */
1526:../firmware/CMSIS/core/core_cm4.h **** 
1527:../firmware/CMSIS/core/core_cm4.h **** /**
1528:../firmware/CMSIS/core/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:../firmware/CMSIS/core/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:../firmware/CMSIS/core/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:../firmware/CMSIS/core/core_cm4.h ****   \return           Masked and shifted value.
1532:../firmware/CMSIS/core/core_cm4.h **** */
1533:../firmware/CMSIS/core/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:../firmware/CMSIS/core/core_cm4.h **** 
1535:../firmware/CMSIS/core/core_cm4.h **** /**
1536:../firmware/CMSIS/core/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:../firmware/CMSIS/core/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:../firmware/CMSIS/core/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:../firmware/CMSIS/core/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:../firmware/CMSIS/core/core_cm4.h **** */
1541:../firmware/CMSIS/core/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:../firmware/CMSIS/core/core_cm4.h **** 
1543:../firmware/CMSIS/core/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:../firmware/CMSIS/core/core_cm4.h **** 
1545:../firmware/CMSIS/core/core_cm4.h **** 
1546:../firmware/CMSIS/core/core_cm4.h **** /**
1547:../firmware/CMSIS/core/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:../firmware/CMSIS/core/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:../firmware/CMSIS/core/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:../firmware/CMSIS/core/core_cm4.h ****   @{
1551:../firmware/CMSIS/core/core_cm4.h ****  */
1552:../firmware/CMSIS/core/core_cm4.h **** 
1553:../firmware/CMSIS/core/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:../firmware/CMSIS/core/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:../firmware/CMSIS/core/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:../firmware/CMSIS/core/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:../firmware/CMSIS/core/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:../firmware/CMSIS/core/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:../firmware/CMSIS/core/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:../firmware/CMSIS/core/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:../firmware/CMSIS/core/core_cm4.h **** 
1563:../firmware/CMSIS/core/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:../firmware/CMSIS/core/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:../firmware/CMSIS/core/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:../firmware/CMSIS/core/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:../firmware/CMSIS/core/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:../firmware/CMSIS/core/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:../firmware/CMSIS/core/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 29


1570:../firmware/CMSIS/core/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:../firmware/CMSIS/core/core_cm4.h **** 
1572:../firmware/CMSIS/core/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:../firmware/CMSIS/core/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:../firmware/CMSIS/core/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:../firmware/CMSIS/core/core_cm4.h **** #endif
1576:../firmware/CMSIS/core/core_cm4.h **** 
1577:../firmware/CMSIS/core/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:../firmware/CMSIS/core/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:../firmware/CMSIS/core/core_cm4.h **** 
1580:../firmware/CMSIS/core/core_cm4.h **** /*@} */
1581:../firmware/CMSIS/core/core_cm4.h **** 
1582:../firmware/CMSIS/core/core_cm4.h **** 
1583:../firmware/CMSIS/core/core_cm4.h **** 
1584:../firmware/CMSIS/core/core_cm4.h **** /*******************************************************************************
1585:../firmware/CMSIS/core/core_cm4.h ****  *                Hardware Abstraction Layer
1586:../firmware/CMSIS/core/core_cm4.h ****   Core Function Interface contains:
1587:../firmware/CMSIS/core/core_cm4.h ****   - Core NVIC Functions
1588:../firmware/CMSIS/core/core_cm4.h ****   - Core SysTick Functions
1589:../firmware/CMSIS/core/core_cm4.h ****   - Core Debug Functions
1590:../firmware/CMSIS/core/core_cm4.h ****   - Core Register Access Functions
1591:../firmware/CMSIS/core/core_cm4.h ****  ******************************************************************************/
1592:../firmware/CMSIS/core/core_cm4.h **** /**
1593:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:../firmware/CMSIS/core/core_cm4.h **** */
1595:../firmware/CMSIS/core/core_cm4.h **** 
1596:../firmware/CMSIS/core/core_cm4.h **** 
1597:../firmware/CMSIS/core/core_cm4.h **** 
1598:../firmware/CMSIS/core/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:../firmware/CMSIS/core/core_cm4.h **** /**
1600:../firmware/CMSIS/core/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:../firmware/CMSIS/core/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:../firmware/CMSIS/core/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:../firmware/CMSIS/core/core_cm4.h ****   @{
1604:../firmware/CMSIS/core/core_cm4.h ****  */
1605:../firmware/CMSIS/core/core_cm4.h **** 
1606:../firmware/CMSIS/core/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:../firmware/CMSIS/core/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:../firmware/CMSIS/core/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:../firmware/CMSIS/core/core_cm4.h ****   #endif
1610:../firmware/CMSIS/core/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:../firmware/CMSIS/core/core_cm4.h **** #else
1612:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:../firmware/CMSIS/core/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:../firmware/CMSIS/core/core_cm4.h **** 
1626:../firmware/CMSIS/core/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 30


1627:../firmware/CMSIS/core/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:../firmware/CMSIS/core/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:../firmware/CMSIS/core/core_cm4.h ****   #endif
1630:../firmware/CMSIS/core/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:../firmware/CMSIS/core/core_cm4.h **** #else
1632:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:../firmware/CMSIS/core/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:../firmware/CMSIS/core/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:../firmware/CMSIS/core/core_cm4.h **** 
1636:../firmware/CMSIS/core/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:../firmware/CMSIS/core/core_cm4.h **** 
1638:../firmware/CMSIS/core/core_cm4.h **** 
1639:../firmware/CMSIS/core/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:../firmware/CMSIS/core/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:../firmware/CMSIS/core/core_cm4.h **** 
1647:../firmware/CMSIS/core/core_cm4.h **** 
1648:../firmware/CMSIS/core/core_cm4.h **** /**
1649:../firmware/CMSIS/core/core_cm4.h ****   \brief   Set Priority Grouping
1650:../firmware/CMSIS/core/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:../firmware/CMSIS/core/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:../firmware/CMSIS/core/core_cm4.h ****            Only values from 0..7 are used.
1653:../firmware/CMSIS/core/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:../firmware/CMSIS/core/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:../firmware/CMSIS/core/core_cm4.h ****  */
1657:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:../firmware/CMSIS/core/core_cm4.h **** {
1659:../firmware/CMSIS/core/core_cm4.h ****   uint32_t reg_value;
1660:../firmware/CMSIS/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:../firmware/CMSIS/core/core_cm4.h **** 
1662:../firmware/CMSIS/core/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:../firmware/CMSIS/core/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:../firmware/CMSIS/core/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:../firmware/CMSIS/core/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:../firmware/CMSIS/core/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:../firmware/CMSIS/core/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:../firmware/CMSIS/core/core_cm4.h **** }
1669:../firmware/CMSIS/core/core_cm4.h **** 
1670:../firmware/CMSIS/core/core_cm4.h **** 
1671:../firmware/CMSIS/core/core_cm4.h **** /**
1672:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Priority Grouping
1673:../firmware/CMSIS/core/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:../firmware/CMSIS/core/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:../firmware/CMSIS/core/core_cm4.h ****  */
1676:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:../firmware/CMSIS/core/core_cm4.h **** {
1678:../firmware/CMSIS/core/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:../firmware/CMSIS/core/core_cm4.h **** }
1680:../firmware/CMSIS/core/core_cm4.h **** 
1681:../firmware/CMSIS/core/core_cm4.h **** 
1682:../firmware/CMSIS/core/core_cm4.h **** /**
1683:../firmware/CMSIS/core/core_cm4.h ****   \brief   Enable Interrupt
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 31


1684:../firmware/CMSIS/core/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1687:../firmware/CMSIS/core/core_cm4.h ****  */
1688:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:../firmware/CMSIS/core/core_cm4.h **** {
1690:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:../firmware/CMSIS/core/core_cm4.h ****   {
1692:../firmware/CMSIS/core/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:../firmware/CMSIS/core/core_cm4.h ****   }
1694:../firmware/CMSIS/core/core_cm4.h **** }
1695:../firmware/CMSIS/core/core_cm4.h **** 
1696:../firmware/CMSIS/core/core_cm4.h **** 
1697:../firmware/CMSIS/core/core_cm4.h **** /**
1698:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:../firmware/CMSIS/core/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:../firmware/CMSIS/core/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:../firmware/CMSIS/core/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1704:../firmware/CMSIS/core/core_cm4.h ****  */
1705:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:../firmware/CMSIS/core/core_cm4.h **** {
1707:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:../firmware/CMSIS/core/core_cm4.h ****   {
1709:../firmware/CMSIS/core/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:../firmware/CMSIS/core/core_cm4.h ****   }
1711:../firmware/CMSIS/core/core_cm4.h ****   else
1712:../firmware/CMSIS/core/core_cm4.h ****   {
1713:../firmware/CMSIS/core/core_cm4.h ****     return(0U);
1714:../firmware/CMSIS/core/core_cm4.h ****   }
1715:../firmware/CMSIS/core/core_cm4.h **** }
1716:../firmware/CMSIS/core/core_cm4.h **** 
1717:../firmware/CMSIS/core/core_cm4.h **** 
1718:../firmware/CMSIS/core/core_cm4.h **** /**
1719:../firmware/CMSIS/core/core_cm4.h ****   \brief   Disable Interrupt
1720:../firmware/CMSIS/core/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1723:../firmware/CMSIS/core/core_cm4.h ****  */
1724:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:../firmware/CMSIS/core/core_cm4.h **** {
1726:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:../firmware/CMSIS/core/core_cm4.h ****   {
1728:../firmware/CMSIS/core/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:../firmware/CMSIS/core/core_cm4.h ****     __DSB();
1730:../firmware/CMSIS/core/core_cm4.h ****     __ISB();
1731:../firmware/CMSIS/core/core_cm4.h ****   }
1732:../firmware/CMSIS/core/core_cm4.h **** }
1733:../firmware/CMSIS/core/core_cm4.h **** 
1734:../firmware/CMSIS/core/core_cm4.h **** 
1735:../firmware/CMSIS/core/core_cm4.h **** /**
1736:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Pending Interrupt
1737:../firmware/CMSIS/core/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:../firmware/CMSIS/core/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:../firmware/CMSIS/core/core_cm4.h ****   \return             1  Interrupt status is pending.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 32


1741:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1742:../firmware/CMSIS/core/core_cm4.h ****  */
1743:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:../firmware/CMSIS/core/core_cm4.h **** {
1745:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:../firmware/CMSIS/core/core_cm4.h ****   {
1747:../firmware/CMSIS/core/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:../firmware/CMSIS/core/core_cm4.h ****   }
1749:../firmware/CMSIS/core/core_cm4.h ****   else
1750:../firmware/CMSIS/core/core_cm4.h ****   {
1751:../firmware/CMSIS/core/core_cm4.h ****     return(0U);
1752:../firmware/CMSIS/core/core_cm4.h ****   }
1753:../firmware/CMSIS/core/core_cm4.h **** }
1754:../firmware/CMSIS/core/core_cm4.h **** 
1755:../firmware/CMSIS/core/core_cm4.h **** 
1756:../firmware/CMSIS/core/core_cm4.h **** /**
1757:../firmware/CMSIS/core/core_cm4.h ****   \brief   Set Pending Interrupt
1758:../firmware/CMSIS/core/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1761:../firmware/CMSIS/core/core_cm4.h ****  */
1762:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:../firmware/CMSIS/core/core_cm4.h **** {
1764:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:../firmware/CMSIS/core/core_cm4.h ****   {
1766:../firmware/CMSIS/core/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:../firmware/CMSIS/core/core_cm4.h ****   }
1768:../firmware/CMSIS/core/core_cm4.h **** }
1769:../firmware/CMSIS/core/core_cm4.h **** 
1770:../firmware/CMSIS/core/core_cm4.h **** 
1771:../firmware/CMSIS/core/core_cm4.h **** /**
1772:../firmware/CMSIS/core/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:../firmware/CMSIS/core/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1776:../firmware/CMSIS/core/core_cm4.h ****  */
1777:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:../firmware/CMSIS/core/core_cm4.h **** {
1779:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:../firmware/CMSIS/core/core_cm4.h ****   {
1781:../firmware/CMSIS/core/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:../firmware/CMSIS/core/core_cm4.h ****   }
1783:../firmware/CMSIS/core/core_cm4.h **** }
1784:../firmware/CMSIS/core/core_cm4.h **** 
1785:../firmware/CMSIS/core/core_cm4.h **** 
1786:../firmware/CMSIS/core/core_cm4.h **** /**
1787:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Active Interrupt
1788:../firmware/CMSIS/core/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:../firmware/CMSIS/core/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:../firmware/CMSIS/core/core_cm4.h ****   \return             1  Interrupt status is active.
1792:../firmware/CMSIS/core/core_cm4.h ****   \note    IRQn must not be negative.
1793:../firmware/CMSIS/core/core_cm4.h ****  */
1794:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:../firmware/CMSIS/core/core_cm4.h **** {
1796:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:../firmware/CMSIS/core/core_cm4.h ****   {
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 33


1798:../firmware/CMSIS/core/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:../firmware/CMSIS/core/core_cm4.h ****   }
1800:../firmware/CMSIS/core/core_cm4.h ****   else
1801:../firmware/CMSIS/core/core_cm4.h ****   {
1802:../firmware/CMSIS/core/core_cm4.h ****     return(0U);
1803:../firmware/CMSIS/core/core_cm4.h ****   }
1804:../firmware/CMSIS/core/core_cm4.h **** }
1805:../firmware/CMSIS/core/core_cm4.h **** 
1806:../firmware/CMSIS/core/core_cm4.h **** 
1807:../firmware/CMSIS/core/core_cm4.h **** /**
1808:../firmware/CMSIS/core/core_cm4.h ****   \brief   Set Interrupt Priority
1809:../firmware/CMSIS/core/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:../firmware/CMSIS/core/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:../firmware/CMSIS/core/core_cm4.h ****            or negative to specify a processor exception.
1812:../firmware/CMSIS/core/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:../firmware/CMSIS/core/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:../firmware/CMSIS/core/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:../firmware/CMSIS/core/core_cm4.h ****  */
1816:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:../firmware/CMSIS/core/core_cm4.h **** {
1818:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:../firmware/CMSIS/core/core_cm4.h ****   {
1820:../firmware/CMSIS/core/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:../firmware/CMSIS/core/core_cm4.h ****   }
1822:../firmware/CMSIS/core/core_cm4.h ****   else
1823:../firmware/CMSIS/core/core_cm4.h ****   {
1824:../firmware/CMSIS/core/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:../firmware/CMSIS/core/core_cm4.h ****   }
1826:../firmware/CMSIS/core/core_cm4.h **** }
1827:../firmware/CMSIS/core/core_cm4.h **** 
1828:../firmware/CMSIS/core/core_cm4.h **** 
1829:../firmware/CMSIS/core/core_cm4.h **** /**
1830:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Interrupt Priority
1831:../firmware/CMSIS/core/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:../firmware/CMSIS/core/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:../firmware/CMSIS/core/core_cm4.h ****            or negative to specify a processor exception.
1834:../firmware/CMSIS/core/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:../firmware/CMSIS/core/core_cm4.h ****   \return             Interrupt Priority.
1836:../firmware/CMSIS/core/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:../firmware/CMSIS/core/core_cm4.h ****  */
1838:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:../firmware/CMSIS/core/core_cm4.h **** {
1840:../firmware/CMSIS/core/core_cm4.h **** 
1841:../firmware/CMSIS/core/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:../firmware/CMSIS/core/core_cm4.h ****   {
1843:../firmware/CMSIS/core/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:../firmware/CMSIS/core/core_cm4.h ****   }
1845:../firmware/CMSIS/core/core_cm4.h ****   else
1846:../firmware/CMSIS/core/core_cm4.h ****   {
1847:../firmware/CMSIS/core/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:../firmware/CMSIS/core/core_cm4.h ****   }
1849:../firmware/CMSIS/core/core_cm4.h **** }
1850:../firmware/CMSIS/core/core_cm4.h **** 
1851:../firmware/CMSIS/core/core_cm4.h **** 
1852:../firmware/CMSIS/core/core_cm4.h **** /**
1853:../firmware/CMSIS/core/core_cm4.h ****   \brief   Encode Priority
1854:../firmware/CMSIS/core/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 34


1855:../firmware/CMSIS/core/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:../firmware/CMSIS/core/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:../firmware/CMSIS/core/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:../firmware/CMSIS/core/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:../firmware/CMSIS/core/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:../firmware/CMSIS/core/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:../firmware/CMSIS/core/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:../firmware/CMSIS/core/core_cm4.h ****  */
1863:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:../firmware/CMSIS/core/core_cm4.h **** {
1865:../firmware/CMSIS/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:../firmware/CMSIS/core/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:../firmware/CMSIS/core/core_cm4.h ****   uint32_t SubPriorityBits;
1868:../firmware/CMSIS/core/core_cm4.h **** 
1869:../firmware/CMSIS/core/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:../firmware/CMSIS/core/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:../firmware/CMSIS/core/core_cm4.h **** 
1872:../firmware/CMSIS/core/core_cm4.h ****   return (
1873:../firmware/CMSIS/core/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:../firmware/CMSIS/core/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:../firmware/CMSIS/core/core_cm4.h ****          );
1876:../firmware/CMSIS/core/core_cm4.h **** }
1877:../firmware/CMSIS/core/core_cm4.h **** 
1878:../firmware/CMSIS/core/core_cm4.h **** 
1879:../firmware/CMSIS/core/core_cm4.h **** /**
1880:../firmware/CMSIS/core/core_cm4.h ****   \brief   Decode Priority
1881:../firmware/CMSIS/core/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:../firmware/CMSIS/core/core_cm4.h ****            preemptive priority value and subpriority value.
1883:../firmware/CMSIS/core/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:../firmware/CMSIS/core/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:../firmware/CMSIS/core/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:../firmware/CMSIS/core/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:../firmware/CMSIS/core/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:../firmware/CMSIS/core/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:../firmware/CMSIS/core/core_cm4.h ****  */
1890:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:../firmware/CMSIS/core/core_cm4.h **** {
1892:../firmware/CMSIS/core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:../firmware/CMSIS/core/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:../firmware/CMSIS/core/core_cm4.h ****   uint32_t SubPriorityBits;
1895:../firmware/CMSIS/core/core_cm4.h **** 
1896:../firmware/CMSIS/core/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:../firmware/CMSIS/core/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:../firmware/CMSIS/core/core_cm4.h **** 
1899:../firmware/CMSIS/core/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:../firmware/CMSIS/core/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:../firmware/CMSIS/core/core_cm4.h **** }
1902:../firmware/CMSIS/core/core_cm4.h **** 
1903:../firmware/CMSIS/core/core_cm4.h **** 
1904:../firmware/CMSIS/core/core_cm4.h **** /**
1905:../firmware/CMSIS/core/core_cm4.h ****   \brief   Set Interrupt Vector
1906:../firmware/CMSIS/core/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:../firmware/CMSIS/core/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:../firmware/CMSIS/core/core_cm4.h ****            or negative to specify a processor exception.
1909:../firmware/CMSIS/core/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:../firmware/CMSIS/core/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:../firmware/CMSIS/core/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 35


1912:../firmware/CMSIS/core/core_cm4.h ****  */
1913:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:../firmware/CMSIS/core/core_cm4.h **** {
1915:../firmware/CMSIS/core/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:../firmware/CMSIS/core/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:../firmware/CMSIS/core/core_cm4.h **** }
1918:../firmware/CMSIS/core/core_cm4.h **** 
1919:../firmware/CMSIS/core/core_cm4.h **** 
1920:../firmware/CMSIS/core/core_cm4.h **** /**
1921:../firmware/CMSIS/core/core_cm4.h ****   \brief   Get Interrupt Vector
1922:../firmware/CMSIS/core/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:../firmware/CMSIS/core/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:../firmware/CMSIS/core/core_cm4.h ****            or negative to specify a processor exception.
1925:../firmware/CMSIS/core/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:../firmware/CMSIS/core/core_cm4.h ****   \return                 Address of interrupt handler function
1927:../firmware/CMSIS/core/core_cm4.h ****  */
1928:../firmware/CMSIS/core/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:../firmware/CMSIS/core/core_cm4.h **** {
1930:../firmware/CMSIS/core/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:../firmware/CMSIS/core/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:../firmware/CMSIS/core/core_cm4.h **** }
1933:../firmware/CMSIS/core/core_cm4.h **** 
1934:../firmware/CMSIS/core/core_cm4.h **** 
1935:../firmware/CMSIS/core/core_cm4.h **** /**
1936:../firmware/CMSIS/core/core_cm4.h ****   \brief   System Reset
1937:../firmware/CMSIS/core/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:../firmware/CMSIS/core/core_cm4.h ****  */
1939:../firmware/CMSIS/core/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:../firmware/CMSIS/core/core_cm4.h **** {
  29              		.loc 2 1940 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
  41              	.LBB8:
  42              	.LBB9:
  43              		.file 3 "../firmware/CMSIS/core/cmsis_gcc.h"
   1:../firmware/CMSIS/core/cmsis_gcc.h **** /**************************************************************************//**
   2:../firmware/CMSIS/core/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../firmware/CMSIS/core/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../firmware/CMSIS/core/cmsis_gcc.h ****  * @version  V5.0.4
   5:../firmware/CMSIS/core/cmsis_gcc.h ****  * @date     09. April 2018
   6:../firmware/CMSIS/core/cmsis_gcc.h ****  ******************************************************************************/
   7:../firmware/CMSIS/core/cmsis_gcc.h **** /*
   8:../firmware/CMSIS/core/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../firmware/CMSIS/core/cmsis_gcc.h ****  *
  10:../firmware/CMSIS/core/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../firmware/CMSIS/core/cmsis_gcc.h ****  *
  12:../firmware/CMSIS/core/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../firmware/CMSIS/core/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 36


  14:../firmware/CMSIS/core/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../firmware/CMSIS/core/cmsis_gcc.h ****  *
  16:../firmware/CMSIS/core/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../firmware/CMSIS/core/cmsis_gcc.h ****  *
  18:../firmware/CMSIS/core/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../firmware/CMSIS/core/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../firmware/CMSIS/core/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../firmware/CMSIS/core/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../firmware/CMSIS/core/cmsis_gcc.h ****  * limitations under the License.
  23:../firmware/CMSIS/core/cmsis_gcc.h ****  */
  24:../firmware/CMSIS/core/cmsis_gcc.h **** 
  25:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../firmware/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../firmware/CMSIS/core/cmsis_gcc.h **** 
  28:../firmware/CMSIS/core/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../firmware/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../firmware/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../firmware/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../firmware/CMSIS/core/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../firmware/CMSIS/core/cmsis_gcc.h **** 
  34:../firmware/CMSIS/core/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef __has_builtin
  36:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  38:../firmware/CMSIS/core/cmsis_gcc.h **** 
  39:../firmware/CMSIS/core/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __ASM
  41:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  43:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __INLINE
  44:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  46:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  49:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../firmware/CMSIS/core/cmsis_gcc.h **** #endif                                           
  52:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  55:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __USED
  56:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  58:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __WEAK
  59:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  61:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __PACKED
  62:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  64:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  67:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  70:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 37


  71:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../firmware/CMSIS/core/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  78:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../firmware/CMSIS/core/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  86:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../firmware/CMSIS/core/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
  94:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../firmware/CMSIS/core/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 102:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../firmware/CMSIS/core/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../firmware/CMSIS/core/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 110:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 113:../firmware/CMSIS/core/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../firmware/CMSIS/core/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 116:../firmware/CMSIS/core/cmsis_gcc.h **** 
 117:../firmware/CMSIS/core/cmsis_gcc.h **** 
 118:../firmware/CMSIS/core/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../firmware/CMSIS/core/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../firmware/CMSIS/core/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../firmware/CMSIS/core/cmsis_gcc.h ****   @{
 122:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 123:../firmware/CMSIS/core/cmsis_gcc.h **** 
 124:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 125:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../firmware/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 38


 128:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 129:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../firmware/CMSIS/core/cmsis_gcc.h **** {
 131:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../firmware/CMSIS/core/cmsis_gcc.h **** }
 133:../firmware/CMSIS/core/cmsis_gcc.h **** 
 134:../firmware/CMSIS/core/cmsis_gcc.h **** 
 135:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 136:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:../firmware/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 140:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:../firmware/CMSIS/core/cmsis_gcc.h **** {
 142:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:../firmware/CMSIS/core/cmsis_gcc.h **** }
 144:../firmware/CMSIS/core/cmsis_gcc.h **** 
 145:../firmware/CMSIS/core/cmsis_gcc.h **** 
 146:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 147:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Control Register
 148:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               Control Register value
 150:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 151:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:../firmware/CMSIS/core/cmsis_gcc.h **** {
 153:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 154:../firmware/CMSIS/core/cmsis_gcc.h **** 
 155:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 157:../firmware/CMSIS/core/cmsis_gcc.h **** }
 158:../firmware/CMSIS/core/cmsis_gcc.h **** 
 159:../firmware/CMSIS/core/cmsis_gcc.h **** 
 160:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 162:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 166:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:../firmware/CMSIS/core/cmsis_gcc.h **** {
 168:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 169:../firmware/CMSIS/core/cmsis_gcc.h **** 
 170:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 172:../firmware/CMSIS/core/cmsis_gcc.h **** }
 173:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 174:../firmware/CMSIS/core/cmsis_gcc.h **** 
 175:../firmware/CMSIS/core/cmsis_gcc.h **** 
 176:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 177:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Control Register
 178:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 181:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:../firmware/CMSIS/core/cmsis_gcc.h **** {
 183:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:../firmware/CMSIS/core/cmsis_gcc.h **** }
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 39


 185:../firmware/CMSIS/core/cmsis_gcc.h **** 
 186:../firmware/CMSIS/core/cmsis_gcc.h **** 
 187:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 189:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 193:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:../firmware/CMSIS/core/cmsis_gcc.h **** {
 195:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:../firmware/CMSIS/core/cmsis_gcc.h **** }
 197:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 198:../firmware/CMSIS/core/cmsis_gcc.h **** 
 199:../firmware/CMSIS/core/cmsis_gcc.h **** 
 200:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 201:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               IPSR Register value
 204:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 205:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:../firmware/CMSIS/core/cmsis_gcc.h **** {
 207:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 208:../firmware/CMSIS/core/cmsis_gcc.h **** 
 209:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 211:../firmware/CMSIS/core/cmsis_gcc.h **** }
 212:../firmware/CMSIS/core/cmsis_gcc.h **** 
 213:../firmware/CMSIS/core/cmsis_gcc.h **** 
 214:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 215:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get APSR Register
 216:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               APSR Register value
 218:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 219:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:../firmware/CMSIS/core/cmsis_gcc.h **** {
 221:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 222:../firmware/CMSIS/core/cmsis_gcc.h **** 
 223:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 225:../firmware/CMSIS/core/cmsis_gcc.h **** }
 226:../firmware/CMSIS/core/cmsis_gcc.h **** 
 227:../firmware/CMSIS/core/cmsis_gcc.h **** 
 228:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 229:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               xPSR Register value
 232:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 233:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:../firmware/CMSIS/core/cmsis_gcc.h **** {
 235:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 236:../firmware/CMSIS/core/cmsis_gcc.h **** 
 237:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 239:../firmware/CMSIS/core/cmsis_gcc.h **** }
 240:../firmware/CMSIS/core/cmsis_gcc.h **** 
 241:../firmware/CMSIS/core/cmsis_gcc.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 40


 242:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 243:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               PSP Register value
 246:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 247:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:../firmware/CMSIS/core/cmsis_gcc.h **** {
 249:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 250:../firmware/CMSIS/core/cmsis_gcc.h **** 
 251:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 253:../firmware/CMSIS/core/cmsis_gcc.h **** }
 254:../firmware/CMSIS/core/cmsis_gcc.h **** 
 255:../firmware/CMSIS/core/cmsis_gcc.h **** 
 256:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 258:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               PSP Register value
 261:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 262:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:../firmware/CMSIS/core/cmsis_gcc.h **** {
 264:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 265:../firmware/CMSIS/core/cmsis_gcc.h **** 
 266:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 268:../firmware/CMSIS/core/cmsis_gcc.h **** }
 269:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 270:../firmware/CMSIS/core/cmsis_gcc.h **** 
 271:../firmware/CMSIS/core/cmsis_gcc.h **** 
 272:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 273:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 277:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:../firmware/CMSIS/core/cmsis_gcc.h **** {
 279:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:../firmware/CMSIS/core/cmsis_gcc.h **** }
 281:../firmware/CMSIS/core/cmsis_gcc.h **** 
 282:../firmware/CMSIS/core/cmsis_gcc.h **** 
 283:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 285:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 289:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:../firmware/CMSIS/core/cmsis_gcc.h **** {
 291:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:../firmware/CMSIS/core/cmsis_gcc.h **** }
 293:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 294:../firmware/CMSIS/core/cmsis_gcc.h **** 
 295:../firmware/CMSIS/core/cmsis_gcc.h **** 
 296:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 297:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 41


 299:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               MSP Register value
 300:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 301:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:../firmware/CMSIS/core/cmsis_gcc.h **** {
 303:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 304:../firmware/CMSIS/core/cmsis_gcc.h **** 
 305:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 307:../firmware/CMSIS/core/cmsis_gcc.h **** }
 308:../firmware/CMSIS/core/cmsis_gcc.h **** 
 309:../firmware/CMSIS/core/cmsis_gcc.h **** 
 310:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 312:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               MSP Register value
 315:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 316:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:../firmware/CMSIS/core/cmsis_gcc.h **** {
 318:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 319:../firmware/CMSIS/core/cmsis_gcc.h **** 
 320:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 322:../firmware/CMSIS/core/cmsis_gcc.h **** }
 323:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 324:../firmware/CMSIS/core/cmsis_gcc.h **** 
 325:../firmware/CMSIS/core/cmsis_gcc.h **** 
 326:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 327:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 331:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:../firmware/CMSIS/core/cmsis_gcc.h **** {
 333:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:../firmware/CMSIS/core/cmsis_gcc.h **** }
 335:../firmware/CMSIS/core/cmsis_gcc.h **** 
 336:../firmware/CMSIS/core/cmsis_gcc.h **** 
 337:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 339:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 343:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:../firmware/CMSIS/core/cmsis_gcc.h **** {
 345:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:../firmware/CMSIS/core/cmsis_gcc.h **** }
 347:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 348:../firmware/CMSIS/core/cmsis_gcc.h **** 
 349:../firmware/CMSIS/core/cmsis_gcc.h **** 
 350:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 352:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               SP Register value
 355:../firmware/CMSIS/core/cmsis_gcc.h ****  */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 42


 356:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:../firmware/CMSIS/core/cmsis_gcc.h **** {
 358:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 359:../firmware/CMSIS/core/cmsis_gcc.h **** 
 360:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 362:../firmware/CMSIS/core/cmsis_gcc.h **** }
 363:../firmware/CMSIS/core/cmsis_gcc.h **** 
 364:../firmware/CMSIS/core/cmsis_gcc.h **** 
 365:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 366:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 370:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:../firmware/CMSIS/core/cmsis_gcc.h **** {
 372:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:../firmware/CMSIS/core/cmsis_gcc.h **** }
 374:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 375:../firmware/CMSIS/core/cmsis_gcc.h **** 
 376:../firmware/CMSIS/core/cmsis_gcc.h **** 
 377:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 378:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               Priority Mask value
 381:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 382:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:../firmware/CMSIS/core/cmsis_gcc.h **** {
 384:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 385:../firmware/CMSIS/core/cmsis_gcc.h **** 
 386:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 388:../firmware/CMSIS/core/cmsis_gcc.h **** }
 389:../firmware/CMSIS/core/cmsis_gcc.h **** 
 390:../firmware/CMSIS/core/cmsis_gcc.h **** 
 391:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 393:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               Priority Mask value
 396:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 397:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:../firmware/CMSIS/core/cmsis_gcc.h **** {
 399:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 400:../firmware/CMSIS/core/cmsis_gcc.h **** 
 401:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 403:../firmware/CMSIS/core/cmsis_gcc.h **** }
 404:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 405:../firmware/CMSIS/core/cmsis_gcc.h **** 
 406:../firmware/CMSIS/core/cmsis_gcc.h **** 
 407:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 408:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 412:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 43


 413:../firmware/CMSIS/core/cmsis_gcc.h **** {
 414:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:../firmware/CMSIS/core/cmsis_gcc.h **** }
 416:../firmware/CMSIS/core/cmsis_gcc.h **** 
 417:../firmware/CMSIS/core/cmsis_gcc.h **** 
 418:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 420:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 424:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:../firmware/CMSIS/core/cmsis_gcc.h **** {
 426:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:../firmware/CMSIS/core/cmsis_gcc.h **** }
 428:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 429:../firmware/CMSIS/core/cmsis_gcc.h **** 
 430:../firmware/CMSIS/core/cmsis_gcc.h **** 
 431:../firmware/CMSIS/core/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:../firmware/CMSIS/core/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:../firmware/CMSIS/core/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 435:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Enable FIQ
 436:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:../firmware/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 439:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:../firmware/CMSIS/core/cmsis_gcc.h **** {
 441:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:../firmware/CMSIS/core/cmsis_gcc.h **** }
 443:../firmware/CMSIS/core/cmsis_gcc.h **** 
 444:../firmware/CMSIS/core/cmsis_gcc.h **** 
 445:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 446:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Disable FIQ
 447:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:../firmware/CMSIS/core/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 450:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:../firmware/CMSIS/core/cmsis_gcc.h **** {
 452:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:../firmware/CMSIS/core/cmsis_gcc.h **** }
 454:../firmware/CMSIS/core/cmsis_gcc.h **** 
 455:../firmware/CMSIS/core/cmsis_gcc.h **** 
 456:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 457:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Base Priority
 458:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               Base Priority register value
 460:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 461:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:../firmware/CMSIS/core/cmsis_gcc.h **** {
 463:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 464:../firmware/CMSIS/core/cmsis_gcc.h **** 
 465:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 467:../firmware/CMSIS/core/cmsis_gcc.h **** }
 468:../firmware/CMSIS/core/cmsis_gcc.h **** 
 469:../firmware/CMSIS/core/cmsis_gcc.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 44


 470:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 472:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               Base Priority register value
 475:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 476:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:../firmware/CMSIS/core/cmsis_gcc.h **** {
 478:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 479:../firmware/CMSIS/core/cmsis_gcc.h **** 
 480:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 482:../firmware/CMSIS/core/cmsis_gcc.h **** }
 483:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 484:../firmware/CMSIS/core/cmsis_gcc.h **** 
 485:../firmware/CMSIS/core/cmsis_gcc.h **** 
 486:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 487:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Base Priority
 488:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 491:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:../firmware/CMSIS/core/cmsis_gcc.h **** {
 493:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:../firmware/CMSIS/core/cmsis_gcc.h **** }
 495:../firmware/CMSIS/core/cmsis_gcc.h **** 
 496:../firmware/CMSIS/core/cmsis_gcc.h **** 
 497:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 499:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 503:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:../firmware/CMSIS/core/cmsis_gcc.h **** {
 505:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:../firmware/CMSIS/core/cmsis_gcc.h **** }
 507:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 508:../firmware/CMSIS/core/cmsis_gcc.h **** 
 509:../firmware/CMSIS/core/cmsis_gcc.h **** 
 510:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 511:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:../firmware/CMSIS/core/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 516:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:../firmware/CMSIS/core/cmsis_gcc.h **** {
 518:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:../firmware/CMSIS/core/cmsis_gcc.h **** }
 520:../firmware/CMSIS/core/cmsis_gcc.h **** 
 521:../firmware/CMSIS/core/cmsis_gcc.h **** 
 522:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 523:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               Fault Mask register value
 526:../firmware/CMSIS/core/cmsis_gcc.h ****  */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 45


 527:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:../firmware/CMSIS/core/cmsis_gcc.h **** {
 529:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 530:../firmware/CMSIS/core/cmsis_gcc.h **** 
 531:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 533:../firmware/CMSIS/core/cmsis_gcc.h **** }
 534:../firmware/CMSIS/core/cmsis_gcc.h **** 
 535:../firmware/CMSIS/core/cmsis_gcc.h **** 
 536:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 538:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               Fault Mask register value
 541:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 542:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:../firmware/CMSIS/core/cmsis_gcc.h **** {
 544:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 545:../firmware/CMSIS/core/cmsis_gcc.h **** 
 546:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 548:../firmware/CMSIS/core/cmsis_gcc.h **** }
 549:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 550:../firmware/CMSIS/core/cmsis_gcc.h **** 
 551:../firmware/CMSIS/core/cmsis_gcc.h **** 
 552:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 553:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 557:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:../firmware/CMSIS/core/cmsis_gcc.h **** {
 559:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:../firmware/CMSIS/core/cmsis_gcc.h **** }
 561:../firmware/CMSIS/core/cmsis_gcc.h **** 
 562:../firmware/CMSIS/core/cmsis_gcc.h **** 
 563:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 565:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 569:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:../firmware/CMSIS/core/cmsis_gcc.h **** {
 571:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:../firmware/CMSIS/core/cmsis_gcc.h **** }
 573:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 574:../firmware/CMSIS/core/cmsis_gcc.h **** 
 575:../firmware/CMSIS/core/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:../firmware/CMSIS/core/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:../firmware/CMSIS/core/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:../firmware/CMSIS/core/cmsis_gcc.h **** 
 579:../firmware/CMSIS/core/cmsis_gcc.h **** 
 580:../firmware/CMSIS/core/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:../firmware/CMSIS/core/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:../firmware/CMSIS/core/cmsis_gcc.h **** 
 583:../firmware/CMSIS/core/cmsis_gcc.h **** /**
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 46


 584:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:../firmware/CMSIS/core/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:../firmware/CMSIS/core/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:../firmware/CMSIS/core/cmsis_gcc.h ****   mode.
 588:../firmware/CMSIS/core/cmsis_gcc.h ****   
 589:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 592:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:../firmware/CMSIS/core/cmsis_gcc.h **** {
 594:../firmware/CMSIS/core/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:../firmware/CMSIS/core/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:../firmware/CMSIS/core/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:../firmware/CMSIS/core/cmsis_gcc.h ****   return 0U;
 598:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 599:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 600:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:../firmware/CMSIS/core/cmsis_gcc.h ****   return result;
 602:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 603:../firmware/CMSIS/core/cmsis_gcc.h **** }
 604:../firmware/CMSIS/core/cmsis_gcc.h **** 
 605:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 607:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:../firmware/CMSIS/core/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:../firmware/CMSIS/core/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:../firmware/CMSIS/core/cmsis_gcc.h **** 
 611:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 614:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:../firmware/CMSIS/core/cmsis_gcc.h **** {
 616:../firmware/CMSIS/core/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:../firmware/CMSIS/core/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:../firmware/CMSIS/core/cmsis_gcc.h ****   return 0U;
 619:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 620:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 621:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:../firmware/CMSIS/core/cmsis_gcc.h ****   return result;
 623:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 624:../firmware/CMSIS/core/cmsis_gcc.h **** }
 625:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 626:../firmware/CMSIS/core/cmsis_gcc.h **** 
 627:../firmware/CMSIS/core/cmsis_gcc.h **** 
 628:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 629:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:../firmware/CMSIS/core/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:../firmware/CMSIS/core/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:../firmware/CMSIS/core/cmsis_gcc.h ****   mode.
 633:../firmware/CMSIS/core/cmsis_gcc.h ****   
 634:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 637:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:../firmware/CMSIS/core/cmsis_gcc.h **** {
 639:../firmware/CMSIS/core/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:../firmware/CMSIS/core/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 47


 641:../firmware/CMSIS/core/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:../firmware/CMSIS/core/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 644:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 646:../firmware/CMSIS/core/cmsis_gcc.h **** }
 647:../firmware/CMSIS/core/cmsis_gcc.h **** 
 648:../firmware/CMSIS/core/cmsis_gcc.h **** 
 649:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 651:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:../firmware/CMSIS/core/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:../firmware/CMSIS/core/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:../firmware/CMSIS/core/cmsis_gcc.h **** 
 655:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 658:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:../firmware/CMSIS/core/cmsis_gcc.h **** {
 660:../firmware/CMSIS/core/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:../firmware/CMSIS/core/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:../firmware/CMSIS/core/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 664:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 666:../firmware/CMSIS/core/cmsis_gcc.h **** }
 667:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 668:../firmware/CMSIS/core/cmsis_gcc.h **** 
 669:../firmware/CMSIS/core/cmsis_gcc.h **** 
 670:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 671:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:../firmware/CMSIS/core/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:../firmware/CMSIS/core/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:../firmware/CMSIS/core/cmsis_gcc.h ****   mode.
 675:../firmware/CMSIS/core/cmsis_gcc.h **** 
 676:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 679:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:../firmware/CMSIS/core/cmsis_gcc.h **** {
 681:../firmware/CMSIS/core/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:../firmware/CMSIS/core/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:../firmware/CMSIS/core/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:../firmware/CMSIS/core/cmsis_gcc.h ****   return 0U;
 685:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 686:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 687:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:../firmware/CMSIS/core/cmsis_gcc.h ****   return result;
 689:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 690:../firmware/CMSIS/core/cmsis_gcc.h **** }
 691:../firmware/CMSIS/core/cmsis_gcc.h **** 
 692:../firmware/CMSIS/core/cmsis_gcc.h **** 
 693:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 695:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:../firmware/CMSIS/core/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:../firmware/CMSIS/core/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 48


 698:../firmware/CMSIS/core/cmsis_gcc.h **** 
 699:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 702:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:../firmware/CMSIS/core/cmsis_gcc.h **** {
 704:../firmware/CMSIS/core/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:../firmware/CMSIS/core/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:../firmware/CMSIS/core/cmsis_gcc.h ****   return 0U;
 707:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 708:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 709:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:../firmware/CMSIS/core/cmsis_gcc.h ****   return result;
 711:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 712:../firmware/CMSIS/core/cmsis_gcc.h **** }
 713:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 714:../firmware/CMSIS/core/cmsis_gcc.h **** 
 715:../firmware/CMSIS/core/cmsis_gcc.h **** 
 716:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 717:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:../firmware/CMSIS/core/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:../firmware/CMSIS/core/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:../firmware/CMSIS/core/cmsis_gcc.h ****   mode.
 721:../firmware/CMSIS/core/cmsis_gcc.h **** 
 722:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 725:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:../firmware/CMSIS/core/cmsis_gcc.h **** {
 727:../firmware/CMSIS/core/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:../firmware/CMSIS/core/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:../firmware/CMSIS/core/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:../firmware/CMSIS/core/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 732:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 734:../firmware/CMSIS/core/cmsis_gcc.h **** }
 735:../firmware/CMSIS/core/cmsis_gcc.h **** 
 736:../firmware/CMSIS/core/cmsis_gcc.h **** 
 737:../firmware/CMSIS/core/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 739:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:../firmware/CMSIS/core/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:../firmware/CMSIS/core/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:../firmware/CMSIS/core/cmsis_gcc.h **** 
 743:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 746:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:../firmware/CMSIS/core/cmsis_gcc.h **** {
 748:../firmware/CMSIS/core/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:../firmware/CMSIS/core/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:../firmware/CMSIS/core/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 752:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 754:../firmware/CMSIS/core/cmsis_gcc.h **** }
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 49


 755:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 756:../firmware/CMSIS/core/cmsis_gcc.h **** 
 757:../firmware/CMSIS/core/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:../firmware/CMSIS/core/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:../firmware/CMSIS/core/cmsis_gcc.h **** 
 760:../firmware/CMSIS/core/cmsis_gcc.h **** 
 761:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 762:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Get FPSCR
 763:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:../firmware/CMSIS/core/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 766:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:../firmware/CMSIS/core/cmsis_gcc.h **** {
 768:../firmware/CMSIS/core/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:../firmware/CMSIS/core/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:../firmware/CMSIS/core/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:../firmware/CMSIS/core/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:../firmware/CMSIS/core/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:../firmware/CMSIS/core/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:../firmware/CMSIS/core/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 776:../firmware/CMSIS/core/cmsis_gcc.h ****   uint32_t result;
 777:../firmware/CMSIS/core/cmsis_gcc.h **** 
 778:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:../firmware/CMSIS/core/cmsis_gcc.h ****   return(result);
 780:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 781:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 782:../firmware/CMSIS/core/cmsis_gcc.h ****   return(0U);
 783:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 784:../firmware/CMSIS/core/cmsis_gcc.h **** }
 785:../firmware/CMSIS/core/cmsis_gcc.h **** 
 786:../firmware/CMSIS/core/cmsis_gcc.h **** 
 787:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 788:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Set FPSCR
 789:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:../firmware/CMSIS/core/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 792:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:../firmware/CMSIS/core/cmsis_gcc.h **** {
 794:../firmware/CMSIS/core/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:../firmware/CMSIS/core/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:../firmware/CMSIS/core/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:../firmware/CMSIS/core/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:../firmware/CMSIS/core/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:../firmware/CMSIS/core/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:../firmware/CMSIS/core/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 802:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 804:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 805:../firmware/CMSIS/core/cmsis_gcc.h ****   (void)fpscr;
 806:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 807:../firmware/CMSIS/core/cmsis_gcc.h **** }
 808:../firmware/CMSIS/core/cmsis_gcc.h **** 
 809:../firmware/CMSIS/core/cmsis_gcc.h **** 
 810:../firmware/CMSIS/core/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:../firmware/CMSIS/core/cmsis_gcc.h **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 50


 812:../firmware/CMSIS/core/cmsis_gcc.h **** 
 813:../firmware/CMSIS/core/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:../firmware/CMSIS/core/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:../firmware/CMSIS/core/cmsis_gcc.h ****   Access to dedicated instructions
 816:../firmware/CMSIS/core/cmsis_gcc.h ****   @{
 817:../firmware/CMSIS/core/cmsis_gcc.h **** */
 818:../firmware/CMSIS/core/cmsis_gcc.h **** 
 819:../firmware/CMSIS/core/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:../firmware/CMSIS/core/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:../firmware/CMSIS/core/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:../firmware/CMSIS/core/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:../firmware/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:../firmware/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:../firmware/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:../firmware/CMSIS/core/cmsis_gcc.h **** #else
 827:../firmware/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:../firmware/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:../firmware/CMSIS/core/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:../firmware/CMSIS/core/cmsis_gcc.h **** #endif
 831:../firmware/CMSIS/core/cmsis_gcc.h **** 
 832:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 833:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   No Operation
 834:../firmware/CMSIS/core/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 836:../firmware/CMSIS/core/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:../firmware/CMSIS/core/cmsis_gcc.h **** 
 838:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 839:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 842:../firmware/CMSIS/core/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:../firmware/CMSIS/core/cmsis_gcc.h **** 
 844:../firmware/CMSIS/core/cmsis_gcc.h **** 
 845:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 846:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Wait For Event
 847:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:../firmware/CMSIS/core/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 850:../firmware/CMSIS/core/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:../firmware/CMSIS/core/cmsis_gcc.h **** 
 852:../firmware/CMSIS/core/cmsis_gcc.h **** 
 853:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 854:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Send Event
 855:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 857:../firmware/CMSIS/core/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:../firmware/CMSIS/core/cmsis_gcc.h **** 
 859:../firmware/CMSIS/core/cmsis_gcc.h **** 
 860:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 861:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:../firmware/CMSIS/core/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:../firmware/CMSIS/core/cmsis_gcc.h ****            after the instruction has been completed.
 865:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 866:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:../firmware/CMSIS/core/cmsis_gcc.h **** {
 868:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 51


 869:../firmware/CMSIS/core/cmsis_gcc.h **** }
 870:../firmware/CMSIS/core/cmsis_gcc.h **** 
 871:../firmware/CMSIS/core/cmsis_gcc.h **** 
 872:../firmware/CMSIS/core/cmsis_gcc.h **** /**
 873:../firmware/CMSIS/core/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:../firmware/CMSIS/core/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:../firmware/CMSIS/core/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:../firmware/CMSIS/core/cmsis_gcc.h ****  */
 877:../firmware/CMSIS/core/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:../firmware/CMSIS/core/cmsis_gcc.h **** {
 879:../firmware/CMSIS/core/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  44              		.loc 3 879 3
  45              		.syntax unified
  46              	@ 879 "../firmware/CMSIS/core/cmsis_gcc.h" 1
  47 0004 BFF34F8F 		dsb 0xF
  48              	@ 0 "" 2
 880:../firmware/CMSIS/core/cmsis_gcc.h **** }
  49              		.loc 3 880 1
  50              		.thumb
  51              		.syntax unified
  52 0008 00BF     		nop
  53              	.LBE9:
  54              	.LBE8:
1941:../firmware/CMSIS/core/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:../firmware/CMSIS/core/core_cm4.h ****                                                                        buffered write are completed
1943:../firmware/CMSIS/core/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:../firmware/CMSIS/core/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  55              		.loc 2 1944 32
  56 000a 064B     		ldr	r3, .L3
  57 000c DB68     		ldr	r3, [r3, #12]
  58              		.loc 2 1944 40
  59 000e 03F4E062 		and	r2, r3, #1792
1943:../firmware/CMSIS/core/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  60              		.loc 2 1943 6
  61 0012 0449     		ldr	r1, .L3
1943:../firmware/CMSIS/core/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  62              		.loc 2 1943 17
  63 0014 044B     		ldr	r3, .L3+4
  64 0016 1343     		orrs	r3, r3, r2
1943:../firmware/CMSIS/core/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  65              		.loc 2 1943 15
  66 0018 CB60     		str	r3, [r1, #12]
  67              	.LBB10:
  68              	.LBB11:
 879:../firmware/CMSIS/core/cmsis_gcc.h **** }
  69              		.loc 3 879 3
  70              		.syntax unified
  71              	@ 879 "../firmware/CMSIS/core/cmsis_gcc.h" 1
  72 001a BFF34F8F 		dsb 0xF
  73              	@ 0 "" 2
  74              		.loc 3 880 1
  75              		.thumb
  76              		.syntax unified
  77 001e 00BF     		nop
  78              	.L2:
  79              	.LBE11:
  80              	.LBE10:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 52


1945:../firmware/CMSIS/core/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:../firmware/CMSIS/core/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:../firmware/CMSIS/core/core_cm4.h **** 
1948:../firmware/CMSIS/core/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:../firmware/CMSIS/core/core_cm4.h ****   {
1950:../firmware/CMSIS/core/core_cm4.h ****     __NOP();
  81              		.loc 2 1950 5 discriminator 1
  82              		.syntax unified
  83              	@ 1950 "../firmware/CMSIS/core/core_cm4.h" 1
  84 0020 00BF     		nop
  85              	@ 0 "" 2
  86              		.thumb
  87              		.syntax unified
  88 0022 FDE7     		b	.L2
  89              	.L4:
  90              		.align	2
  91              	.L3:
  92 0024 00ED00E0 		.word	-536810240
  93 0028 0400FA05 		.word	100270084
  94              		.cfi_endproc
  95              	.LFE117:
  97              		.section	.bss.check_begin,"aw",%nobits
 100              	check_begin:
 101 0000 00       		.space	1
 102              		.section	.bss.OffsetDone,"aw",%nobits
 105              	OffsetDone:
 106 0000 00       		.space	1
 107              		.global	sEETimeout
 108              		.section	.data.sEETimeout,"aw"
 109              		.align	2
 112              	sEETimeout:
 113 0000 00400600 		.word	409600
 114              		.section	.bss.MasterDirection,"aw",%nobits
 117              	MasterDirection:
 118 0000 00       		.space	1
 119              		.section	.bss.SlaveADDR,"aw",%nobits
 120              		.align	1
 123              	SlaveADDR:
 124 0000 0000     		.space	2
 125              		.section	.bss.DeviceOffset,"aw",%nobits
 126              		.align	1
 129              	DeviceOffset:
 130 0000 0000     		.space	2
 131              		.global	I2C_NumByteToWrite
 132              		.section	.bss.I2C_NumByteToWrite,"aw",%nobits
 133              		.align	1
 136              	I2C_NumByteToWrite:
 137 0000 0000     		.space	2
 138              		.global	I2C_NumByteWritingNow
 139              		.section	.bss.I2C_NumByteWritingNow,"aw",%nobits
 142              	I2C_NumByteWritingNow:
 143 0000 00       		.space	1
 144              		.global	I2C_pBuffer
 145              		.section	.bss.I2C_pBuffer,"aw",%nobits
 146              		.align	2
 149              	I2C_pBuffer:
 150 0000 00000000 		.space	4
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 53


 151              		.global	I2C_WriteAddr
 152              		.section	.bss.I2C_WriteAddr,"aw",%nobits
 153              		.align	1
 156              	I2C_WriteAddr:
 157 0000 0000     		.space	2
 158              		.section	.bss.SendBuf,"aw",%nobits
 159              		.align	2
 162              	SendBuf:
 163 0000 00000000 		.space	8
 163      00000000 
 164              		.section	.bss.BufCount,"aw",%nobits
 165              		.align	1
 168              	BufCount:
 169 0000 0000     		.space	2
 170              		.section	.bss.Int_NumByteToWrite,"aw",%nobits
 171              		.align	1
 174              	Int_NumByteToWrite:
 175 0000 0000     		.space	2
 176              		.section	.bss.Int_NumByteToRead,"aw",%nobits
 177              		.align	1
 180              	Int_NumByteToRead:
 181 0000 0000     		.space	2
 182              		.global	i2c_comm_state
 183              		.section	.bss.i2c_comm_state,"aw",%nobits
 186              	i2c_comm_state:
 187 0000 00       		.space	1
 188              		.section	.text.Delay_us,"ax",%progbits
 189              		.align	1
 190              		.global	Delay_us
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	Delay_us:
 196              	.LFB133:
   1:../User/BSP/i2c_eeprom.c **** /*****************************************************************************
   2:../User/BSP/i2c_eeprom.c ****  * Copyright (c) 2019, Nations Technologies Inc.
   3:../User/BSP/i2c_eeprom.c ****  *
   4:../User/BSP/i2c_eeprom.c ****  * All rights reserved.
   5:../User/BSP/i2c_eeprom.c ****  * ****************************************************************************
   6:../User/BSP/i2c_eeprom.c ****  *
   7:../User/BSP/i2c_eeprom.c ****  * Redistribution and use in source and binary forms, with or without
   8:../User/BSP/i2c_eeprom.c ****  * modification, are permitted provided that the following conditions are met:
   9:../User/BSP/i2c_eeprom.c ****  *
  10:../User/BSP/i2c_eeprom.c ****  * - Redistributions of source code must retain the above copyright notice,
  11:../User/BSP/i2c_eeprom.c ****  * this list of conditions and the disclaimer below.
  12:../User/BSP/i2c_eeprom.c ****  *
  13:../User/BSP/i2c_eeprom.c ****  * Nations' name may not be used to endorse or promote products derived from
  14:../User/BSP/i2c_eeprom.c ****  * this software without specific prior written permission.
  15:../User/BSP/i2c_eeprom.c ****  *
  16:../User/BSP/i2c_eeprom.c ****  * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY NATIONS "AS IS" AND ANY EXPRESS OR
  17:../User/BSP/i2c_eeprom.c ****  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  18:../User/BSP/i2c_eeprom.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  19:../User/BSP/i2c_eeprom.c ****  * DISCLAIMED. IN NO EVENT SHALL NATIONS BE LIABLE FOR ANY DIRECT, INDIRECT,
  20:../User/BSP/i2c_eeprom.c ****  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  21:../User/BSP/i2c_eeprom.c ****  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
  22:../User/BSP/i2c_eeprom.c ****  * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
  23:../User/BSP/i2c_eeprom.c ****  * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 54


  24:../User/BSP/i2c_eeprom.c ****  * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  25:../User/BSP/i2c_eeprom.c ****  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  26:../User/BSP/i2c_eeprom.c ****  * ****************************************************************************/
  27:../User/BSP/i2c_eeprom.c **** 
  28:../User/BSP/i2c_eeprom.c **** /**
  29:../User/BSP/i2c_eeprom.c **** *\*\file i2c_eeprom.c
  30:../User/BSP/i2c_eeprom.c **** *\*\author Nations 
  31:../User/BSP/i2c_eeprom.c **** *\*\version v1.0.0
  32:../User/BSP/i2c_eeprom.c **** *\*\copyright Copyright (c) 2019, Nations Technologies Inc. All rights reserved.
  33:../User/BSP/i2c_eeprom.c **** **/
  34:../User/BSP/i2c_eeprom.c **** #include "n32g430.h"
  35:../User/BSP/i2c_eeprom.c **** #include "n32g430_dma.h"
  36:../User/BSP/i2c_eeprom.c **** #include "i2c_eeprom.h"
  37:../User/BSP/i2c_eeprom.c **** #include "string.h"
  38:../User/BSP/i2c_eeprom.c **** #include "stdbool.h"
  39:../User/BSP/i2c_eeprom.c **** 
  40:../User/BSP/i2c_eeprom.c **** /** addtogroup I2C_EEPROM **/
  41:../User/BSP/i2c_eeprom.c **** 
  42:../User/BSP/i2c_eeprom.c **** /* when EEPROM is writing data inside,it won't response the request from the master.check the ack,
  43:../User/BSP/i2c_eeprom.c **** if EEPROM response,make clear that EEPROM finished the last data-writing,allow the next operation *
  44:../User/BSP/i2c_eeprom.c **** static bool check_begin = FALSE;
  45:../User/BSP/i2c_eeprom.c **** static bool OffsetDone  = FALSE;
  46:../User/BSP/i2c_eeprom.c **** 
  47:../User/BSP/i2c_eeprom.c **** u32 sEETimeout = sEE_LONG_TIMEOUT;
  48:../User/BSP/i2c_eeprom.c **** 
  49:../User/BSP/i2c_eeprom.c **** static u8 MasterDirection = Transmitter;
  50:../User/BSP/i2c_eeprom.c **** static u16 SlaveADDR;
  51:../User/BSP/i2c_eeprom.c **** static u16 DeviceOffset = 0x0;
  52:../User/BSP/i2c_eeprom.c **** 
  53:../User/BSP/i2c_eeprom.c **** u16 I2C_NumByteToWrite   = 0;
  54:../User/BSP/i2c_eeprom.c **** u8 I2C_NumByteWritingNow = 0;
  55:../User/BSP/i2c_eeprom.c **** u8* I2C_pBuffer          = 0;
  56:../User/BSP/i2c_eeprom.c **** u16 I2C_WriteAddr        = 0;
  57:../User/BSP/i2c_eeprom.c **** 
  58:../User/BSP/i2c_eeprom.c **** static u8 SendBuf[8]          = {0};
  59:../User/BSP/i2c_eeprom.c **** static u16 BufCount           = 0;
  60:../User/BSP/i2c_eeprom.c **** static u16 Int_NumByteToWrite = 0;
  61:../User/BSP/i2c_eeprom.c **** static u16 Int_NumByteToRead  = 0;
  62:../User/BSP/i2c_eeprom.c **** /* global state variable i2c_comm_state */
  63:../User/BSP/i2c_eeprom.c **** volatile I2C_STATE i2c_comm_state;
  64:../User/BSP/i2c_eeprom.c **** 
  65:../User/BSP/i2c_eeprom.c **** 
  66:../User/BSP/i2c_eeprom.c **** /**
  67:../User/BSP/i2c_eeprom.c **** *\*\name    Delay_us.
  68:../User/BSP/i2c_eeprom.c **** *\*\fun     system us delay function.
  69:../User/BSP/i2c_eeprom.c **** *\*\param   nCount
  70:../User/BSP/i2c_eeprom.c **** *\*\return  none 
  71:../User/BSP/i2c_eeprom.c **** **/
  72:../User/BSP/i2c_eeprom.c **** void Delay_us(uint32_t nCount)
  73:../User/BSP/i2c_eeprom.c **** {
 197              		.loc 1 73 1
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 16
 200              		@ frame_needed = 1, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 202 0000 80B4     		push	{r7}
 203              	.LCFI2:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 55


 204              		.cfi_def_cfa_offset 4
 205              		.cfi_offset 7, -4
 206 0002 85B0     		sub	sp, sp, #20
 207              	.LCFI3:
 208              		.cfi_def_cfa_offset 24
 209 0004 00AF     		add	r7, sp, #0
 210              	.LCFI4:
 211              		.cfi_def_cfa_register 7
 212 0006 7860     		str	r0, [r7, #4]
  74:../User/BSP/i2c_eeprom.c ****     uint32_t tcnt;
  75:../User/BSP/i2c_eeprom.c ****     while (nCount--)
 213              		.loc 1 75 11
 214 0008 07E0     		b	.L6
 215              	.L8:
  76:../User/BSP/i2c_eeprom.c ****     {
  77:../User/BSP/i2c_eeprom.c ****         tcnt = 48 / 5;
 216              		.loc 1 77 14
 217 000a 0923     		movs	r3, #9
 218 000c FB60     		str	r3, [r7, #12]
  78:../User/BSP/i2c_eeprom.c ****         while (tcnt--){;}
 219              		.loc 1 78 15
 220 000e 00BF     		nop
 221              	.L7:
 222              		.loc 1 78 20 discriminator 1
 223 0010 FB68     		ldr	r3, [r7, #12]
 224 0012 5A1E     		subs	r2, r3, #1
 225 0014 FA60     		str	r2, [r7, #12]
 226              		.loc 1 78 16 discriminator 1
 227 0016 002B     		cmp	r3, #0
 228 0018 FAD1     		bne	.L7
 229              	.L6:
  75:../User/BSP/i2c_eeprom.c ****     {
 230              		.loc 1 75 18
 231 001a 7B68     		ldr	r3, [r7, #4]
 232 001c 5A1E     		subs	r2, r3, #1
 233 001e 7A60     		str	r2, [r7, #4]
  75:../User/BSP/i2c_eeprom.c ****     {
 234              		.loc 1 75 12
 235 0020 002B     		cmp	r3, #0
 236 0022 F2D1     		bne	.L8
  79:../User/BSP/i2c_eeprom.c ****     }
  80:../User/BSP/i2c_eeprom.c **** }
 237              		.loc 1 80 1
 238 0024 00BF     		nop
 239 0026 00BF     		nop
 240 0028 1437     		adds	r7, r7, #20
 241              	.LCFI5:
 242              		.cfi_def_cfa_offset 4
 243 002a BD46     		mov	sp, r7
 244              	.LCFI6:
 245              		.cfi_def_cfa_register 13
 246              		@ sp needed
 247 002c 5DF8047B 		ldr	r7, [sp], #4
 248              	.LCFI7:
 249              		.cfi_restore 7
 250              		.cfi_def_cfa_offset 0
 251 0030 7047     		bx	lr
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 56


 252              		.cfi_endproc
 253              	.LFE133:
 255              		.section	.text.IIC_RestoreSlaveByClock,"ax",%progbits
 256              		.align	1
 257              		.global	IIC_RestoreSlaveByClock
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	IIC_RestoreSlaveByClock:
 263              	.LFB134:
  81:../User/BSP/i2c_eeprom.c **** 
  82:../User/BSP/i2c_eeprom.c **** /**
  83:../User/BSP/i2c_eeprom.c **** *\*\name    IIC_RestoreSlaveByClock.
  84:../User/BSP/i2c_eeprom.c **** *\*\fun     Emulate 9 clock recovery slave by GPIO.
  85:../User/BSP/i2c_eeprom.c **** *\*\param   none
  86:../User/BSP/i2c_eeprom.c **** *\*\return  none 
  87:../User/BSP/i2c_eeprom.c **** **/
  88:../User/BSP/i2c_eeprom.c **** void IIC_RestoreSlaveByClock(void)
  89:../User/BSP/i2c_eeprom.c **** {
 264              		.loc 1 89 1
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 32
 267              		@ frame_needed = 1, uses_anonymous_args = 0
 268 0000 80B5     		push	{r7, lr}
 269              	.LCFI8:
 270              		.cfi_def_cfa_offset 8
 271              		.cfi_offset 7, -8
 272              		.cfi_offset 14, -4
 273 0002 88B0     		sub	sp, sp, #32
 274              	.LCFI9:
 275              		.cfi_def_cfa_offset 40
 276 0004 00AF     		add	r7, sp, #0
 277              	.LCFI10:
 278              		.cfi_def_cfa_register 7
  90:../User/BSP/i2c_eeprom.c ****     uint8_t i;
  91:../User/BSP/i2c_eeprom.c ****     GPIO_InitType i2cx_gpio;
  92:../User/BSP/i2c_eeprom.c ****     
  93:../User/BSP/i2c_eeprom.c ****     GPIO_Structure_Initialize(&i2cx_gpio);
 279              		.loc 1 93 5
 280 0006 3B1D     		adds	r3, r7, #4
 281 0008 1846     		mov	r0, r3
 282 000a FFF7FEFF 		bl	GPIO_Structure_Initialize
  94:../User/BSP/i2c_eeprom.c ****     i2cx_gpio.Pin            = I2Cx_SCL_PIN;
 283              		.loc 1 94 30
 284 000e 1023     		movs	r3, #16
 285 0010 7B60     		str	r3, [r7, #4]
  95:../User/BSP/i2c_eeprom.c ****     i2cx_gpio.GPIO_Slew_Rate = GPIO_SLEW_RATE_FAST;
 286              		.loc 1 95 30
 287 0012 0023     		movs	r3, #0
 288 0014 3B61     		str	r3, [r7, #16]
  96:../User/BSP/i2c_eeprom.c ****     i2cx_gpio.GPIO_Mode      = GPIO_MODE_OUT_PP;
 289              		.loc 1 96 30
 290 0016 0123     		movs	r3, #1
 291 0018 BB60     		str	r3, [r7, #8]
  97:../User/BSP/i2c_eeprom.c ****     GPIO_Peripheral_Initialize(GPIOx, &i2cx_gpio);
 292              		.loc 1 97 5
 293 001a 3B1D     		adds	r3, r7, #4
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 57


 294 001c 1946     		mov	r1, r3
 295 001e 0F48     		ldr	r0, .L12
 296 0020 FFF7FEFF 		bl	GPIO_Peripheral_Initialize
  98:../User/BSP/i2c_eeprom.c ****     
  99:../User/BSP/i2c_eeprom.c ****     for (i = 0; i < 9; i++)
 297              		.loc 1 99 12
 298 0024 0023     		movs	r3, #0
 299 0026 FB77     		strb	r3, [r7, #31]
 300              		.loc 1 99 5
 301 0028 10E0     		b	.L10
 302              	.L11:
 100:../User/BSP/i2c_eeprom.c ****     {
 101:../User/BSP/i2c_eeprom.c ****         GPIO_Pins_Set(GPIOx, I2Cx_SCL_PIN);
 303              		.loc 1 101 9 discriminator 3
 304 002a 1021     		movs	r1, #16
 305 002c 0B48     		ldr	r0, .L12
 306 002e FFF7FEFF 		bl	GPIO_Pins_Set
 102:../User/BSP/i2c_eeprom.c ****         Delay_us(5);
 307              		.loc 1 102 9 discriminator 3
 308 0032 0520     		movs	r0, #5
 309 0034 FFF7FEFF 		bl	Delay_us
 103:../User/BSP/i2c_eeprom.c ****         GPIO_PBC_Pins_Reset(GPIOx, I2Cx_SCL_PIN);
 310              		.loc 1 103 9 discriminator 3
 311 0038 1021     		movs	r1, #16
 312 003a 0848     		ldr	r0, .L12
 313 003c FFF7FEFF 		bl	GPIO_PBC_Pins_Reset
 104:../User/BSP/i2c_eeprom.c ****         Delay_us(5);
 314              		.loc 1 104 9 discriminator 3
 315 0040 0520     		movs	r0, #5
 316 0042 FFF7FEFF 		bl	Delay_us
  99:../User/BSP/i2c_eeprom.c ****     {
 317              		.loc 1 99 25 discriminator 3
 318 0046 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 319 0048 0133     		adds	r3, r3, #1
 320 004a FB77     		strb	r3, [r7, #31]
 321              	.L10:
  99:../User/BSP/i2c_eeprom.c ****     {
 322              		.loc 1 99 19 discriminator 1
 323 004c FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 324 004e 082B     		cmp	r3, #8
 325 0050 EBD9     		bls	.L11
 105:../User/BSP/i2c_eeprom.c ****     }   
 106:../User/BSP/i2c_eeprom.c **** }
 326              		.loc 1 106 1
 327 0052 00BF     		nop
 328 0054 00BF     		nop
 329 0056 2037     		adds	r7, r7, #32
 330              	.LCFI11:
 331              		.cfi_def_cfa_offset 8
 332 0058 BD46     		mov	sp, r7
 333              	.LCFI12:
 334              		.cfi_def_cfa_register 13
 335              		@ sp needed
 336 005a 80BD     		pop	{r7, pc}
 337              	.L13:
 338              		.align	2
 339              	.L12:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 58


 340 005c 00340240 		.word	1073886208
 341              		.cfi_endproc
 342              	.LFE134:
 344              		.section	.text.SystemNVICReset,"ax",%progbits
 345              		.align	1
 346              		.global	SystemNVICReset
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	SystemNVICReset:
 352              	.LFB135:
 107:../User/BSP/i2c_eeprom.c ****  
 108:../User/BSP/i2c_eeprom.c **** /**
 109:../User/BSP/i2c_eeprom.c **** *\*\name    SystemNVICReset.
 110:../User/BSP/i2c_eeprom.c **** *\*\fun     System software reset.
 111:../User/BSP/i2c_eeprom.c **** *\*\param   none
 112:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 113:../User/BSP/i2c_eeprom.c **** **/
 114:../User/BSP/i2c_eeprom.c **** void SystemNVICReset(void)
 115:../User/BSP/i2c_eeprom.c **** {    
 353              		.loc 1 115 1
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 1, uses_anonymous_args = 0
 357 0000 80B5     		push	{r7, lr}
 358              	.LCFI13:
 359              		.cfi_def_cfa_offset 8
 360              		.cfi_offset 7, -8
 361              		.cfi_offset 14, -4
 362 0002 00AF     		add	r7, sp, #0
 363              	.LCFI14:
 364              		.cfi_def_cfa_register 7
 365              	.LBB12:
 366              	.LBB13:
 142:../firmware/CMSIS/core/cmsis_gcc.h **** }
 367              		.loc 3 142 3
 368              		.syntax unified
 369              	@ 142 "../firmware/CMSIS/core/cmsis_gcc.h" 1
 370 0004 72B6     		cpsid i
 371              	@ 0 "" 2
 143:../firmware/CMSIS/core/cmsis_gcc.h **** 
 372              		.loc 3 143 1
 373              		.thumb
 374              		.syntax unified
 375 0006 00BF     		nop
 376              	.LBE13:
 377              	.LBE12:
 116:../User/BSP/i2c_eeprom.c ****     __disable_irq();
 117:../User/BSP/i2c_eeprom.c ****     NVIC_SystemReset();
 378              		.loc 1 117 5
 379 0008 FFF7FEFF 		bl	__NVIC_SystemReset
 380              		.cfi_endproc
 381              	.LFE135:
 383              		.section	.text.IIC_RCCReset,"ax",%progbits
 384              		.align	1
 385              		.global	IIC_RCCReset
 386              		.syntax unified
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 59


 387              		.thumb
 388              		.thumb_func
 390              	IIC_RCCReset:
 391              	.LFB136:
 118:../User/BSP/i2c_eeprom.c **** }
 119:../User/BSP/i2c_eeprom.c **** 
 120:../User/BSP/i2c_eeprom.c **** /**
 121:../User/BSP/i2c_eeprom.c **** *\*\name    IIC_RCCReset.
 122:../User/BSP/i2c_eeprom.c **** *\*\fun     RCC clock reset.
 123:../User/BSP/i2c_eeprom.c **** *\*\param   none
 124:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 125:../User/BSP/i2c_eeprom.c **** **/
 126:../User/BSP/i2c_eeprom.c **** void IIC_RCCReset(void)
 127:../User/BSP/i2c_eeprom.c **** {
 392              		.loc 1 127 1
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 1, uses_anonymous_args = 0
 396 0000 80B5     		push	{r7, lr}
 397              	.LCFI15:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 7, -8
 400              		.cfi_offset 14, -4
 401 0002 00AF     		add	r7, sp, #0
 402              	.LCFI16:
 403              		.cfi_def_cfa_register 7
 128:../User/BSP/i2c_eeprom.c **** 		static uint8_t RCC_RESET_Flag = 0;
 129:../User/BSP/i2c_eeprom.c ****     if (RCC_RESET_Flag >= 3)
 404              		.loc 1 129 24
 405 0004 104B     		ldr	r3, .L18
 406 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 407              		.loc 1 129 8
 408 0008 022B     		cmp	r3, #2
 409 000a 1BD8     		bhi	.L17
 130:../User/BSP/i2c_eeprom.c ****     {
 131:../User/BSP/i2c_eeprom.c **** //        SystemNVICReset();		//MCU
 132:../User/BSP/i2c_eeprom.c ****     }
 133:../User/BSP/i2c_eeprom.c ****     else
 134:../User/BSP/i2c_eeprom.c ****     {
 135:../User/BSP/i2c_eeprom.c ****         RCC_RESET_Flag++;
 410              		.loc 1 135 23
 411 000c 0E4B     		ldr	r3, .L18
 412 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 413 0010 0133     		adds	r3, r3, #1
 414 0012 DAB2     		uxtb	r2, r3
 415 0014 0C4B     		ldr	r3, .L18
 416 0016 1A70     		strb	r2, [r3]
 136:../User/BSP/i2c_eeprom.c ****         
 137:../User/BSP/i2c_eeprom.c ****         RCC_APB1_Peripheral_Reset(RCC_APB1_PERIPH_I2C1);
 417              		.loc 1 137 9
 418 0018 4FF40010 		mov	r0, #2097152
 419 001c FFF7FEFF 		bl	RCC_APB1_Peripheral_Reset
 138:../User/BSP/i2c_eeprom.c ****         
 139:../User/BSP/i2c_eeprom.c ****         RCC_APB1_Peripheral_Clock_Disable(RCC_APB1_PERIPH_I2C1);
 420              		.loc 1 139 9
 421 0020 4FF40010 		mov	r0, #2097152
 422 0024 FFF7FEFF 		bl	RCC_APB1_Peripheral_Clock_Disable
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 60


 140:../User/BSP/i2c_eeprom.c ****         GPIOB->PMODE &= 0xFFFF0FFF; /*input */
 423              		.loc 1 140 14
 424 0028 084B     		ldr	r3, .L18+4
 425 002a 1B68     		ldr	r3, [r3]
 426 002c 074A     		ldr	r2, .L18+4
 427              		.loc 1 140 22
 428 002e 23F47043 		bic	r3, r3, #61440
 429 0032 1360     		str	r3, [r2]
 141:../User/BSP/i2c_eeprom.c ****         
 142:../User/BSP/i2c_eeprom.c ****         RCC_APB1_Peripheral_Reset(RCC_APB1_PERIPH_I2C1);
 430              		.loc 1 142 9
 431 0034 4FF40010 		mov	r0, #2097152
 432 0038 FFF7FEFF 		bl	RCC_APB1_Peripheral_Reset
 143:../User/BSP/i2c_eeprom.c ****         
 144:../User/BSP/i2c_eeprom.c ****         IIC_RestoreSlaveByClock();
 433              		.loc 1 144 9
 434 003c FFF7FEFF 		bl	IIC_RestoreSlaveByClock
 145:../User/BSP/i2c_eeprom.c ****         I2C_EE_Init();
 435              		.loc 1 145 9
 436 0040 FFF7FEFF 		bl	I2C_EE_Init
 437              	.L17:
 146:../User/BSP/i2c_eeprom.c ****     }
 147:../User/BSP/i2c_eeprom.c **** }
 438              		.loc 1 147 1
 439 0044 00BF     		nop
 440 0046 80BD     		pop	{r7, pc}
 441              	.L19:
 442              		.align	2
 443              	.L18:
 444 0048 00000000 		.word	RCC_RESET_Flag.0
 445 004c 00380240 		.word	1073887232
 446              		.cfi_endproc
 447              	.LFE136:
 449              		.section	.text.IIC_SWReset,"ax",%progbits
 450              		.align	1
 451              		.global	IIC_SWReset
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	IIC_SWReset:
 457              	.LFB137:
 148:../User/BSP/i2c_eeprom.c **** 
 149:../User/BSP/i2c_eeprom.c **** /**
 150:../User/BSP/i2c_eeprom.c **** *\*\name    IIC_SWReset.
 151:../User/BSP/i2c_eeprom.c **** *\*\fun     I2c software reset.
 152:../User/BSP/i2c_eeprom.c **** *\*\param   none
 153:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 154:../User/BSP/i2c_eeprom.c **** **/
 155:../User/BSP/i2c_eeprom.c **** void IIC_SWReset(void)
 156:../User/BSP/i2c_eeprom.c **** {
 458              		.loc 1 156 1
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 24
 461              		@ frame_needed = 1, uses_anonymous_args = 0
 462 0000 80B5     		push	{r7, lr}
 463              	.LCFI17:
 464              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 61


 465              		.cfi_offset 7, -8
 466              		.cfi_offset 14, -4
 467 0002 86B0     		sub	sp, sp, #24
 468              	.LCFI18:
 469              		.cfi_def_cfa_offset 32
 470 0004 00AF     		add	r7, sp, #0
 471              	.LCFI19:
 472              		.cfi_def_cfa_register 7
 157:../User/BSP/i2c_eeprom.c ****     GPIO_InitType i2cx_gpio;
 158:../User/BSP/i2c_eeprom.c ****     
 159:../User/BSP/i2c_eeprom.c ****     GPIO_Structure_Initialize(&i2cx_gpio);
 473              		.loc 1 159 5
 474 0006 3B46     		mov	r3, r7
 475 0008 1846     		mov	r0, r3
 476 000a FFF7FEFF 		bl	GPIO_Structure_Initialize
 160:../User/BSP/i2c_eeprom.c ****     i2cx_gpio.Pin            = I2Cx_SCL_PIN | I2Cx_SDA_PIN;
 477              		.loc 1 160 30
 478 000e 3023     		movs	r3, #48
 479 0010 3B60     		str	r3, [r7]
 161:../User/BSP/i2c_eeprom.c ****     i2cx_gpio.GPIO_Slew_Rate = GPIO_SLEW_RATE_FAST;
 480              		.loc 1 161 30
 481 0012 0023     		movs	r3, #0
 482 0014 FB60     		str	r3, [r7, #12]
 162:../User/BSP/i2c_eeprom.c ****     i2cx_gpio.GPIO_Mode      = GPIO_MODE_INPUT;
 483              		.loc 1 162 30
 484 0016 0023     		movs	r3, #0
 485 0018 7B60     		str	r3, [r7, #4]
 163:../User/BSP/i2c_eeprom.c ****     GPIO_Peripheral_Initialize(GPIOx, &i2cx_gpio);
 486              		.loc 1 163 5
 487 001a 3B46     		mov	r3, r7
 488 001c 1946     		mov	r1, r3
 489 001e 1948     		ldr	r0, .L26
 490 0020 FFF7FEFF 		bl	GPIO_Peripheral_Initialize
 164:../User/BSP/i2c_eeprom.c ****     
 165:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 491              		.loc 1 165 16
 492 0024 184B     		ldr	r3, .L26+4
 493 0026 4FF4C822 		mov	r2, #409600
 494 002a 1A60     		str	r2, [r3]
 495              	.L24:
 166:../User/BSP/i2c_eeprom.c ****     for (;;)
 167:../User/BSP/i2c_eeprom.c ****     {
 168:../User/BSP/i2c_eeprom.c ****         if ((I2Cx_SCL_PIN | I2Cx_SDA_PIN) == (GPIOx->PID & (I2Cx_SCL_PIN | I2Cx_SDA_PIN)))
 496              		.loc 1 168 52
 497 002c 154B     		ldr	r3, .L26
 498 002e 1B69     		ldr	r3, [r3, #16]
 499              		.loc 1 168 58
 500 0030 03F03003 		and	r3, r3, #48
 501              		.loc 1 168 12
 502 0034 302B     		cmp	r3, #48
 503 0036 17D1     		bne	.L21
 169:../User/BSP/i2c_eeprom.c ****         {
 170:../User/BSP/i2c_eeprom.c ****             I2Cx->CTRL1 |= 0x8000;
 504              		.loc 1 170 17
 505 0038 144B     		ldr	r3, .L26+8
 506 003a 1B88     		ldrh	r3, [r3]	@ movhi
 507 003c 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 62


 508 003e 134A     		ldr	r2, .L26+8
 509              		.loc 1 170 25
 510 0040 6FEA4343 		mvn	r3, r3, lsl #17
 511 0044 6FEA5343 		mvn	r3, r3, lsr #17
 512 0048 9BB2     		uxth	r3, r3
 513 004a 1380     		strh	r3, [r2]	@ movhi
 171:../User/BSP/i2c_eeprom.c ****             __NOP();
 514              		.loc 1 171 13
 515              		.syntax unified
 516              	@ 171 "../User/BSP/i2c_eeprom.c" 1
 517 004c 00BF     		nop
 518              	@ 0 "" 2
 172:../User/BSP/i2c_eeprom.c ****             __NOP();
 519              		.loc 1 172 13
 520              	@ 172 "../User/BSP/i2c_eeprom.c" 1
 521 004e 00BF     		nop
 522              	@ 0 "" 2
 173:../User/BSP/i2c_eeprom.c ****             __NOP();
 523              		.loc 1 173 13
 524              	@ 173 "../User/BSP/i2c_eeprom.c" 1
 525 0050 00BF     		nop
 526              	@ 0 "" 2
 174:../User/BSP/i2c_eeprom.c ****             __NOP();
 527              		.loc 1 174 13
 528              	@ 174 "../User/BSP/i2c_eeprom.c" 1
 529 0052 00BF     		nop
 530              	@ 0 "" 2
 175:../User/BSP/i2c_eeprom.c ****             __NOP();
 531              		.loc 1 175 13
 532              	@ 175 "../User/BSP/i2c_eeprom.c" 1
 533 0054 00BF     		nop
 534              	@ 0 "" 2
 176:../User/BSP/i2c_eeprom.c ****             I2Cx->CTRL1 &= ~0x8000;
 535              		.loc 1 176 17
 536              		.thumb
 537              		.syntax unified
 538 0056 0D4B     		ldr	r3, .L26+8
 539 0058 1B88     		ldrh	r3, [r3]	@ movhi
 540 005a 9BB2     		uxth	r3, r3
 541 005c 0B4A     		ldr	r2, .L26+8
 542              		.loc 1 176 25
 543 005e C3F30E03 		ubfx	r3, r3, #0, #15
 544 0062 9BB2     		uxth	r3, r3
 545 0064 1380     		strh	r3, [r2]	@ movhi
 177:../User/BSP/i2c_eeprom.c ****             break;
 546              		.loc 1 177 13
 547 0066 09E0     		b	.L25
 548              	.L21:
 178:../User/BSP/i2c_eeprom.c ****         }
 179:../User/BSP/i2c_eeprom.c ****         else
 180:../User/BSP/i2c_eeprom.c ****         {
 181:../User/BSP/i2c_eeprom.c ****             if ((sEETimeout--) == 0)
 549              		.loc 1 181 28
 550 0068 074B     		ldr	r3, .L26+4
 551 006a 1B68     		ldr	r3, [r3]
 552 006c 5A1E     		subs	r2, r3, #1
 553 006e 0649     		ldr	r1, .L26+4
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 63


 554 0070 0A60     		str	r2, [r1]
 555              		.loc 1 181 16
 556 0072 002B     		cmp	r3, #0
 557 0074 DAD1     		bne	.L24
 182:../User/BSP/i2c_eeprom.c ****             {
 183:../User/BSP/i2c_eeprom.c ****                 IIC_RCCReset();
 558              		.loc 1 183 17
 559 0076 FFF7FEFF 		bl	IIC_RCCReset
 168:../User/BSP/i2c_eeprom.c ****         {
 560              		.loc 1 168 12
 561 007a D7E7     		b	.L24
 562              	.L25:
 184:../User/BSP/i2c_eeprom.c ****             }
 185:../User/BSP/i2c_eeprom.c ****         }
 186:../User/BSP/i2c_eeprom.c ****     }
 187:../User/BSP/i2c_eeprom.c **** }
 563              		.loc 1 187 1
 564 007c 00BF     		nop
 565 007e 1837     		adds	r7, r7, #24
 566              	.LCFI20:
 567              		.cfi_def_cfa_offset 8
 568 0080 BD46     		mov	sp, r7
 569              	.LCFI21:
 570              		.cfi_def_cfa_register 13
 571              		@ sp needed
 572 0082 80BD     		pop	{r7, pc}
 573              	.L27:
 574              		.align	2
 575              	.L26:
 576 0084 00340240 		.word	1073886208
 577 0088 00000000 		.word	sEETimeout
 578 008c 00540040 		.word	1073763328
 579              		.cfi_endproc
 580              	.LFE137:
 582              		.section	.text.sEE_TIMEOUT_UserCallback,"ax",%progbits
 583              		.align	1
 584              		.global	sEE_TIMEOUT_UserCallback
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 589              	sEE_TIMEOUT_UserCallback:
 590              	.LFB138:
 188:../User/BSP/i2c_eeprom.c **** 
 189:../User/BSP/i2c_eeprom.c **** 
 190:../User/BSP/i2c_eeprom.c **** /**
 191:../User/BSP/i2c_eeprom.c **** *\*\name    sEE_TIMEOUT_UserCallback.
 192:../User/BSP/i2c_eeprom.c **** *\*\fun     Timeout callback used by the I2C EEPROM driver.
 193:../User/BSP/i2c_eeprom.c **** *\*\param   none
 194:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 195:../User/BSP/i2c_eeprom.c **** **/
 196:../User/BSP/i2c_eeprom.c **** void sEE_TIMEOUT_UserCallback(void)
 197:../User/BSP/i2c_eeprom.c **** {		
 591              		.loc 1 197 1
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 1, uses_anonymous_args = 0
 595 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 64


 596              	.LCFI22:
 597              		.cfi_def_cfa_offset 8
 598              		.cfi_offset 7, -8
 599              		.cfi_offset 14, -4
 600 0002 00AF     		add	r7, sp, #0
 601              	.LCFI23:
 602              		.cfi_def_cfa_register 7
 198:../User/BSP/i2c_eeprom.c **** 		//I2C
 199:../User/BSP/i2c_eeprom.c **** #if (COMM_RECOVER_MODE == MODULE_SELF_RESET)
 200:../User/BSP/i2c_eeprom.c ****     IIC_SWReset();
 603              		.loc 1 200 5
 604 0004 FFF7FEFF 		bl	IIC_SWReset
 201:../User/BSP/i2c_eeprom.c **** #elif (COMM_RECOVER_MODE == MODULE_RCC_RESET)
 202:../User/BSP/i2c_eeprom.c ****     IIC_RCCReset();
 203:../User/BSP/i2c_eeprom.c **** #elif (COMM_RECOVER_MODE == SYSTEM_NVIC_RESET)
 204:../User/BSP/i2c_eeprom.c ****     SystemNVICReset();
 205:../User/BSP/i2c_eeprom.c **** #endif
 206:../User/BSP/i2c_eeprom.c **** 	
 207:../User/BSP/i2c_eeprom.c **** }
 605              		.loc 1 207 1
 606 0008 00BF     		nop
 607 000a 80BD     		pop	{r7, pc}
 608              		.cfi_endproc
 609              	.LFE138:
 611              		.section	.text.I2C_EE_Init,"ax",%progbits
 612              		.align	1
 613              		.global	I2C_EE_Init
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 618              	I2C_EE_Init:
 619              	.LFB139:
 208:../User/BSP/i2c_eeprom.c **** 
 209:../User/BSP/i2c_eeprom.c **** /**
 210:../User/BSP/i2c_eeprom.c **** *\*\name    I2C_EE_Init.
 211:../User/BSP/i2c_eeprom.c **** *\*\fun     Initializes I2C\GPIO\NVIC\RCC used by the I2C EEPROM driver.
 212:../User/BSP/i2c_eeprom.c **** *\*\param   none
 213:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 214:../User/BSP/i2c_eeprom.c **** **/
 215:../User/BSP/i2c_eeprom.c **** void I2C_EE_Init(void)
 216:../User/BSP/i2c_eeprom.c **** {
 620              		.loc 1 216 1
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 40
 623              		@ frame_needed = 1, uses_anonymous_args = 0
 624 0000 80B5     		push	{r7, lr}
 625              	.LCFI24:
 626              		.cfi_def_cfa_offset 8
 627              		.cfi_offset 7, -8
 628              		.cfi_offset 14, -4
 629 0002 8AB0     		sub	sp, sp, #40
 630              	.LCFI25:
 631              		.cfi_def_cfa_offset 48
 632 0004 00AF     		add	r7, sp, #0
 633              	.LCFI26:
 634              		.cfi_def_cfa_register 7
 217:../User/BSP/i2c_eeprom.c ****     /** GPIO configuration and clock enable */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 65


 218:../User/BSP/i2c_eeprom.c ****     GPIO_InitType GPIO_InitStructure;
 219:../User/BSP/i2c_eeprom.c ****     I2C_InitType I2C_InitStructure;
 220:../User/BSP/i2c_eeprom.c **** #if PROCESS_MODE == 1 // interrupt
 221:../User/BSP/i2c_eeprom.c ****     NVIC_InitType NVIC_InitStructure;
 222:../User/BSP/i2c_eeprom.c **** #endif
 223:../User/BSP/i2c_eeprom.c ****    
 224:../User/BSP/i2c_eeprom.c ****     /** enable peripheral clk*/
 225:../User/BSP/i2c_eeprom.c ****     I2C_Reset(I2Cx);    
 635              		.loc 1 225 5
 636 0006 1948     		ldr	r0, .L30
 637 0008 FFF7FEFF 		bl	I2C_Reset
 226:../User/BSP/i2c_eeprom.c ****     GPIO_Structure_Initialize(&GPIO_InitStructure);
 638              		.loc 1 226 5
 639 000c 07F11003 		add	r3, r7, #16
 640 0010 1846     		mov	r0, r3
 641 0012 FFF7FEFF 		bl	GPIO_Structure_Initialize
 227:../User/BSP/i2c_eeprom.c ****     GPIO_InitStructure.Pin            = I2Cx_SCL_PIN | I2Cx_SDA_PIN;
 642              		.loc 1 227 39
 643 0016 3023     		movs	r3, #48
 644 0018 3B61     		str	r3, [r7, #16]
 228:../User/BSP/i2c_eeprom.c ****     GPIO_InitStructure.GPIO_Slew_Rate = GPIO_SLEW_RATE_SLOW;
 645              		.loc 1 228 39
 646 001a 0123     		movs	r3, #1
 647 001c FB61     		str	r3, [r7, #28]
 229:../User/BSP/i2c_eeprom.c ****     GPIO_InitStructure.GPIO_Mode      = GPIO_MODE_AF_OD;
 648              		.loc 1 229 39
 649 001e 1223     		movs	r3, #18
 650 0020 7B61     		str	r3, [r7, #20]
 230:../User/BSP/i2c_eeprom.c ****     GPIO_InitStructure.GPIO_Alternate = GPIO_AF8_I2C1;
 651              		.loc 1 230 39
 652 0022 0823     		movs	r3, #8
 653 0024 7B62     		str	r3, [r7, #36]
 231:../User/BSP/i2c_eeprom.c ****     GPIO_InitStructure.GPIO_Pull      = GPIO_PULL_UP;
 654              		.loc 1 231 39
 655 0026 0123     		movs	r3, #1
 656 0028 BB61     		str	r3, [r7, #24]
 232:../User/BSP/i2c_eeprom.c ****     GPIO_Peripheral_Initialize(GPIOx, &GPIO_InitStructure);
 657              		.loc 1 232 5
 658 002a 07F11003 		add	r3, r7, #16
 659 002e 1946     		mov	r1, r3
 660 0030 0F48     		ldr	r0, .L30+4
 661 0032 FFF7FEFF 		bl	GPIO_Peripheral_Initialize
 233:../User/BSP/i2c_eeprom.c **** 
 234:../User/BSP/i2c_eeprom.c ****     /** I2C periphral configuration */
 235:../User/BSP/i2c_eeprom.c ****     I2C_Reset(I2Cx);
 662              		.loc 1 235 5
 663 0036 0D48     		ldr	r0, .L30
 664 0038 FFF7FEFF 		bl	I2C_Reset
 236:../User/BSP/i2c_eeprom.c ****     I2C_InitStructure.BusMode     = I2C_BUSMODE_I2C;
 665              		.loc 1 236 35
 666 003c 0023     		movs	r3, #0
 667 003e BB80     		strh	r3, [r7, #4]	@ movhi
 237:../User/BSP/i2c_eeprom.c ****     I2C_InitStructure.DutyCycle   = I2C_FMDUTYCYCLE_2;
 668              		.loc 1 237 35
 669 0040 4BF6FF73 		movw	r3, #49151
 670 0044 FB80     		strh	r3, [r7, #6]	@ movhi
 238:../User/BSP/i2c_eeprom.c ****     I2C_InitStructure.OwnAddr1    = 0xff;
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 66


 671              		.loc 1 238 35
 672 0046 FF23     		movs	r3, #255
 673 0048 3B81     		strh	r3, [r7, #8]	@ movhi
 239:../User/BSP/i2c_eeprom.c ****     I2C_InitStructure.AckEnable   = I2C_ACKEN;
 674              		.loc 1 239 35
 675 004a 4FF48063 		mov	r3, #1024
 676 004e 7B81     		strh	r3, [r7, #10]	@ movhi
 240:../User/BSP/i2c_eeprom.c ****     I2C_InitStructure.AddrMode    = I2C_ADDR_MODE_7BIT;
 677              		.loc 1 240 35
 678 0050 4FF48043 		mov	r3, #16384
 679 0054 BB81     		strh	r3, [r7, #12]	@ movhi
 241:../User/BSP/i2c_eeprom.c ****     I2C_InitStructure.ClkSpeed    = I2C_Speed;
 680              		.loc 1 241 35
 681 0056 074B     		ldr	r3, .L30+8
 682 0058 3B60     		str	r3, [r7]
 242:../User/BSP/i2c_eeprom.c ****     I2C_Initializes(I2Cx, &I2C_InitStructure);
 683              		.loc 1 242 5
 684 005a 3B46     		mov	r3, r7
 685 005c 1946     		mov	r1, r3
 686 005e 0348     		ldr	r0, .L30
 687 0060 FFF7FEFF 		bl	I2C_Initializes
 243:../User/BSP/i2c_eeprom.c **** #if PROCESS_MODE == 1 /* interrupt */
 244:../User/BSP/i2c_eeprom.c ****     /** I2C NVIC configuration */
 245:../User/BSP/i2c_eeprom.c ****     NVIC_Priority_Group_Set(NVIC_PER0_SUB4_PRIORITYGROUP);
 246:../User/BSP/i2c_eeprom.c ****     NVIC_InitStructure.NVIC_IRQChannel                   = I2C1_EV_IRQn;
 247:../User/BSP/i2c_eeprom.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 248:../User/BSP/i2c_eeprom.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority        = 1;
 249:../User/BSP/i2c_eeprom.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd                = ENABLE;
 250:../User/BSP/i2c_eeprom.c ****     NVIC_Initializes(&NVIC_InitStructure);
 251:../User/BSP/i2c_eeprom.c ****     NVIC_InitStructure.NVIC_IRQChannel                   = I2C1_ER_IRQn;
 252:../User/BSP/i2c_eeprom.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 253:../User/BSP/i2c_eeprom.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority        = 0;
 254:../User/BSP/i2c_eeprom.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd                = ENABLE;
 255:../User/BSP/i2c_eeprom.c ****     NVIC_Initializes(&NVIC_InitStructure);
 256:../User/BSP/i2c_eeprom.c **** #endif
 257:../User/BSP/i2c_eeprom.c **** }
 688              		.loc 1 257 1
 689 0064 00BF     		nop
 690 0066 2837     		adds	r7, r7, #40
 691              	.LCFI27:
 692              		.cfi_def_cfa_offset 8
 693 0068 BD46     		mov	sp, r7
 694              	.LCFI28:
 695              		.cfi_def_cfa_register 13
 696              		@ sp needed
 697 006a 80BD     		pop	{r7, pc}
 698              	.L31:
 699              		.align	2
 700              	.L30:
 701 006c 00540040 		.word	1073763328
 702 0070 00340240 		.word	1073886208
 703 0074 801A0600 		.word	400000
 704              		.cfi_endproc
 705              	.LFE139:
 707              		.section	.text.I2C_EE_WriteBuffer,"ax",%progbits
 708              		.align	1
 709              		.global	I2C_EE_WriteBuffer
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 67


 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 714              	I2C_EE_WriteBuffer:
 715              	.LFB140:
 258:../User/BSP/i2c_eeprom.c **** 
 259:../User/BSP/i2c_eeprom.c **** /**
 260:../User/BSP/i2c_eeprom.c **** *\*\name  I2C_EE_WriteBuffer.
 261:../User/BSP/i2c_eeprom.c **** *\*\fun   Writes buffer of data to the I2C EEPROM.
 262:../User/BSP/i2c_eeprom.c **** *\*\param pBuffer pointer to the buffer  containing the data to be
 263:../User/BSP/i2c_eeprom.c **** *\*\                  written to the EEPROM.
 264:../User/BSP/i2c_eeprom.c **** *\*\param WriteAddr EEPROM's internal address to write to.
 265:../User/BSP/i2c_eeprom.c **** *\*\param NumByteToWrite number of bytes to write to the EEPROM.
 266:../User/BSP/i2c_eeprom.c **** **/
 267:../User/BSP/i2c_eeprom.c **** void I2C_EE_WriteBuffer(u8* pBuffer, u16 WriteAddr, u16 NumByteToWrite)
 268:../User/BSP/i2c_eeprom.c **** {
 716              		.loc 1 268 1
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 8
 719              		@ frame_needed = 1, uses_anonymous_args = 0
 720 0000 80B5     		push	{r7, lr}
 721              	.LCFI29:
 722              		.cfi_def_cfa_offset 8
 723              		.cfi_offset 7, -8
 724              		.cfi_offset 14, -4
 725 0002 82B0     		sub	sp, sp, #8
 726              	.LCFI30:
 727              		.cfi_def_cfa_offset 16
 728 0004 00AF     		add	r7, sp, #0
 729              	.LCFI31:
 730              		.cfi_def_cfa_register 7
 731 0006 7860     		str	r0, [r7, #4]
 732 0008 0B46     		mov	r3, r1
 733 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 734 000c 1346     		mov	r3, r2	@ movhi
 735 000e 3B80     		strh	r3, [r7]	@ movhi
 269:../User/BSP/i2c_eeprom.c ****     if (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 736              		.loc 1 269 9
 737 0010 4FF40031 		mov	r1, #131072
 738 0014 1048     		ldr	r0, .L38
 739 0016 FFF7FEFF 		bl	I2C_Flag_Status_Get
 740 001a 0346     		mov	r3, r0
 741              		.loc 1 269 8
 742 001c 002B     		cmp	r3, #0
 743 001e 17D1     		bne	.L37
 270:../User/BSP/i2c_eeprom.c ****     {
 271:../User/BSP/i2c_eeprom.c ****         return;
 272:../User/BSP/i2c_eeprom.c ****     }
 273:../User/BSP/i2c_eeprom.c ****     I2C_pBuffer        = pBuffer;
 744              		.loc 1 273 24
 745 0020 0E4A     		ldr	r2, .L38+4
 746 0022 7B68     		ldr	r3, [r7, #4]
 747 0024 1360     		str	r3, [r2]
 274:../User/BSP/i2c_eeprom.c ****     I2C_WriteAddr      = WriteAddr;
 748              		.loc 1 274 24
 749 0026 0E4A     		ldr	r2, .L38+8
 750 0028 7B88     		ldrh	r3, [r7, #2]	@ movhi
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 68


 751 002a 1380     		strh	r3, [r2]	@ movhi
 275:../User/BSP/i2c_eeprom.c ****     I2C_NumByteToWrite = NumByteToWrite;
 752              		.loc 1 275 24
 753 002c 0D4A     		ldr	r2, .L38+12
 754 002e 3B88     		ldrh	r3, [r7]	@ movhi
 755 0030 1380     		strh	r3, [r2]	@ movhi
 276:../User/BSP/i2c_eeprom.c **** 
 277:../User/BSP/i2c_eeprom.c ****     while (I2C_NumByteToWrite > 0)
 756              		.loc 1 277 11
 757 0032 08E0     		b	.L35
 758              	.L36:
 278:../User/BSP/i2c_eeprom.c ****     {
 279:../User/BSP/i2c_eeprom.c ****         I2C_EE_WriteOnePage(I2C_pBuffer, I2C_WriteAddr, I2C_NumByteToWrite);
 759              		.loc 1 279 9
 760 0034 094B     		ldr	r3, .L38+4
 761 0036 1B68     		ldr	r3, [r3]
 762 0038 094A     		ldr	r2, .L38+8
 763 003a 1188     		ldrh	r1, [r2]
 764 003c 094A     		ldr	r2, .L38+12
 765 003e 1288     		ldrh	r2, [r2]
 766 0040 1846     		mov	r0, r3
 767 0042 FFF7FEFF 		bl	I2C_EE_WriteOnePage
 768              	.L35:
 277:../User/BSP/i2c_eeprom.c ****     {
 769              		.loc 1 277 31
 770 0046 074B     		ldr	r3, .L38+12
 771 0048 1B88     		ldrh	r3, [r3]
 772 004a 002B     		cmp	r3, #0
 773 004c F2D1     		bne	.L36
 774 004e 00E0     		b	.L32
 775              	.L37:
 271:../User/BSP/i2c_eeprom.c ****     }
 776              		.loc 1 271 9
 777 0050 00BF     		nop
 778              	.L32:
 280:../User/BSP/i2c_eeprom.c ****     }
 281:../User/BSP/i2c_eeprom.c **** }
 779              		.loc 1 281 1
 780 0052 0837     		adds	r7, r7, #8
 781              	.LCFI32:
 782              		.cfi_def_cfa_offset 8
 783 0054 BD46     		mov	sp, r7
 784              	.LCFI33:
 785              		.cfi_def_cfa_register 13
 786              		@ sp needed
 787 0056 80BD     		pop	{r7, pc}
 788              	.L39:
 789              		.align	2
 790              	.L38:
 791 0058 00540040 		.word	1073763328
 792 005c 00000000 		.word	I2C_pBuffer
 793 0060 00000000 		.word	I2C_WriteAddr
 794 0064 00000000 		.word	I2C_NumByteToWrite
 795              		.cfi_endproc
 796              	.LFE140:
 798              		.section	.text.I2C_EE_WriteOnePage,"ax",%progbits
 799              		.align	1
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 69


 800              		.global	I2C_EE_WriteOnePage
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 805              	I2C_EE_WriteOnePage:
 806              	.LFB141:
 282:../User/BSP/i2c_eeprom.c **** 
 283:../User/BSP/i2c_eeprom.c **** /**
 284:../User/BSP/i2c_eeprom.c **** *\*\name  I2C_EE_WriteOnePage.
 285:../User/BSP/i2c_eeprom.c **** *\*\fun   Writes a page of data to the I2C EEPROM, general called by
 286:../User/BSP/i2c_eeprom.c **** *\*\         I2C_EE_WriteBuffer.
 287:../User/BSP/i2c_eeprom.c **** *\*\param pBuffer pointer to the buffer  containing the data to be
 288:../User/BSP/i2c_eeprom.c **** *\*\                  written to the EEPROM.
 289:../User/BSP/i2c_eeprom.c **** *\*\param WriteAddr EEPROM's internal address to write to.
 290:../User/BSP/i2c_eeprom.c **** *\*\param NumByteToWrite number of bytes to write to the EEPROM.
 291:../User/BSP/i2c_eeprom.c **** **/
 292:../User/BSP/i2c_eeprom.c **** void I2C_EE_WriteOnePage(u8* pBuffer, u16 WriteAddr, u16 NumByteToWrite)
 293:../User/BSP/i2c_eeprom.c **** {
 807              		.loc 1 293 1
 808              		.cfi_startproc
 809              		@ args = 0, pretend = 0, frame = 16
 810              		@ frame_needed = 1, uses_anonymous_args = 0
 811 0000 80B5     		push	{r7, lr}
 812              	.LCFI34:
 813              		.cfi_def_cfa_offset 8
 814              		.cfi_offset 7, -8
 815              		.cfi_offset 14, -4
 816 0002 84B0     		sub	sp, sp, #16
 817              	.LCFI35:
 818              		.cfi_def_cfa_offset 24
 819 0004 00AF     		add	r7, sp, #0
 820              	.LCFI36:
 821              		.cfi_def_cfa_register 7
 822 0006 7860     		str	r0, [r7, #4]
 823 0008 0B46     		mov	r3, r1
 824 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 825 000c 1346     		mov	r3, r2	@ movhi
 826 000e 3B80     		strh	r3, [r7]	@ movhi
 294:../User/BSP/i2c_eeprom.c ****     u8 NumOfPage = 0, NumOfSingle = 0, Addr = 0, count = 0;
 827              		.loc 1 294 8
 828 0010 0023     		movs	r3, #0
 829 0012 FB73     		strb	r3, [r7, #15]
 830              		.loc 1 294 23
 831 0014 0023     		movs	r3, #0
 832 0016 BB73     		strb	r3, [r7, #14]
 833              		.loc 1 294 40
 834 0018 0023     		movs	r3, #0
 835 001a 7B73     		strb	r3, [r7, #13]
 836              		.loc 1 294 50
 837 001c 0023     		movs	r3, #0
 838 001e 3B73     		strb	r3, [r7, #12]
 295:../User/BSP/i2c_eeprom.c **** 
 296:../User/BSP/i2c_eeprom.c ****     Addr        = WriteAddr % I2C_PageSize;
 839              		.loc 1 296 29
 840 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 841 0022 DBB2     		uxtb	r3, r3
 842              		.loc 1 296 17
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 70


 843 0024 03F00703 		and	r3, r3, #7
 844 0028 7B73     		strb	r3, [r7, #13]
 297:../User/BSP/i2c_eeprom.c ****     count       = I2C_PageSize - Addr;
 845              		.loc 1 297 17
 846 002a 7B7B     		ldrb	r3, [r7, #13]
 847 002c C3F10803 		rsb	r3, r3, #8
 848 0030 3B73     		strb	r3, [r7, #12]
 298:../User/BSP/i2c_eeprom.c ****     NumOfPage   = NumByteToWrite / I2C_PageSize;
 849              		.loc 1 298 17
 850 0032 3B88     		ldrh	r3, [r7]
 851 0034 DB08     		lsrs	r3, r3, #3
 852 0036 9BB2     		uxth	r3, r3
 853 0038 FB73     		strb	r3, [r7, #15]
 299:../User/BSP/i2c_eeprom.c ****     NumOfSingle = NumByteToWrite % I2C_PageSize;
 854              		.loc 1 299 34
 855 003a 3B88     		ldrh	r3, [r7]	@ movhi
 856 003c DBB2     		uxtb	r3, r3
 857              		.loc 1 299 17
 858 003e 03F00703 		and	r3, r3, #7
 859 0042 BB73     		strb	r3, [r7, #14]
 300:../User/BSP/i2c_eeprom.c **** 
 301:../User/BSP/i2c_eeprom.c ****     I2C_NumByteWritingNow = 0;
 860              		.loc 1 301 27
 861 0044 1E4B     		ldr	r3, .L46
 862 0046 0022     		movs	r2, #0
 863 0048 1A70     		strb	r2, [r3]
 302:../User/BSP/i2c_eeprom.c ****     /** If WriteAddr is I2C_PageSize aligned */
 303:../User/BSP/i2c_eeprom.c ****     if (Addr == 0)
 864              		.loc 1 303 8
 865 004a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 866 004c 002B     		cmp	r3, #0
 867 004e 17D1     		bne	.L41
 304:../User/BSP/i2c_eeprom.c ****     {
 305:../User/BSP/i2c_eeprom.c ****         /** If NumByteToWrite < I2C_PageSize */
 306:../User/BSP/i2c_eeprom.c ****         if (NumOfPage == 0)
 868              		.loc 1 306 12
 869 0050 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 870 0052 002B     		cmp	r3, #0
 871 0054 0AD1     		bne	.L42
 307:../User/BSP/i2c_eeprom.c ****         {
 308:../User/BSP/i2c_eeprom.c ****             I2C_NumByteWritingNow = NumOfSingle;
 872              		.loc 1 308 35
 873 0056 1A4A     		ldr	r2, .L46
 874 0058 BB7B     		ldrb	r3, [r7, #14]
 875 005a 1370     		strb	r3, [r2]
 309:../User/BSP/i2c_eeprom.c ****             I2C_EE_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 876              		.loc 1 309 13
 877 005c BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 878 005e 9AB2     		uxth	r2, r3
 879 0060 7B88     		ldrh	r3, [r7, #2]
 880 0062 1946     		mov	r1, r3
 881 0064 7868     		ldr	r0, [r7, #4]
 882 0066 FFF7FEFF 		bl	I2C_EE_PageWrite
 310:../User/BSP/i2c_eeprom.c ****         }
 311:../User/BSP/i2c_eeprom.c ****         /** If NumByteToWrite > I2C_PageSize */
 312:../User/BSP/i2c_eeprom.c ****         else
 313:../User/BSP/i2c_eeprom.c ****         {
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 71


 314:../User/BSP/i2c_eeprom.c ****             I2C_NumByteWritingNow = I2C_PageSize;
 315:../User/BSP/i2c_eeprom.c ****             I2C_EE_PageWrite(pBuffer, WriteAddr, I2C_PageSize);
 316:../User/BSP/i2c_eeprom.c ****         }
 317:../User/BSP/i2c_eeprom.c ****     }
 318:../User/BSP/i2c_eeprom.c ****     /** If WriteAddr is not I2C_PageSize aligned */
 319:../User/BSP/i2c_eeprom.c ****     else
 320:../User/BSP/i2c_eeprom.c ****     {
 321:../User/BSP/i2c_eeprom.c ****         /* If NumByteToWrite < I2C_PageSize */
 322:../User/BSP/i2c_eeprom.c ****         if (NumOfPage == 0)
 323:../User/BSP/i2c_eeprom.c ****         {
 324:../User/BSP/i2c_eeprom.c ****             I2C_NumByteWritingNow = NumOfSingle;
 325:../User/BSP/i2c_eeprom.c ****             I2C_EE_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 326:../User/BSP/i2c_eeprom.c ****         }
 327:../User/BSP/i2c_eeprom.c ****         /* If NumByteToWrite > I2C_PageSize */
 328:../User/BSP/i2c_eeprom.c ****         else
 329:../User/BSP/i2c_eeprom.c ****         {
 330:../User/BSP/i2c_eeprom.c ****             if (count != 0)
 331:../User/BSP/i2c_eeprom.c ****             {
 332:../User/BSP/i2c_eeprom.c ****                 I2C_NumByteWritingNow = count;
 333:../User/BSP/i2c_eeprom.c ****                 I2C_EE_PageWrite(pBuffer, WriteAddr, count);
 334:../User/BSP/i2c_eeprom.c ****             }
 335:../User/BSP/i2c_eeprom.c ****         }
 336:../User/BSP/i2c_eeprom.c ****     }
 337:../User/BSP/i2c_eeprom.c **** }
 883              		.loc 1 337 1
 884 006a 24E0     		b	.L45
 885              	.L42:
 314:../User/BSP/i2c_eeprom.c ****             I2C_EE_PageWrite(pBuffer, WriteAddr, I2C_PageSize);
 886              		.loc 1 314 35
 887 006c 144B     		ldr	r3, .L46
 888 006e 0822     		movs	r2, #8
 889 0070 1A70     		strb	r2, [r3]
 315:../User/BSP/i2c_eeprom.c ****         }
 890              		.loc 1 315 13
 891 0072 7B88     		ldrh	r3, [r7, #2]
 892 0074 0822     		movs	r2, #8
 893 0076 1946     		mov	r1, r3
 894 0078 7868     		ldr	r0, [r7, #4]
 895 007a FFF7FEFF 		bl	I2C_EE_PageWrite
 896              		.loc 1 337 1
 897 007e 1AE0     		b	.L45
 898              	.L41:
 322:../User/BSP/i2c_eeprom.c ****         {
 899              		.loc 1 322 12
 900 0080 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 901 0082 002B     		cmp	r3, #0
 902 0084 0AD1     		bne	.L44
 324:../User/BSP/i2c_eeprom.c ****             I2C_EE_PageWrite(pBuffer, WriteAddr, NumOfSingle);
 903              		.loc 1 324 35
 904 0086 0E4A     		ldr	r2, .L46
 905 0088 BB7B     		ldrb	r3, [r7, #14]
 906 008a 1370     		strb	r3, [r2]
 325:../User/BSP/i2c_eeprom.c ****         }
 907              		.loc 1 325 13
 908 008c BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 909 008e 9AB2     		uxth	r2, r3
 910 0090 7B88     		ldrh	r3, [r7, #2]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 72


 911 0092 1946     		mov	r1, r3
 912 0094 7868     		ldr	r0, [r7, #4]
 913 0096 FFF7FEFF 		bl	I2C_EE_PageWrite
 914              		.loc 1 337 1
 915 009a 0CE0     		b	.L45
 916              	.L44:
 330:../User/BSP/i2c_eeprom.c ****             {
 917              		.loc 1 330 16
 918 009c 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 919 009e 002B     		cmp	r3, #0
 920 00a0 09D0     		beq	.L45
 332:../User/BSP/i2c_eeprom.c ****                 I2C_EE_PageWrite(pBuffer, WriteAddr, count);
 921              		.loc 1 332 39
 922 00a2 074A     		ldr	r2, .L46
 923 00a4 3B7B     		ldrb	r3, [r7, #12]
 924 00a6 1370     		strb	r3, [r2]
 333:../User/BSP/i2c_eeprom.c ****             }
 925              		.loc 1 333 17
 926 00a8 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 927 00aa 9AB2     		uxth	r2, r3
 928 00ac 7B88     		ldrh	r3, [r7, #2]
 929 00ae 1946     		mov	r1, r3
 930 00b0 7868     		ldr	r0, [r7, #4]
 931 00b2 FFF7FEFF 		bl	I2C_EE_PageWrite
 932              	.L45:
 933              		.loc 1 337 1
 934 00b6 00BF     		nop
 935 00b8 1037     		adds	r7, r7, #16
 936              	.LCFI37:
 937              		.cfi_def_cfa_offset 8
 938 00ba BD46     		mov	sp, r7
 939              	.LCFI38:
 940              		.cfi_def_cfa_register 13
 941              		@ sp needed
 942 00bc 80BD     		pop	{r7, pc}
 943              	.L47:
 944 00be 00BF     		.align	2
 945              	.L46:
 946 00c0 00000000 		.word	I2C_NumByteWritingNow
 947              		.cfi_endproc
 948              	.LFE141:
 950              		.section	.text.I2C_EE_PageWrite,"ax",%progbits
 951              		.align	1
 952              		.global	I2C_EE_PageWrite
 953              		.syntax unified
 954              		.thumb
 955              		.thumb_func
 957              	I2C_EE_PageWrite:
 958              	.LFB142:
 338:../User/BSP/i2c_eeprom.c **** 
 339:../User/BSP/i2c_eeprom.c **** /**
 340:../User/BSP/i2c_eeprom.c **** *\*\name  I2C_EE_PageWrite.
 341:../User/BSP/i2c_eeprom.c **** *\*\fun   Writes more than one byte to the EEPROM with a single WRITE
 342:../User/BSP/i2c_eeprom.c **** *\*\         cycle. The number of byte can't exceed the EEPROM page size.
 343:../User/BSP/i2c_eeprom.c **** *\*\param pBuffer pointer to the buffer containing the data to be
 344:../User/BSP/i2c_eeprom.c **** *\*\                  written to the EEPROM.
 345:../User/BSP/i2c_eeprom.c **** *\*\param WriteAddr EEPROM's internal address to write to (1-16).
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 73


 346:../User/BSP/i2c_eeprom.c **** *\*\param NumByteToWrite number of bytes to write to the EEPROM.
 347:../User/BSP/i2c_eeprom.c **** **/
 348:../User/BSP/i2c_eeprom.c **** void I2C_EE_PageWrite(u8* pBuffer, u16 WriteAddr, u16 NumByteToWrite)
 349:../User/BSP/i2c_eeprom.c **** {
 959              		.loc 1 349 1
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 8
 962              		@ frame_needed = 1, uses_anonymous_args = 0
 963 0000 80B5     		push	{r7, lr}
 964              	.LCFI39:
 965              		.cfi_def_cfa_offset 8
 966              		.cfi_offset 7, -8
 967              		.cfi_offset 14, -4
 968 0002 82B0     		sub	sp, sp, #8
 969              	.LCFI40:
 970              		.cfi_def_cfa_offset 16
 971 0004 00AF     		add	r7, sp, #0
 972              	.LCFI41:
 973              		.cfi_def_cfa_register 7
 974 0006 7860     		str	r0, [r7, #4]
 975 0008 0B46     		mov	r3, r1
 976 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 977 000c 1346     		mov	r3, r2	@ movhi
 978 000e 3B80     		strh	r3, [r7]	@ movhi
 350:../User/BSP/i2c_eeprom.c **** #if PROCESS_MODE == 0 /* polling */
 351:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 979              		.loc 1 351 16
 980 0010 4E4B     		ldr	r3, .L66
 981 0012 4FF4C822 		mov	r2, #409600
 982 0016 1A60     		str	r2, [r3]
 352:../User/BSP/i2c_eeprom.c ****     while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 983              		.loc 1 352 11
 984 0018 08E0     		b	.L50
 985              	.L51:
 353:../User/BSP/i2c_eeprom.c ****     {
 354:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 986              		.loc 1 354 24
 987 001a 4C4B     		ldr	r3, .L66
 988 001c 1B68     		ldr	r3, [r3]
 989 001e 5A1E     		subs	r2, r3, #1
 990 0020 4A49     		ldr	r1, .L66
 991 0022 0A60     		str	r2, [r1]
 992              		.loc 1 354 12
 993 0024 002B     		cmp	r3, #0
 994 0026 01D1     		bne	.L50
 355:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 995              		.loc 1 355 13
 996 0028 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 997              	.L50:
 352:../User/BSP/i2c_eeprom.c ****     while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 998              		.loc 1 352 12
 999 002c 4FF40031 		mov	r1, #131072
 1000 0030 4748     		ldr	r0, .L66+4
 1001 0032 FFF7FEFF 		bl	I2C_Flag_Status_Get
 1002 0036 0346     		mov	r3, r0
 1003 0038 002B     		cmp	r3, #0
 1004 003a EED1     		bne	.L51
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 74


 356:../User/BSP/i2c_eeprom.c ****     }
 357:../User/BSP/i2c_eeprom.c ****     /** Send START condition */
 358:../User/BSP/i2c_eeprom.c ****     I2C_Generate_Start_Enable(I2Cx);
 1005              		.loc 1 358 5
 1006 003c 4448     		ldr	r0, .L66+4
 1007 003e FFF7FEFF 		bl	I2C_Generate_Start_Enable
 359:../User/BSP/i2c_eeprom.c ****     /** Test on EV5 and clear it */
 360:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1008              		.loc 1 360 16
 1009 0042 424B     		ldr	r3, .L66
 1010 0044 4FF4C822 		mov	r2, #409600
 1011 0048 1A60     		str	r2, [r3]
 361:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1012              		.loc 1 361 11
 1013 004a 08E0     		b	.L53
 1014              	.L54:
 362:../User/BSP/i2c_eeprom.c ****     {
 363:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1015              		.loc 1 363 24
 1016 004c 3F4B     		ldr	r3, .L66
 1017 004e 1B68     		ldr	r3, [r3]
 1018 0050 5A1E     		subs	r2, r3, #1
 1019 0052 3E49     		ldr	r1, .L66
 1020 0054 0A60     		str	r2, [r1]
 1021              		.loc 1 363 12
 1022 0056 002B     		cmp	r3, #0
 1023 0058 01D1     		bne	.L53
 364:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1024              		.loc 1 364 13
 1025 005a FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1026              	.L53:
 361:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1027              		.loc 1 361 13
 1028 005e 3D49     		ldr	r1, .L66+8
 1029 0060 3B48     		ldr	r0, .L66+4
 1030 0062 FFF7FEFF 		bl	I2C_Event_Check
 1031 0066 0346     		mov	r3, r0
 361:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1032              		.loc 1 361 12
 1033 0068 002B     		cmp	r3, #0
 1034 006a EFD0     		beq	.L54
 365:../User/BSP/i2c_eeprom.c ****     }
 366:../User/BSP/i2c_eeprom.c ****     /** Send EEPROM address for write */
 367:../User/BSP/i2c_eeprom.c ****     I2C_7bit_Addr_Send(I2Cx, EEPROM_ADDRESS | ((WriteAddr >> 7) &0x02), I2C_DIRECTION_SEND);
 1035              		.loc 1 367 65
 1036 006c 7B88     		ldrh	r3, [r7, #2]
 1037 006e DB09     		lsrs	r3, r3, #7
 1038 0070 9BB2     		uxth	r3, r3
 1039 0072 5BB2     		sxtb	r3, r3
 1040 0074 03F00203 		and	r3, r3, #2
 1041 0078 5BB2     		sxtb	r3, r3
 1042              		.loc 1 367 45
 1043 007a 63F05F03 		orn	r3, r3, #95
 1044 007e 5BB2     		sxtb	r3, r3
 1045              		.loc 1 367 5
 1046 0080 DBB2     		uxtb	r3, r3
 1047 0082 0022     		movs	r2, #0
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 75


 1048 0084 1946     		mov	r1, r3
 1049 0086 3248     		ldr	r0, .L66+4
 1050 0088 FFF7FEFF 		bl	I2C_7bit_Addr_Send
 368:../User/BSP/i2c_eeprom.c ****     /** Test on EV6 and clear it */
 369:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1051              		.loc 1 369 16
 1052 008c 2F4B     		ldr	r3, .L66
 1053 008e 4FF4C822 		mov	r2, #409600
 1054 0092 1A60     		str	r2, [r3]
 370:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_TXMODE_FLAG))
 1055              		.loc 1 370 11
 1056 0094 08E0     		b	.L56
 1057              	.L57:
 371:../User/BSP/i2c_eeprom.c ****     {
 372:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1058              		.loc 1 372 24
 1059 0096 2D4B     		ldr	r3, .L66
 1060 0098 1B68     		ldr	r3, [r3]
 1061 009a 5A1E     		subs	r2, r3, #1
 1062 009c 2B49     		ldr	r1, .L66
 1063 009e 0A60     		str	r2, [r1]
 1064              		.loc 1 372 12
 1065 00a0 002B     		cmp	r3, #0
 1066 00a2 01D1     		bne	.L56
 373:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1067              		.loc 1 373 13
 1068 00a4 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1069              	.L56:
 370:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_TXMODE_FLAG))
 1070              		.loc 1 370 13
 1071 00a8 2B49     		ldr	r1, .L66+12
 1072 00aa 2948     		ldr	r0, .L66+4
 1073 00ac FFF7FEFF 		bl	I2C_Event_Check
 1074 00b0 0346     		mov	r3, r0
 370:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_TXMODE_FLAG))
 1075              		.loc 1 370 12
 1076 00b2 002B     		cmp	r3, #0
 1077 00b4 EFD0     		beq	.L57
 374:../User/BSP/i2c_eeprom.c ****     }
 375:../User/BSP/i2c_eeprom.c ****     /** Send the EEPROM's internal address to write to */
 376:../User/BSP/i2c_eeprom.c ****     I2C_Data_Send(I2Cx, WriteAddr&0xFF);
 1078              		.loc 1 376 5
 1079 00b6 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1080 00b8 DBB2     		uxtb	r3, r3
 1081 00ba 1946     		mov	r1, r3
 1082 00bc 2448     		ldr	r0, .L66+4
 1083 00be FFF7FEFF 		bl	I2C_Data_Send
 377:../User/BSP/i2c_eeprom.c ****     /** Test on EV8 and clear it */
 378:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1084              		.loc 1 378 16
 1085 00c2 224B     		ldr	r3, .L66
 1086 00c4 4FF4C822 		mov	r2, #409600
 1087 00c8 1A60     		str	r2, [r3]
 379:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
 1088              		.loc 1 379 11
 1089 00ca 08E0     		b	.L59
 1090              	.L60:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 76


 380:../User/BSP/i2c_eeprom.c ****     {
 381:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1091              		.loc 1 381 24
 1092 00cc 1F4B     		ldr	r3, .L66
 1093 00ce 1B68     		ldr	r3, [r3]
 1094 00d0 5A1E     		subs	r2, r3, #1
 1095 00d2 1E49     		ldr	r1, .L66
 1096 00d4 0A60     		str	r2, [r1]
 1097              		.loc 1 381 12
 1098 00d6 002B     		cmp	r3, #0
 1099 00d8 01D1     		bne	.L59
 382:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1100              		.loc 1 382 13
 1101 00da FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1102              	.L59:
 379:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
 1103              		.loc 1 379 13
 1104 00de 1F49     		ldr	r1, .L66+16
 1105 00e0 1B48     		ldr	r0, .L66+4
 1106 00e2 FFF7FEFF 		bl	I2C_Event_Check
 1107 00e6 0346     		mov	r3, r0
 379:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
 1108              		.loc 1 379 12
 1109 00e8 002B     		cmp	r3, #0
 1110 00ea EFD0     		beq	.L60
 383:../User/BSP/i2c_eeprom.c ****     }
 384:../User/BSP/i2c_eeprom.c ****     /** While there is data to be written */
 385:../User/BSP/i2c_eeprom.c ****     while (NumByteToWrite--)
 1111              		.loc 1 385 11
 1112 00ec 1DE0     		b	.L61
 1113              	.L65:
 386:../User/BSP/i2c_eeprom.c ****     {
 387:../User/BSP/i2c_eeprom.c ****         /** Send the current byte */
 388:../User/BSP/i2c_eeprom.c ****         I2C_Data_Send(I2Cx, *pBuffer);
 1114              		.loc 1 388 9
 1115 00ee 7B68     		ldr	r3, [r7, #4]
 1116 00f0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1117 00f2 1946     		mov	r1, r3
 1118 00f4 1648     		ldr	r0, .L66+4
 1119 00f6 FFF7FEFF 		bl	I2C_Data_Send
 389:../User/BSP/i2c_eeprom.c ****         /** Point to the next byte to be written */
 390:../User/BSP/i2c_eeprom.c ****         pBuffer++;
 1120              		.loc 1 390 16
 1121 00fa 7B68     		ldr	r3, [r7, #4]
 1122 00fc 0133     		adds	r3, r3, #1
 1123 00fe 7B60     		str	r3, [r7, #4]
 391:../User/BSP/i2c_eeprom.c ****         /** Test on EV8 and clear it */
 392:../User/BSP/i2c_eeprom.c ****         sEETimeout = sEE_LONG_TIMEOUT;
 1124              		.loc 1 392 20
 1125 0100 124B     		ldr	r3, .L66
 1126 0102 4FF4C822 		mov	r2, #409600
 1127 0106 1A60     		str	r2, [r3]
 393:../User/BSP/i2c_eeprom.c ****         while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
 1128              		.loc 1 393 15
 1129 0108 08E0     		b	.L63
 1130              	.L64:
 394:../User/BSP/i2c_eeprom.c ****         {
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 77


 395:../User/BSP/i2c_eeprom.c ****             if ((sEETimeout--) == 0)
 1131              		.loc 1 395 28
 1132 010a 104B     		ldr	r3, .L66
 1133 010c 1B68     		ldr	r3, [r3]
 1134 010e 5A1E     		subs	r2, r3, #1
 1135 0110 0E49     		ldr	r1, .L66
 1136 0112 0A60     		str	r2, [r1]
 1137              		.loc 1 395 16
 1138 0114 002B     		cmp	r3, #0
 1139 0116 01D1     		bne	.L63
 396:../User/BSP/i2c_eeprom.c ****                 sEE_TIMEOUT_UserCallback();
 1140              		.loc 1 396 17
 1141 0118 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1142              	.L63:
 393:../User/BSP/i2c_eeprom.c ****         while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
 1143              		.loc 1 393 17
 1144 011c 0F49     		ldr	r1, .L66+16
 1145 011e 0C48     		ldr	r0, .L66+4
 1146 0120 FFF7FEFF 		bl	I2C_Event_Check
 1147 0124 0346     		mov	r3, r0
 393:../User/BSP/i2c_eeprom.c ****         while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
 1148              		.loc 1 393 16
 1149 0126 002B     		cmp	r3, #0
 1150 0128 EFD0     		beq	.L64
 1151              	.L61:
 385:../User/BSP/i2c_eeprom.c ****     {
 1152              		.loc 1 385 26
 1153 012a 3B88     		ldrh	r3, [r7]
 1154 012c 5A1E     		subs	r2, r3, #1
 1155 012e 3A80     		strh	r2, [r7]	@ movhi
 385:../User/BSP/i2c_eeprom.c ****     {
 1156              		.loc 1 385 12
 1157 0130 002B     		cmp	r3, #0
 1158 0132 DCD1     		bne	.L65
 397:../User/BSP/i2c_eeprom.c ****         }
 398:../User/BSP/i2c_eeprom.c ****     }
 399:../User/BSP/i2c_eeprom.c ****     /** Send STOP condition */
 400:../User/BSP/i2c_eeprom.c ****     I2C_Generate_Stop_Enable(I2Cx);
 1159              		.loc 1 400 5
 1160 0134 0648     		ldr	r0, .L66+4
 1161 0136 FFF7FEFF 		bl	I2C_Generate_Stop_Enable
 401:../User/BSP/i2c_eeprom.c ****     I2C_EE_WaitEepromStandbyState();
 1162              		.loc 1 401 5
 1163 013a FFF7FEFF 		bl	I2C_EE_WaitEepromStandbyState
 402:../User/BSP/i2c_eeprom.c ****     I2C_EE_WriteOnePageCompleted();
 1164              		.loc 1 402 5
 1165 013e FFF7FEFF 		bl	I2C_EE_WriteOnePageCompleted
 403:../User/BSP/i2c_eeprom.c **** 
 404:../User/BSP/i2c_eeprom.c **** #elif PROCESS_MODE == 1 /* interrupt */
 405:../User/BSP/i2c_eeprom.c ****     /** initialize static parameter */
 406:../User/BSP/i2c_eeprom.c ****     MasterDirection = Transmitter;
 407:../User/BSP/i2c_eeprom.c ****     i2c_comm_state  = COMM_PRE;
 408:../User/BSP/i2c_eeprom.c ****     /** initialize static parameter according to input parameter */
 409:../User/BSP/i2c_eeprom.c ****     SlaveADDR    = EEPROM_ADDRESS; /// this byte shoule be send by F/W (in loop or INTSTS way)
 410:../User/BSP/i2c_eeprom.c ****     DeviceOffset = WriteAddr;      /// this byte can be send by both F/W and DMA
 411:../User/BSP/i2c_eeprom.c ****     OffsetDone   = FALSE;
 412:../User/BSP/i2c_eeprom.c ****     memcpy(SendBuf, pBuffer, NumByteToWrite);
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 78


 413:../User/BSP/i2c_eeprom.c ****     BufCount           = 0;
 414:../User/BSP/i2c_eeprom.c ****     Int_NumByteToWrite = NumByteToWrite;
 415:../User/BSP/i2c_eeprom.c ****     I2C_Acknowledg_Enable(I2Cx);
 416:../User/BSP/i2c_eeprom.c ****     I2C_Interrupts_Enable(I2Cx, I2C_INT_EVENT | I2C_INT_BUF | I2C_INT_ERR);
 417:../User/BSP/i2c_eeprom.c **** 
 418:../User/BSP/i2c_eeprom.c ****     /** Send START condition */
 419:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 420:../User/BSP/i2c_eeprom.c ****     while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 421:../User/BSP/i2c_eeprom.c ****     {
 422:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 423:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 424:../User/BSP/i2c_eeprom.c ****     }
 425:../User/BSP/i2c_eeprom.c ****     I2C_Generate_Start_Enable(I2Cx);
 426:../User/BSP/i2c_eeprom.c ****     I2C_EE_WaitOperationIsCompleted();
 427:../User/BSP/i2c_eeprom.c ****     I2C_EE_WriteOnePageCompleted();
 428:../User/BSP/i2c_eeprom.c **** #endif
 429:../User/BSP/i2c_eeprom.c **** }
 1166              		.loc 1 429 1
 1167 0142 00BF     		nop
 1168 0144 0837     		adds	r7, r7, #8
 1169              	.LCFI42:
 1170              		.cfi_def_cfa_offset 8
 1171 0146 BD46     		mov	sp, r7
 1172              	.LCFI43:
 1173              		.cfi_def_cfa_register 13
 1174              		@ sp needed
 1175 0148 80BD     		pop	{r7, pc}
 1176              	.L67:
 1177 014a 00BF     		.align	2
 1178              	.L66:
 1179 014c 00000000 		.word	sEETimeout
 1180 0150 00540040 		.word	1073763328
 1181 0154 01000300 		.word	196609
 1182 0158 82000700 		.word	458882
 1183 015c 84000700 		.word	458884
 1184              		.cfi_endproc
 1185              	.LFE142:
 1187              		.section	.text.I2C_EE_WriteOnePageCompleted,"ax",%progbits
 1188              		.align	1
 1189              		.global	I2C_EE_WriteOnePageCompleted
 1190              		.syntax unified
 1191              		.thumb
 1192              		.thumb_func
 1194              	I2C_EE_WriteOnePageCompleted:
 1195              	.LFB143:
 430:../User/BSP/i2c_eeprom.c **** 
 431:../User/BSP/i2c_eeprom.c **** /**
 432:../User/BSP/i2c_eeprom.c **** *\*\name    I2C_EE_WriteOnePageCompleted.
 433:../User/BSP/i2c_eeprom.c **** *\*\fun     Process Write one page completed.
 434:../User/BSP/i2c_eeprom.c **** *\*\param   none
 435:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 436:../User/BSP/i2c_eeprom.c **** **/
 437:../User/BSP/i2c_eeprom.c **** void I2C_EE_WriteOnePageCompleted(void)
 438:../User/BSP/i2c_eeprom.c **** {
 1196              		.loc 1 438 1
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 79


 1199              		@ frame_needed = 1, uses_anonymous_args = 0
 1200              		@ link register save eliminated.
 1201 0000 80B4     		push	{r7}
 1202              	.LCFI44:
 1203              		.cfi_def_cfa_offset 4
 1204              		.cfi_offset 7, -4
 1205 0002 00AF     		add	r7, sp, #0
 1206              	.LCFI45:
 1207              		.cfi_def_cfa_register 7
 439:../User/BSP/i2c_eeprom.c ****     I2C_pBuffer += I2C_NumByteWritingNow;
 1208              		.loc 1 439 17
 1209 0004 0E4B     		ldr	r3, .L69
 1210 0006 1B68     		ldr	r3, [r3]
 1211 0008 0E4A     		ldr	r2, .L69+4
 1212 000a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1213 000c 1344     		add	r3, r3, r2
 1214 000e 0C4A     		ldr	r2, .L69
 1215 0010 1360     		str	r3, [r2]
 440:../User/BSP/i2c_eeprom.c ****     I2C_WriteAddr += I2C_NumByteWritingNow;
 1216              		.loc 1 440 19
 1217 0012 0C4B     		ldr	r3, .L69+4
 1218 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1219 0016 1A46     		mov	r2, r3
 1220 0018 0B4B     		ldr	r3, .L69+8
 1221 001a 1B88     		ldrh	r3, [r3]
 1222 001c 1344     		add	r3, r3, r2
 1223 001e 9AB2     		uxth	r2, r3
 1224 0020 094B     		ldr	r3, .L69+8
 1225 0022 1A80     		strh	r2, [r3]	@ movhi
 441:../User/BSP/i2c_eeprom.c ****     I2C_NumByteToWrite -= I2C_NumByteWritingNow;
 1226              		.loc 1 441 24
 1227 0024 094B     		ldr	r3, .L69+12
 1228 0026 1B88     		ldrh	r3, [r3]
 1229 0028 064A     		ldr	r2, .L69+4
 1230 002a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1231 002c 9B1A     		subs	r3, r3, r2
 1232 002e 9AB2     		uxth	r2, r3
 1233 0030 064B     		ldr	r3, .L69+12
 1234 0032 1A80     		strh	r2, [r3]	@ movhi
 442:../User/BSP/i2c_eeprom.c **** }
 1235              		.loc 1 442 1
 1236 0034 00BF     		nop
 1237 0036 BD46     		mov	sp, r7
 1238              	.LCFI46:
 1239              		.cfi_def_cfa_register 13
 1240              		@ sp needed
 1241 0038 5DF8047B 		ldr	r7, [sp], #4
 1242              	.LCFI47:
 1243              		.cfi_restore 7
 1244              		.cfi_def_cfa_offset 0
 1245 003c 7047     		bx	lr
 1246              	.L70:
 1247 003e 00BF     		.align	2
 1248              	.L69:
 1249 0040 00000000 		.word	I2C_pBuffer
 1250 0044 00000000 		.word	I2C_NumByteWritingNow
 1251 0048 00000000 		.word	I2C_WriteAddr
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 80


 1252 004c 00000000 		.word	I2C_NumByteToWrite
 1253              		.cfi_endproc
 1254              	.LFE143:
 1256              		.section	.text.I2C_EE_ReadBuffer,"ax",%progbits
 1257              		.align	1
 1258              		.global	I2C_EE_ReadBuffer
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1263              	I2C_EE_ReadBuffer:
 1264              	.LFB144:
 443:../User/BSP/i2c_eeprom.c **** 
 444:../User/BSP/i2c_eeprom.c **** /**
 445:../User/BSP/i2c_eeprom.c **** *\*\name  I2C_EE_ReadBuffer.
 446:../User/BSP/i2c_eeprom.c **** *\*\fun   Reads a block of data from the EEPROM.
 447:../User/BSP/i2c_eeprom.c **** *\*\param pBuffer pointer to the buffer that receives the data read
 448:../User/BSP/i2c_eeprom.c **** *\*\                  from the EEPROM.
 449:../User/BSP/i2c_eeprom.c **** *\*\param ReadAddr EEPROM's internal address to read from.
 450:../User/BSP/i2c_eeprom.c **** *\*\param NumByteToRead number of bytes to read from the EEPROM.
 451:../User/BSP/i2c_eeprom.c **** **/
 452:../User/BSP/i2c_eeprom.c **** void I2C_EE_ReadBuffer(u8* pBuffer, u16 ReadAddr, u16 NumByteToRead)
 453:../User/BSP/i2c_eeprom.c **** {
 1265              		.loc 1 453 1
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 8
 1268              		@ frame_needed = 1, uses_anonymous_args = 0
 1269 0000 80B5     		push	{r7, lr}
 1270              	.LCFI48:
 1271              		.cfi_def_cfa_offset 8
 1272              		.cfi_offset 7, -8
 1273              		.cfi_offset 14, -4
 1274 0002 82B0     		sub	sp, sp, #8
 1275              	.LCFI49:
 1276              		.cfi_def_cfa_offset 16
 1277 0004 00AF     		add	r7, sp, #0
 1278              	.LCFI50:
 1279              		.cfi_def_cfa_register 7
 1280 0006 7860     		str	r0, [r7, #4]
 1281 0008 0B46     		mov	r3, r1
 1282 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 1283 000c 1346     		mov	r3, r2	@ movhi
 1284 000e 3B80     		strh	r3, [r7]	@ movhi
 454:../User/BSP/i2c_eeprom.c **** #if PROCESS_MODE == 0 /* polling */
 455:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1285              		.loc 1 455 16
 1286 0010 A14B     		ldr	r3, .L109
 1287 0012 4FF4C822 		mov	r2, #409600
 1288 0016 1A60     		str	r2, [r3]
 456:../User/BSP/i2c_eeprom.c ****     while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 1289              		.loc 1 456 11
 1290 0018 08E0     		b	.L73
 1291              	.L74:
 457:../User/BSP/i2c_eeprom.c ****     {
 458:../User/BSP/i2c_eeprom.c ****             if ((sEETimeout--) == 0)
 1292              		.loc 1 458 28
 1293 001a 9F4B     		ldr	r3, .L109
 1294 001c 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 81


 1295 001e 5A1E     		subs	r2, r3, #1
 1296 0020 9D49     		ldr	r1, .L109
 1297 0022 0A60     		str	r2, [r1]
 1298              		.loc 1 458 16
 1299 0024 002B     		cmp	r3, #0
 1300 0026 01D1     		bne	.L73
 459:../User/BSP/i2c_eeprom.c ****                     sEE_TIMEOUT_UserCallback();
 1301              		.loc 1 459 21
 1302 0028 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1303              	.L73:
 456:../User/BSP/i2c_eeprom.c ****     while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 1304              		.loc 1 456 12
 1305 002c 4FF40031 		mov	r1, #131072
 1306 0030 9A48     		ldr	r0, .L109+4
 1307 0032 FFF7FEFF 		bl	I2C_Flag_Status_Get
 1308 0036 0346     		mov	r3, r0
 1309 0038 002B     		cmp	r3, #0
 1310 003a EED1     		bne	.L74
 460:../User/BSP/i2c_eeprom.c ****     }
 461:../User/BSP/i2c_eeprom.c ****     
 462:../User/BSP/i2c_eeprom.c ****     I2C_PEC_Position_Set(I2Cx, I2C_PEC_POS_CURRENT);
 1311              		.loc 1 462 5
 1312 003c 4FF2FF71 		movw	r1, #63487
 1313 0040 9648     		ldr	r0, .L109+4
 1314 0042 FFF7FEFF 		bl	I2C_PEC_Position_Set
 463:../User/BSP/i2c_eeprom.c ****     I2C_Acknowledg_Enable(I2Cx);
 1315              		.loc 1 463 5
 1316 0046 9548     		ldr	r0, .L109+4
 1317 0048 FFF7FEFF 		bl	I2C_Acknowledg_Enable
 464:../User/BSP/i2c_eeprom.c ****     
 465:../User/BSP/i2c_eeprom.c ****     /** Send START condition */
 466:../User/BSP/i2c_eeprom.c ****     I2C_Generate_Start_Enable(I2Cx);
 1318              		.loc 1 466 5
 1319 004c 9348     		ldr	r0, .L109+4
 1320 004e FFF7FEFF 		bl	I2C_Generate_Start_Enable
 467:../User/BSP/i2c_eeprom.c **** 
 468:../User/BSP/i2c_eeprom.c ****     /** Test on EV5 and clear it */
 469:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1321              		.loc 1 469 16
 1322 0052 914B     		ldr	r3, .L109
 1323 0054 4FF4C822 		mov	r2, #409600
 1324 0058 1A60     		str	r2, [r3]
 470:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1325              		.loc 1 470 11
 1326 005a 08E0     		b	.L76
 1327              	.L77:
 471:../User/BSP/i2c_eeprom.c ****     {
 472:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1328              		.loc 1 472 24
 1329 005c 8E4B     		ldr	r3, .L109
 1330 005e 1B68     		ldr	r3, [r3]
 1331 0060 5A1E     		subs	r2, r3, #1
 1332 0062 8D49     		ldr	r1, .L109
 1333 0064 0A60     		str	r2, [r1]
 1334              		.loc 1 472 12
 1335 0066 002B     		cmp	r3, #0
 1336 0068 01D1     		bne	.L76
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 82


 473:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1337              		.loc 1 473 13
 1338 006a FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1339              	.L76:
 470:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1340              		.loc 1 470 13
 1341 006e 8C49     		ldr	r1, .L109+8
 1342 0070 8A48     		ldr	r0, .L109+4
 1343 0072 FFF7FEFF 		bl	I2C_Event_Check
 1344 0076 0346     		mov	r3, r0
 470:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1345              		.loc 1 470 12
 1346 0078 002B     		cmp	r3, #0
 1347 007a EFD0     		beq	.L77
 474:../User/BSP/i2c_eeprom.c ****     }
 475:../User/BSP/i2c_eeprom.c ****     /** Send EEPROM address for write */
 476:../User/BSP/i2c_eeprom.c ****     I2C_7bit_Addr_Send(I2Cx, EEPROM_ADDRESS | ((ReadAddr >> 7) &0x02), I2C_DIRECTION_SEND);
 1348              		.loc 1 476 64
 1349 007c 7B88     		ldrh	r3, [r7, #2]
 1350 007e DB09     		lsrs	r3, r3, #7
 1351 0080 9BB2     		uxth	r3, r3
 1352 0082 5BB2     		sxtb	r3, r3
 1353 0084 03F00203 		and	r3, r3, #2
 1354 0088 5BB2     		sxtb	r3, r3
 1355              		.loc 1 476 45
 1356 008a 63F05F03 		orn	r3, r3, #95
 1357 008e 5BB2     		sxtb	r3, r3
 1358              		.loc 1 476 5
 1359 0090 DBB2     		uxtb	r3, r3
 1360 0092 0022     		movs	r2, #0
 1361 0094 1946     		mov	r1, r3
 1362 0096 8148     		ldr	r0, .L109+4
 1363 0098 FFF7FEFF 		bl	I2C_7bit_Addr_Send
 477:../User/BSP/i2c_eeprom.c ****     /** Test on EV6 and clear it */
 478:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1364              		.loc 1 478 16
 1365 009c 7E4B     		ldr	r3, .L109
 1366 009e 4FF4C822 		mov	r2, #409600
 1367 00a2 1A60     		str	r2, [r3]
 479:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_TXMODE_FLAG))
 1368              		.loc 1 479 11
 1369 00a4 08E0     		b	.L79
 1370              	.L80:
 480:../User/BSP/i2c_eeprom.c ****     {
 481:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1371              		.loc 1 481 24
 1372 00a6 7C4B     		ldr	r3, .L109
 1373 00a8 1B68     		ldr	r3, [r3]
 1374 00aa 5A1E     		subs	r2, r3, #1
 1375 00ac 7A49     		ldr	r1, .L109
 1376 00ae 0A60     		str	r2, [r1]
 1377              		.loc 1 481 12
 1378 00b0 002B     		cmp	r3, #0
 1379 00b2 01D1     		bne	.L79
 482:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1380              		.loc 1 482 13
 1381 00b4 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 83


 1382              	.L79:
 479:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_TXMODE_FLAG))
 1383              		.loc 1 479 13
 1384 00b8 7A49     		ldr	r1, .L109+12
 1385 00ba 7848     		ldr	r0, .L109+4
 1386 00bc FFF7FEFF 		bl	I2C_Event_Check
 1387 00c0 0346     		mov	r3, r0
 479:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_TXMODE_FLAG))
 1388              		.loc 1 479 12
 1389 00c2 002B     		cmp	r3, #0
 1390 00c4 EFD0     		beq	.L80
 483:../User/BSP/i2c_eeprom.c ****     }
 484:../User/BSP/i2c_eeprom.c ****     /** Clear EV6 by setting again the PE bit */
 485:../User/BSP/i2c_eeprom.c ****     I2C_ON(I2Cx);
 1391              		.loc 1 485 5
 1392 00c6 7548     		ldr	r0, .L109+4
 1393 00c8 FFF7FEFF 		bl	I2C_ON
 486:../User/BSP/i2c_eeprom.c ****     /** Send the EEPROM's internal address to write to */
 487:../User/BSP/i2c_eeprom.c ****     I2C_Data_Send(I2Cx, ReadAddr&0xFF);
 1394              		.loc 1 487 5
 1395 00cc 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1396 00ce DBB2     		uxtb	r3, r3
 1397 00d0 1946     		mov	r1, r3
 1398 00d2 7248     		ldr	r0, .L109+4
 1399 00d4 FFF7FEFF 		bl	I2C_Data_Send
 488:../User/BSP/i2c_eeprom.c ****     /** Test on EV8 and clear it */
 489:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1400              		.loc 1 489 16
 1401 00d8 6F4B     		ldr	r3, .L109
 1402 00da 4FF4C822 		mov	r2, #409600
 1403 00de 1A60     		str	r2, [r3]
 490:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
 1404              		.loc 1 490 11
 1405 00e0 08E0     		b	.L82
 1406              	.L83:
 491:../User/BSP/i2c_eeprom.c ****     {
 492:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1407              		.loc 1 492 24
 1408 00e2 6D4B     		ldr	r3, .L109
 1409 00e4 1B68     		ldr	r3, [r3]
 1410 00e6 5A1E     		subs	r2, r3, #1
 1411 00e8 6B49     		ldr	r1, .L109
 1412 00ea 0A60     		str	r2, [r1]
 1413              		.loc 1 492 12
 1414 00ec 002B     		cmp	r3, #0
 1415 00ee 01D1     		bne	.L82
 493:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1416              		.loc 1 493 13
 1417 00f0 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1418              	.L82:
 490:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
 1419              		.loc 1 490 13
 1420 00f4 6C49     		ldr	r1, .L109+16
 1421 00f6 6948     		ldr	r0, .L109+4
 1422 00f8 FFF7FEFF 		bl	I2C_Event_Check
 1423 00fc 0346     		mov	r3, r0
 490:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_SENDED))
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 84


 1424              		.loc 1 490 12
 1425 00fe 002B     		cmp	r3, #0
 1426 0100 EFD0     		beq	.L83
 494:../User/BSP/i2c_eeprom.c ****     }
 495:../User/BSP/i2c_eeprom.c ****     /** Send STRAT condition a second time */
 496:../User/BSP/i2c_eeprom.c ****     I2C_Generate_Start_Enable(I2Cx);
 1427              		.loc 1 496 5
 1428 0102 6648     		ldr	r0, .L109+4
 1429 0104 FFF7FEFF 		bl	I2C_Generate_Start_Enable
 497:../User/BSP/i2c_eeprom.c ****     /** Test on EV5 and clear it */
 498:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1430              		.loc 1 498 16
 1431 0108 634B     		ldr	r3, .L109
 1432 010a 4FF4C822 		mov	r2, #409600
 1433 010e 1A60     		str	r2, [r3]
 499:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1434              		.loc 1 499 11
 1435 0110 08E0     		b	.L85
 1436              	.L86:
 500:../User/BSP/i2c_eeprom.c ****     {
 501:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1437              		.loc 1 501 24
 1438 0112 614B     		ldr	r3, .L109
 1439 0114 1B68     		ldr	r3, [r3]
 1440 0116 5A1E     		subs	r2, r3, #1
 1441 0118 5F49     		ldr	r1, .L109
 1442 011a 0A60     		str	r2, [r1]
 1443              		.loc 1 501 12
 1444 011c 002B     		cmp	r3, #0
 1445 011e 01D1     		bne	.L85
 502:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1446              		.loc 1 502 13
 1447 0120 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1448              	.L85:
 499:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1449              		.loc 1 499 13
 1450 0124 5E49     		ldr	r1, .L109+8
 1451 0126 5D48     		ldr	r0, .L109+4
 1452 0128 FFF7FEFF 		bl	I2C_Event_Check
 1453 012c 0346     		mov	r3, r0
 499:../User/BSP/i2c_eeprom.c ****     while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 1454              		.loc 1 499 12
 1455 012e 002B     		cmp	r3, #0
 1456 0130 EFD0     		beq	.L86
 503:../User/BSP/i2c_eeprom.c ****     }
 504:../User/BSP/i2c_eeprom.c ****     /** Send EEPROM address for read */
 505:../User/BSP/i2c_eeprom.c ****     I2C_7bit_Addr_Send(I2Cx, EEPROM_ADDRESS | ((ReadAddr >> 7) &0x02), I2C_DIRECTION_RECV);
 1457              		.loc 1 505 64
 1458 0132 7B88     		ldrh	r3, [r7, #2]
 1459 0134 DB09     		lsrs	r3, r3, #7
 1460 0136 9BB2     		uxth	r3, r3
 1461 0138 5BB2     		sxtb	r3, r3
 1462 013a 03F00203 		and	r3, r3, #2
 1463 013e 5BB2     		sxtb	r3, r3
 1464              		.loc 1 505 45
 1465 0140 63F05F03 		orn	r3, r3, #95
 1466 0144 5BB2     		sxtb	r3, r3
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 85


 1467              		.loc 1 505 5
 1468 0146 DBB2     		uxtb	r3, r3
 1469 0148 0122     		movs	r2, #1
 1470 014a 1946     		mov	r1, r3
 1471 014c 5348     		ldr	r0, .L109+4
 1472 014e FFF7FEFF 		bl	I2C_7bit_Addr_Send
 506:../User/BSP/i2c_eeprom.c ****     /* Test on EV6 and clear it */
 507:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1473              		.loc 1 507 16
 1474 0152 514B     		ldr	r3, .L109
 1475 0154 4FF4C822 		mov	r2, #409600
 1476 0158 1A60     		str	r2, [r3]
 508:../User/BSP/i2c_eeprom.c ****     while (!I2C_Flag_Status_Get(I2Cx, I2C_FLAG_ADDRF))    //EV6
 1477              		.loc 1 508 11
 1478 015a 08E0     		b	.L88
 1479              	.L89:
 509:../User/BSP/i2c_eeprom.c ****     {
 510:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1480              		.loc 1 510 24
 1481 015c 4E4B     		ldr	r3, .L109
 1482 015e 1B68     		ldr	r3, [r3]
 1483 0160 5A1E     		subs	r2, r3, #1
 1484 0162 4D49     		ldr	r1, .L109
 1485 0164 0A60     		str	r2, [r1]
 1486              		.loc 1 510 12
 1487 0166 002B     		cmp	r3, #0
 1488 0168 01D1     		bne	.L88
 511:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1489              		.loc 1 511 13
 1490 016a FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1491              	.L88:
 508:../User/BSP/i2c_eeprom.c ****     while (!I2C_Flag_Status_Get(I2Cx, I2C_FLAG_ADDRF))    //EV6
 1492              		.loc 1 508 13
 1493 016e 4F49     		ldr	r1, .L109+20
 1494 0170 4A48     		ldr	r0, .L109+4
 1495 0172 FFF7FEFF 		bl	I2C_Flag_Status_Get
 1496 0176 0346     		mov	r3, r0
 508:../User/BSP/i2c_eeprom.c ****     while (!I2C_Flag_Status_Get(I2Cx, I2C_FLAG_ADDRF))    //EV6
 1497              		.loc 1 508 12
 1498 0178 002B     		cmp	r3, #0
 1499 017a EFD0     		beq	.L89
 512:../User/BSP/i2c_eeprom.c ****     }
 513:../User/BSP/i2c_eeprom.c **** 
 514:../User/BSP/i2c_eeprom.c ****     /** While there is data to be read */
 515:../User/BSP/i2c_eeprom.c ****     if (NumByteToRead == 1)
 1500              		.loc 1 515 8
 1501 017c 3B88     		ldrh	r3, [r7]
 1502 017e 012B     		cmp	r3, #1
 1503 0180 0AD1     		bne	.L90
 516:../User/BSP/i2c_eeprom.c ****     {
 517:../User/BSP/i2c_eeprom.c ****         /** Disable Acknowledgement */
 518:../User/BSP/i2c_eeprom.c ****         I2C_Acknowledg_Disable(I2Cx);
 1504              		.loc 1 518 9
 1505 0182 4648     		ldr	r0, .L109+4
 1506 0184 FFF7FEFF 		bl	I2C_Acknowledg_Disable
 519:../User/BSP/i2c_eeprom.c ****         /** clear ADDR */
 520:../User/BSP/i2c_eeprom.c ****         (void)(I2Cx->STS1); 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 86


 1507              		.loc 1 520 20
 1508 0188 444B     		ldr	r3, .L109+4
 1509              		.loc 1 520 9
 1510 018a 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 521:../User/BSP/i2c_eeprom.c ****         (void)(I2Cx->STS2);
 1511              		.loc 1 521 20
 1512 018c 434B     		ldr	r3, .L109+4
 1513              		.loc 1 521 9
 1514 018e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 522:../User/BSP/i2c_eeprom.c ****         /** Generates START condition to close communication */
 523:../User/BSP/i2c_eeprom.c ****         I2C_Generate_Start_Enable(I2Cx);
 1515              		.loc 1 523 9
 1516 0190 4248     		ldr	r0, .L109+4
 1517 0192 FFF7FEFF 		bl	I2C_Generate_Start_Enable
 1518 0196 BEE0     		b	.L92
 1519              	.L90:
 524:../User/BSP/i2c_eeprom.c ****     }
 525:../User/BSP/i2c_eeprom.c ****     else
 526:../User/BSP/i2c_eeprom.c ****     {
 527:../User/BSP/i2c_eeprom.c ****         /** clear ADDR */
 528:../User/BSP/i2c_eeprom.c ****         (void)(I2Cx->STS1); 
 1520              		.loc 1 528 20
 1521 0198 404B     		ldr	r3, .L109+4
 1522              		.loc 1 528 9
 1523 019a 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 529:../User/BSP/i2c_eeprom.c ****         (void)(I2Cx->STS2);
 1524              		.loc 1 529 20
 1525 019c 3F4B     		ldr	r3, .L109+4
 1526              		.loc 1 529 9
 1527 019e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 530:../User/BSP/i2c_eeprom.c ****     }
 531:../User/BSP/i2c_eeprom.c ****     
 532:../User/BSP/i2c_eeprom.c ****     while (NumByteToRead)
 1528              		.loc 1 532 11
 1529 01a0 B9E0     		b	.L92
 1530              	.L108:
 533:../User/BSP/i2c_eeprom.c ****     {
 534:../User/BSP/i2c_eeprom.c ****         if (NumByteToRead <= 2)
 1531              		.loc 1 534 12
 1532 01a2 3B88     		ldrh	r3, [r7]
 1533 01a4 022B     		cmp	r3, #2
 1534 01a6 72D8     		bhi	.L93
 535:../User/BSP/i2c_eeprom.c ****         {
 536:../User/BSP/i2c_eeprom.c ****             /** One byte */
 537:../User/BSP/i2c_eeprom.c ****             if (NumByteToRead == 1)
 1535              		.loc 1 537 16
 1536 01a8 3B88     		ldrh	r3, [r7]
 1537 01aa 012B     		cmp	r3, #1
 1538 01ac 25D1     		bne	.L94
 538:../User/BSP/i2c_eeprom.c ****             {
 539:../User/BSP/i2c_eeprom.c ****                 /** Wait until RXNE flag is set */
 540:../User/BSP/i2c_eeprom.c ****                 sEETimeout = sEE_LONG_TIMEOUT;
 1539              		.loc 1 540 28
 1540 01ae 3A4B     		ldr	r3, .L109
 1541 01b0 4FF4C822 		mov	r2, #409600
 1542 01b4 1A60     		str	r2, [r3]
 541:../User/BSP/i2c_eeprom.c ****                 while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 87


 1543              		.loc 1 541 23
 1544 01b6 08E0     		b	.L96
 1545              	.L97:
 542:../User/BSP/i2c_eeprom.c ****                 {
 543:../User/BSP/i2c_eeprom.c ****                     if ((sEETimeout--) == 0)
 1546              		.loc 1 543 36
 1547 01b8 374B     		ldr	r3, .L109
 1548 01ba 1B68     		ldr	r3, [r3]
 1549 01bc 5A1E     		subs	r2, r3, #1
 1550 01be 3649     		ldr	r1, .L109
 1551 01c0 0A60     		str	r2, [r1]
 1552              		.loc 1 543 24
 1553 01c2 002B     		cmp	r3, #0
 1554 01c4 01D1     		bne	.L96
 544:../User/BSP/i2c_eeprom.c ****                         sEE_TIMEOUT_UserCallback();
 1555              		.loc 1 544 25
 1556 01c6 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1557              	.L96:
 541:../User/BSP/i2c_eeprom.c ****                 while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1558              		.loc 1 541 25
 1559 01ca 3949     		ldr	r1, .L109+24
 1560 01cc 3348     		ldr	r0, .L109+4
 1561 01ce FFF7FEFF 		bl	I2C_Event_Check
 1562 01d2 0346     		mov	r3, r0
 541:../User/BSP/i2c_eeprom.c ****                 while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1563              		.loc 1 541 24
 1564 01d4 002B     		cmp	r3, #0
 1565 01d6 EFD0     		beq	.L97
 545:../User/BSP/i2c_eeprom.c ****                 }
 546:../User/BSP/i2c_eeprom.c ****                 /** Read data from DAT */
 547:../User/BSP/i2c_eeprom.c ****                 *pBuffer = I2C_Data_Recv(I2Cx);
 1566              		.loc 1 547 28
 1567 01d8 3048     		ldr	r0, .L109+4
 1568 01da FFF7FEFF 		bl	I2C_Data_Recv
 1569 01de 0346     		mov	r3, r0
 1570 01e0 1A46     		mov	r2, r3
 1571              		.loc 1 547 26
 1572 01e2 7B68     		ldr	r3, [r7, #4]
 1573 01e4 1A70     		strb	r2, [r3]
 548:../User/BSP/i2c_eeprom.c ****                 /** Point to the next location where the byte read will be saved */
 549:../User/BSP/i2c_eeprom.c ****                 pBuffer++;
 1574              		.loc 1 549 24
 1575 01e6 7B68     		ldr	r3, [r7, #4]
 1576 01e8 0133     		adds	r3, r3, #1
 1577 01ea 7B60     		str	r3, [r7, #4]
 550:../User/BSP/i2c_eeprom.c ****                 /** Decrement the read bytes counter */
 551:../User/BSP/i2c_eeprom.c ****                 NumByteToRead--;
 1578              		.loc 1 551 30
 1579 01ec 3B88     		ldrh	r3, [r7]
 1580 01ee 013B     		subs	r3, r3, #1
 1581 01f0 3B80     		strh	r3, [r7]	@ movhi
 552:../User/BSP/i2c_eeprom.c ****                  /** Generates STOP condition to release SCL/SDA line */
 553:../User/BSP/i2c_eeprom.c ****                 I2C_Generate_Stop_Enable(I2Cx);   
 1582              		.loc 1 553 17
 1583 01f2 2A48     		ldr	r0, .L109+4
 1584 01f4 FFF7FEFF 		bl	I2C_Generate_Stop_Enable
 1585 01f8 8DE0     		b	.L92
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 88


 1586              	.L94:
 554:../User/BSP/i2c_eeprom.c ****              
 555:../User/BSP/i2c_eeprom.c ****             }
 556:../User/BSP/i2c_eeprom.c ****             /** 2 Last bytes */
 557:../User/BSP/i2c_eeprom.c ****             else
 558:../User/BSP/i2c_eeprom.c ****             {   
 559:../User/BSP/i2c_eeprom.c ****                 /** Wait until RXNE flag is set */
 560:../User/BSP/i2c_eeprom.c ****                 sEETimeout = sEE_LONG_TIMEOUT;
 1587              		.loc 1 560 28
 1588 01fa 274B     		ldr	r3, .L109
 1589 01fc 4FF4C822 		mov	r2, #409600
 1590 0200 1A60     		str	r2, [r3]
 561:../User/BSP/i2c_eeprom.c ****                 while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1591              		.loc 1 561 23
 1592 0202 08E0     		b	.L100
 1593              	.L101:
 562:../User/BSP/i2c_eeprom.c ****                 {
 563:../User/BSP/i2c_eeprom.c ****                     if ((sEETimeout--) == 0)
 1594              		.loc 1 563 36
 1595 0204 244B     		ldr	r3, .L109
 1596 0206 1B68     		ldr	r3, [r3]
 1597 0208 5A1E     		subs	r2, r3, #1
 1598 020a 2349     		ldr	r1, .L109
 1599 020c 0A60     		str	r2, [r1]
 1600              		.loc 1 563 24
 1601 020e 002B     		cmp	r3, #0
 1602 0210 01D1     		bne	.L100
 564:../User/BSP/i2c_eeprom.c ****                         sEE_TIMEOUT_UserCallback();
 1603              		.loc 1 564 25
 1604 0212 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1605              	.L100:
 561:../User/BSP/i2c_eeprom.c ****                 while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1606              		.loc 1 561 25
 1607 0216 2649     		ldr	r1, .L109+24
 1608 0218 2048     		ldr	r0, .L109+4
 1609 021a FFF7FEFF 		bl	I2C_Event_Check
 1610 021e 0346     		mov	r3, r0
 561:../User/BSP/i2c_eeprom.c ****                 while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1611              		.loc 1 561 24
 1612 0220 002B     		cmp	r3, #0
 1613 0222 EFD0     		beq	.L101
 565:../User/BSP/i2c_eeprom.c ****                 }
 566:../User/BSP/i2c_eeprom.c ****                 /** Disable Acknowledgement */ 
 567:../User/BSP/i2c_eeprom.c ****                 I2C_Acknowledg_Disable(I2Cx);
 1614              		.loc 1 567 17
 1615 0224 1D48     		ldr	r0, .L109+4
 1616 0226 FFF7FEFF 		bl	I2C_Acknowledg_Disable
 568:../User/BSP/i2c_eeprom.c ****                                
 569:../User/BSP/i2c_eeprom.c ****                 /** Read data from DAT */
 570:../User/BSP/i2c_eeprom.c ****                 *pBuffer = I2C_Data_Recv(I2Cx);
 1617              		.loc 1 570 28
 1618 022a 1C48     		ldr	r0, .L109+4
 1619 022c FFF7FEFF 		bl	I2C_Data_Recv
 1620 0230 0346     		mov	r3, r0
 1621 0232 1A46     		mov	r2, r3
 1622              		.loc 1 570 26
 1623 0234 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 89


 1624 0236 1A70     		strb	r2, [r3]
 571:../User/BSP/i2c_eeprom.c ****                 /** Point to the next location where the byte read will be saved */
 572:../User/BSP/i2c_eeprom.c ****                 pBuffer++;
 1625              		.loc 1 572 24
 1626 0238 7B68     		ldr	r3, [r7, #4]
 1627 023a 0133     		adds	r3, r3, #1
 1628 023c 7B60     		str	r3, [r7, #4]
 573:../User/BSP/i2c_eeprom.c ****                 /** Decrement the read bytes counter */
 574:../User/BSP/i2c_eeprom.c ****                 NumByteToRead--;
 1629              		.loc 1 574 30
 1630 023e 3B88     		ldrh	r3, [r7]
 1631 0240 013B     		subs	r3, r3, #1
 1632 0242 3B80     		strh	r3, [r7]	@ movhi
 575:../User/BSP/i2c_eeprom.c ****                 
 576:../User/BSP/i2c_eeprom.c ****                 /** Generates START condition to close communication */
 577:../User/BSP/i2c_eeprom.c ****                 I2C_Generate_Start_Enable(I2Cx);
 1633              		.loc 1 577 17
 1634 0244 1548     		ldr	r0, .L109+4
 1635 0246 FFF7FEFF 		bl	I2C_Generate_Start_Enable
 578:../User/BSP/i2c_eeprom.c ****                 
 579:../User/BSP/i2c_eeprom.c ****                 while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1636              		.loc 1 579 23
 1637 024a 08E0     		b	.L103
 1638              	.L104:
 580:../User/BSP/i2c_eeprom.c ****                 {
 581:../User/BSP/i2c_eeprom.c ****                     if ((sEETimeout--) == 0)
 1639              		.loc 1 581 36
 1640 024c 124B     		ldr	r3, .L109
 1641 024e 1B68     		ldr	r3, [r3]
 1642 0250 5A1E     		subs	r2, r3, #1
 1643 0252 1149     		ldr	r1, .L109
 1644 0254 0A60     		str	r2, [r1]
 1645              		.loc 1 581 24
 1646 0256 002B     		cmp	r3, #0
 1647 0258 01D1     		bne	.L103
 582:../User/BSP/i2c_eeprom.c ****                         sEE_TIMEOUT_UserCallback();
 1648              		.loc 1 582 25
 1649 025a FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1650              	.L103:
 579:../User/BSP/i2c_eeprom.c ****                 {
 1651              		.loc 1 579 25
 1652 025e 1449     		ldr	r1, .L109+24
 1653 0260 0E48     		ldr	r0, .L109+4
 1654 0262 FFF7FEFF 		bl	I2C_Event_Check
 1655 0266 0346     		mov	r3, r0
 579:../User/BSP/i2c_eeprom.c ****                 {
 1656              		.loc 1 579 24
 1657 0268 002B     		cmp	r3, #0
 1658 026a EFD0     		beq	.L104
 583:../User/BSP/i2c_eeprom.c ****                 }                                                 
 584:../User/BSP/i2c_eeprom.c ****                 /** Read data from DAT */
 585:../User/BSP/i2c_eeprom.c ****                 *pBuffer = I2C_Data_Recv(I2Cx);              
 1659              		.loc 1 585 28
 1660 026c 0B48     		ldr	r0, .L109+4
 1661 026e FFF7FEFF 		bl	I2C_Data_Recv
 1662 0272 0346     		mov	r3, r0
 1663 0274 1A46     		mov	r2, r3
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 90


 1664              		.loc 1 585 26
 1665 0276 7B68     		ldr	r3, [r7, #4]
 1666 0278 1A70     		strb	r2, [r3]
 586:../User/BSP/i2c_eeprom.c ****                 /** Point to the next location where the byte read will be saved */
 587:../User/BSP/i2c_eeprom.c ****                 pBuffer++;
 1667              		.loc 1 587 24
 1668 027a 7B68     		ldr	r3, [r7, #4]
 1669 027c 0133     		adds	r3, r3, #1
 1670 027e 7B60     		str	r3, [r7, #4]
 588:../User/BSP/i2c_eeprom.c ****                 /** Decrement the read bytes counter */
 589:../User/BSP/i2c_eeprom.c ****                 NumByteToRead--;
 1671              		.loc 1 589 30
 1672 0280 3B88     		ldrh	r3, [r7]
 1673 0282 013B     		subs	r3, r3, #1
 1674 0284 3B80     		strh	r3, [r7]	@ movhi
 590:../User/BSP/i2c_eeprom.c ****                 
 591:../User/BSP/i2c_eeprom.c ****                 /** Generates STOP condition to release SCL/SDA line */
 592:../User/BSP/i2c_eeprom.c ****                 I2C_Generate_Stop_Enable(I2Cx);
 1675              		.loc 1 592 17
 1676 0286 0548     		ldr	r0, .L109+4
 1677 0288 FFF7FEFF 		bl	I2C_Generate_Stop_Enable
 1678 028c 43E0     		b	.L92
 1679              	.L93:
 593:../User/BSP/i2c_eeprom.c ****             }
 594:../User/BSP/i2c_eeprom.c ****         }
 595:../User/BSP/i2c_eeprom.c ****         else
 596:../User/BSP/i2c_eeprom.c ****         {
 597:../User/BSP/i2c_eeprom.c ****             /** Test on EV7 and clear it */
 598:../User/BSP/i2c_eeprom.c ****             sEETimeout = sEE_LONG_TIMEOUT;
 1680              		.loc 1 598 24
 1681 028e 024B     		ldr	r3, .L109
 1682 0290 4FF4C822 		mov	r2, #409600
 1683 0294 1A60     		str	r2, [r3]
 599:../User/BSP/i2c_eeprom.c ****             while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1684              		.loc 1 599 19
 1685 0296 16E0     		b	.L106
 1686              	.L110:
 1687              		.align	2
 1688              	.L109:
 1689 0298 00000000 		.word	sEETimeout
 1690 029c 00540040 		.word	1073763328
 1691 02a0 01000300 		.word	196609
 1692 02a4 82000700 		.word	458882
 1693 02a8 84000700 		.word	458884
 1694 02ac 02000010 		.word	268435458
 1695 02b0 40000300 		.word	196672
 1696              	.L107:
 600:../User/BSP/i2c_eeprom.c ****             {
 601:../User/BSP/i2c_eeprom.c ****                 if ((sEETimeout--) == 0)
 1697              		.loc 1 601 32
 1698 02b4 1C4B     		ldr	r3, .L111
 1699 02b6 1B68     		ldr	r3, [r3]
 1700 02b8 5A1E     		subs	r2, r3, #1
 1701 02ba 1B49     		ldr	r1, .L111
 1702 02bc 0A60     		str	r2, [r1]
 1703              		.loc 1 601 20
 1704 02be 002B     		cmp	r3, #0
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 91


 1705 02c0 01D1     		bne	.L106
 602:../User/BSP/i2c_eeprom.c ****                     sEE_TIMEOUT_UserCallback();
 1706              		.loc 1 602 21
 1707 02c2 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1708              	.L106:
 599:../User/BSP/i2c_eeprom.c ****             while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1709              		.loc 1 599 21
 1710 02c6 1949     		ldr	r1, .L111+4
 1711 02c8 1948     		ldr	r0, .L111+8
 1712 02ca FFF7FEFF 		bl	I2C_Event_Check
 1713 02ce 0346     		mov	r3, r0
 599:../User/BSP/i2c_eeprom.c ****             while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_DATA_RECVD_FLAG))
 1714              		.loc 1 599 20
 1715 02d0 002B     		cmp	r3, #0
 1716 02d2 EFD0     		beq	.L107
 603:../User/BSP/i2c_eeprom.c ****             }
 604:../User/BSP/i2c_eeprom.c ****             /** Read a byte from the EEPROM */
 605:../User/BSP/i2c_eeprom.c ****             *pBuffer = I2C_Data_Recv(I2Cx);
 1717              		.loc 1 605 24
 1718 02d4 1648     		ldr	r0, .L111+8
 1719 02d6 FFF7FEFF 		bl	I2C_Data_Recv
 1720 02da 0346     		mov	r3, r0
 1721 02dc 1A46     		mov	r2, r3
 1722              		.loc 1 605 22
 1723 02de 7B68     		ldr	r3, [r7, #4]
 1724 02e0 1A70     		strb	r2, [r3]
 606:../User/BSP/i2c_eeprom.c ****             /** Point to the next location where the byte read will be saved */
 607:../User/BSP/i2c_eeprom.c ****             pBuffer++;
 1725              		.loc 1 607 20
 1726 02e2 7B68     		ldr	r3, [r7, #4]
 1727 02e4 0133     		adds	r3, r3, #1
 1728 02e6 7B60     		str	r3, [r7, #4]
 608:../User/BSP/i2c_eeprom.c ****             /** Decrement the read bytes counter */
 609:../User/BSP/i2c_eeprom.c ****             NumByteToRead--;
 1729              		.loc 1 609 26
 1730 02e8 3B88     		ldrh	r3, [r7]
 1731 02ea 013B     		subs	r3, r3, #1
 1732 02ec 3B80     		strh	r3, [r7]	@ movhi
 610:../User/BSP/i2c_eeprom.c ****             if (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BYTEF))
 1733              		.loc 1 610 17
 1734 02ee 1149     		ldr	r1, .L111+12
 1735 02f0 0F48     		ldr	r0, .L111+8
 1736 02f2 FFF7FEFF 		bl	I2C_Flag_Status_Get
 1737 02f6 0346     		mov	r3, r0
 1738              		.loc 1 610 16
 1739 02f8 002B     		cmp	r3, #0
 1740 02fa 0CD0     		beq	.L92
 611:../User/BSP/i2c_eeprom.c ****             {
 612:../User/BSP/i2c_eeprom.c ****                 /** Read a byte from the EEPROM */
 613:../User/BSP/i2c_eeprom.c ****                 *pBuffer = I2C_Data_Recv(I2Cx);
 1741              		.loc 1 613 28
 1742 02fc 0C48     		ldr	r0, .L111+8
 1743 02fe FFF7FEFF 		bl	I2C_Data_Recv
 1744 0302 0346     		mov	r3, r0
 1745 0304 1A46     		mov	r2, r3
 1746              		.loc 1 613 26
 1747 0306 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 92


 1748 0308 1A70     		strb	r2, [r3]
 614:../User/BSP/i2c_eeprom.c ****                 /** Point to the next location where the byte read will be saved */
 615:../User/BSP/i2c_eeprom.c ****                 pBuffer++;
 1749              		.loc 1 615 24
 1750 030a 7B68     		ldr	r3, [r7, #4]
 1751 030c 0133     		adds	r3, r3, #1
 1752 030e 7B60     		str	r3, [r7, #4]
 616:../User/BSP/i2c_eeprom.c ****                 /** Decrement the read bytes counter */
 617:../User/BSP/i2c_eeprom.c ****                 NumByteToRead--;
 1753              		.loc 1 617 30
 1754 0310 3B88     		ldrh	r3, [r7]
 1755 0312 013B     		subs	r3, r3, #1
 1756 0314 3B80     		strh	r3, [r7]	@ movhi
 1757              	.L92:
 532:../User/BSP/i2c_eeprom.c ****     {
 1758              		.loc 1 532 12
 1759 0316 3B88     		ldrh	r3, [r7]
 1760 0318 002B     		cmp	r3, #0
 1761 031a 7FF442AF 		bne	.L108
 618:../User/BSP/i2c_eeprom.c ****             }
 619:../User/BSP/i2c_eeprom.c ****         }
 620:../User/BSP/i2c_eeprom.c ****     }
 621:../User/BSP/i2c_eeprom.c **** #elif PROCESS_MODE == 1 /* interrupt */
 622:../User/BSP/i2c_eeprom.c ****     I2C_pBuffer     = pBuffer;
 623:../User/BSP/i2c_eeprom.c ****     MasterDirection = Receiver;
 624:../User/BSP/i2c_eeprom.c **** 
 625:../User/BSP/i2c_eeprom.c ****     /** initialize static parameter according to input parameter*/
 626:../User/BSP/i2c_eeprom.c ****     SlaveADDR      = EEPROM_ADDRESS;
 627:../User/BSP/i2c_eeprom.c ****     DeviceOffset   = ReadAddr;
 628:../User/BSP/i2c_eeprom.c ****     OffsetDone     = FALSE;
 629:../User/BSP/i2c_eeprom.c ****     i2c_comm_state = COMM_PRE;
 630:../User/BSP/i2c_eeprom.c ****     I2C_Acknowledg_Enable(I2Cx);
 631:../User/BSP/i2c_eeprom.c ****     I2C_Interrupts_Enable(I2Cx, I2C_INT_EVENT | I2C_INT_BUF | I2C_INT_ERR);
 632:../User/BSP/i2c_eeprom.c ****     Int_NumByteToRead = NumByteToRead;
 633:../User/BSP/i2c_eeprom.c **** 
 634:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 635:../User/BSP/i2c_eeprom.c ****     while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 636:../User/BSP/i2c_eeprom.c ****     {
 637:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 638:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 639:../User/BSP/i2c_eeprom.c ****     }
 640:../User/BSP/i2c_eeprom.c ****     I2C_Generate_Start_Enable(I2Cx);
 641:../User/BSP/i2c_eeprom.c ****     I2C_EE_WaitOperationIsCompleted();
 642:../User/BSP/i2c_eeprom.c **** #endif    
 643:../User/BSP/i2c_eeprom.c **** }
 1762              		.loc 1 643 1
 1763 031e 00BF     		nop
 1764 0320 00BF     		nop
 1765 0322 0837     		adds	r7, r7, #8
 1766              	.LCFI51:
 1767              		.cfi_def_cfa_offset 8
 1768 0324 BD46     		mov	sp, r7
 1769              	.LCFI52:
 1770              		.cfi_def_cfa_register 13
 1771              		@ sp needed
 1772 0326 80BD     		pop	{r7, pc}
 1773              	.L112:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 93


 1774              		.align	2
 1775              	.L111:
 1776 0328 00000000 		.word	sEETimeout
 1777 032c 40000300 		.word	196672
 1778 0330 00540040 		.word	1073763328
 1779 0334 04000010 		.word	268435460
 1780              		.cfi_endproc
 1781              	.LFE144:
 1783              		.section	.text.I2C_EE_WaitOperationIsCompleted,"ax",%progbits
 1784              		.align	1
 1785              		.global	I2C_EE_WaitOperationIsCompleted
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
 1790              	I2C_EE_WaitOperationIsCompleted:
 1791              	.LFB145:
 644:../User/BSP/i2c_eeprom.c **** 
 645:../User/BSP/i2c_eeprom.c **** /**
 646:../User/BSP/i2c_eeprom.c **** *\*\name    I2C_EE_WaitOperationIsCompleted.
 647:../User/BSP/i2c_eeprom.c **** *\*\fun     wait operation is completed.
 648:../User/BSP/i2c_eeprom.c **** *\*\param   none
 649:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 650:../User/BSP/i2c_eeprom.c **** **/
 651:../User/BSP/i2c_eeprom.c **** void I2C_EE_WaitOperationIsCompleted(void)
 652:../User/BSP/i2c_eeprom.c **** {
 1792              		.loc 1 652 1
 1793              		.cfi_startproc
 1794              		@ args = 0, pretend = 0, frame = 0
 1795              		@ frame_needed = 1, uses_anonymous_args = 0
 1796 0000 80B5     		push	{r7, lr}
 1797              	.LCFI53:
 1798              		.cfi_def_cfa_offset 8
 1799              		.cfi_offset 7, -8
 1800              		.cfi_offset 14, -4
 1801 0002 00AF     		add	r7, sp, #0
 1802              	.LCFI54:
 1803              		.cfi_def_cfa_register 7
 653:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 1804              		.loc 1 653 16
 1805 0004 0A4B     		ldr	r3, .L117
 1806 0006 4FF4C822 		mov	r2, #409600
 1807 000a 1A60     		str	r2, [r3]
 654:../User/BSP/i2c_eeprom.c ****     while (i2c_comm_state != COMM_DONE)
 1808              		.loc 1 654 11
 1809 000c 08E0     		b	.L115
 1810              	.L116:
 655:../User/BSP/i2c_eeprom.c ****     {
 656:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 1811              		.loc 1 656 24
 1812 000e 084B     		ldr	r3, .L117
 1813 0010 1B68     		ldr	r3, [r3]
 1814 0012 5A1E     		subs	r2, r3, #1
 1815 0014 0649     		ldr	r1, .L117
 1816 0016 0A60     		str	r2, [r1]
 1817              		.loc 1 656 12
 1818 0018 002B     		cmp	r3, #0
 1819 001a 01D1     		bne	.L115
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 94


 657:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 1820              		.loc 1 657 13
 1821 001c FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 1822              	.L115:
 654:../User/BSP/i2c_eeprom.c ****     while (i2c_comm_state != COMM_DONE)
 1823              		.loc 1 654 27
 1824 0020 044B     		ldr	r3, .L117+4
 1825 0022 1B78     		ldrb	r3, [r3]
 1826 0024 DBB2     		uxtb	r3, r3
 1827 0026 002B     		cmp	r3, #0
 1828 0028 F1D1     		bne	.L116
 658:../User/BSP/i2c_eeprom.c ****     }
 659:../User/BSP/i2c_eeprom.c **** }
 1829              		.loc 1 659 1
 1830 002a 00BF     		nop
 1831 002c 00BF     		nop
 1832 002e 80BD     		pop	{r7, pc}
 1833              	.L118:
 1834              		.align	2
 1835              	.L117:
 1836 0030 00000000 		.word	sEETimeout
 1837 0034 00000000 		.word	i2c_comm_state
 1838              		.cfi_endproc
 1839              	.LFE145:
 1841              		.section	.text.I2C1_EV_IRQHandler,"ax",%progbits
 1842              		.align	1
 1843              		.global	I2C1_EV_IRQHandler
 1844              		.syntax unified
 1845              		.thumb
 1846              		.thumb_func
 1848              	I2C1_EV_IRQHandler:
 1849              	.LFB146:
 660:../User/BSP/i2c_eeprom.c **** 
 661:../User/BSP/i2c_eeprom.c **** /**
 662:../User/BSP/i2c_eeprom.c **** *\*\name    I2C1_EV_IRQHandler.
 663:../User/BSP/i2c_eeprom.c **** *\*\fun     I2c1 event interrupt Service Routines.
 664:../User/BSP/i2c_eeprom.c **** *\*\param   none
 665:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 666:../User/BSP/i2c_eeprom.c **** **/
 667:../User/BSP/i2c_eeprom.c **** void I2C1_EV_IRQHandler(void)
 668:../User/BSP/i2c_eeprom.c **** {
 1850              		.loc 1 668 1
 1851              		.cfi_startproc
 1852              		@ args = 0, pretend = 0, frame = 8
 1853              		@ frame_needed = 1, uses_anonymous_args = 0
 1854 0000 90B5     		push	{r4, r7, lr}
 1855              	.LCFI55:
 1856              		.cfi_def_cfa_offset 12
 1857              		.cfi_offset 4, -12
 1858              		.cfi_offset 7, -8
 1859              		.cfi_offset 14, -4
 1860 0002 83B0     		sub	sp, sp, #12
 1861              	.LCFI56:
 1862              		.cfi_def_cfa_offset 24
 1863 0004 00AF     		add	r7, sp, #0
 1864              	.LCFI57:
 1865              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 95


 669:../User/BSP/i2c_eeprom.c ****     uint32_t lastevent = I2C_Last_Event_Get(I2C1);
 1866              		.loc 1 669 26
 1867 0006 7C48     		ldr	r0, .L144
 1868 0008 FFF7FEFF 		bl	I2C_Last_Event_Get
 1869 000c 7860     		str	r0, [r7, #4]
 670:../User/BSP/i2c_eeprom.c ****     switch (lastevent)
 1870              		.loc 1 670 5
 1871 000e 7B68     		ldr	r3, [r7, #4]
 1872 0010 7A4A     		ldr	r2, .L144+4
 1873 0012 9342     		cmp	r3, r2
 1874 0014 00F0AB80 		beq	.L120
 1875 0018 7B68     		ldr	r3, [r7, #4]
 1876 001a 784A     		ldr	r2, .L144+4
 1877 001c 9342     		cmp	r3, r2
 1878 001e 00F2E780 		bhi	.L140
 1879 0022 7B68     		ldr	r3, [r7, #4]
 1880 0024 764A     		ldr	r2, .L144+8
 1881 0026 9342     		cmp	r3, r2
 1882 0028 7BD0     		beq	.L122
 1883 002a 7B68     		ldr	r3, [r7, #4]
 1884 002c 744A     		ldr	r2, .L144+8
 1885 002e 9342     		cmp	r3, r2
 1886 0030 00F2DE80 		bhi	.L140
 1887 0034 7B68     		ldr	r3, [r7, #4]
 1888 0036 734A     		ldr	r2, .L144+12
 1889 0038 9342     		cmp	r3, r2
 1890 003a 00F09080 		beq	.L123
 1891 003e 7B68     		ldr	r3, [r7, #4]
 1892 0040 704A     		ldr	r2, .L144+12
 1893 0042 9342     		cmp	r3, r2
 1894 0044 00F2D480 		bhi	.L140
 1895 0048 7B68     		ldr	r3, [r7, #4]
 1896 004a 6F4A     		ldr	r2, .L144+16
 1897 004c 9342     		cmp	r3, r2
 1898 004e 3FD0     		beq	.L124
 1899 0050 7B68     		ldr	r3, [r7, #4]
 1900 0052 6D4A     		ldr	r2, .L144+16
 1901 0054 9342     		cmp	r3, r2
 1902 0056 00F2CB80 		bhi	.L140
 1903 005a 7B68     		ldr	r3, [r7, #4]
 1904 005c 6B4A     		ldr	r2, .L144+20
 1905 005e 9342     		cmp	r3, r2
 1906 0060 03D0     		beq	.L125
 1907 0062 7B68     		ldr	r3, [r7, #4]
 1908 0064 6A4A     		ldr	r2, .L144+24
 1909 0066 9342     		cmp	r3, r2
 671:../User/BSP/i2c_eeprom.c ****     {
 672:../User/BSP/i2c_eeprom.c ****     /** Master Invoke */
 673:../User/BSP/i2c_eeprom.c ****     case I2C_EVT_MASTER_MODE_FLAG: /// EV5
 674:../User/BSP/i2c_eeprom.c ****         if (!check_begin)
 675:../User/BSP/i2c_eeprom.c ****         {
 676:../User/BSP/i2c_eeprom.c ****             i2c_comm_state = COMM_IN_PROCESS;
 677:../User/BSP/i2c_eeprom.c ****         }
 678:../User/BSP/i2c_eeprom.c ****         if (MasterDirection == Receiver)
 679:../User/BSP/i2c_eeprom.c ****         {
 680:../User/BSP/i2c_eeprom.c ****             if (!OffsetDone)
 681:../User/BSP/i2c_eeprom.c ****             {
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 96


 682:../User/BSP/i2c_eeprom.c ****                 I2C_7bit_Addr_Send(I2C1, SlaveADDR, I2C_DIRECTION_SEND);
 683:../User/BSP/i2c_eeprom.c ****             }
 684:../User/BSP/i2c_eeprom.c ****             else
 685:../User/BSP/i2c_eeprom.c ****             {
 686:../User/BSP/i2c_eeprom.c ****                 /** Send slave Address for read */
 687:../User/BSP/i2c_eeprom.c ****                 I2C_7bit_Addr_Send(I2C1, SlaveADDR, I2C_DIRECTION_RECV);
 688:../User/BSP/i2c_eeprom.c ****                 OffsetDone = FALSE;
 689:../User/BSP/i2c_eeprom.c ****             }
 690:../User/BSP/i2c_eeprom.c ****         }
 691:../User/BSP/i2c_eeprom.c ****         else
 692:../User/BSP/i2c_eeprom.c ****         {
 693:../User/BSP/i2c_eeprom.c ****             /** Send slave Address for write */
 694:../User/BSP/i2c_eeprom.c ****             I2C_7bit_Addr_Send(I2C1, SlaveADDR, I2C_DIRECTION_SEND);
 695:../User/BSP/i2c_eeprom.c ****         }
 696:../User/BSP/i2c_eeprom.c ****         break;
 697:../User/BSP/i2c_eeprom.c ****     /** Master Receiver events */
 698:../User/BSP/i2c_eeprom.c ****     case I2C_EVT_MASTER_RXMODE_FLAG: /// EV6
 699:../User/BSP/i2c_eeprom.c ****         break;
 1910              		.loc 1 699 9
 1911 0068 C2E0     		b	.L121
 1912              	.L125:
 674:../User/BSP/i2c_eeprom.c ****         {
 1913              		.loc 1 674 13
 1914 006a 6A4B     		ldr	r3, .L144+28
 1915 006c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1916 006e 83F00103 		eor	r3, r3, #1
 1917 0072 DBB2     		uxtb	r3, r3
 674:../User/BSP/i2c_eeprom.c ****         {
 1918              		.loc 1 674 12
 1919 0074 002B     		cmp	r3, #0
 1920 0076 02D0     		beq	.L127
 676:../User/BSP/i2c_eeprom.c ****         }
 1921              		.loc 1 676 28
 1922 0078 674B     		ldr	r3, .L144+32
 1923 007a 0222     		movs	r2, #2
 1924 007c 1A70     		strb	r2, [r3]
 1925              	.L127:
 678:../User/BSP/i2c_eeprom.c ****         {
 1926              		.loc 1 678 29
 1927 007e 674B     		ldr	r3, .L144+36
 1928 0080 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 678:../User/BSP/i2c_eeprom.c ****         {
 1929              		.loc 1 678 12
 1930 0082 012B     		cmp	r3, #1
 1931 0084 1BD1     		bne	.L128
 680:../User/BSP/i2c_eeprom.c ****             {
 1932              		.loc 1 680 17
 1933 0086 664B     		ldr	r3, .L144+40
 1934 0088 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1935 008a 83F00103 		eor	r3, r3, #1
 1936 008e DBB2     		uxtb	r3, r3
 680:../User/BSP/i2c_eeprom.c ****             {
 1937              		.loc 1 680 16
 1938 0090 002B     		cmp	r3, #0
 1939 0092 08D0     		beq	.L129
 682:../User/BSP/i2c_eeprom.c ****             }
 1940              		.loc 1 682 17
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 97


 1941 0094 634B     		ldr	r3, .L144+44
 1942 0096 1B88     		ldrh	r3, [r3]
 1943 0098 DBB2     		uxtb	r3, r3
 1944 009a 0022     		movs	r2, #0
 1945 009c 1946     		mov	r1, r3
 1946 009e 5648     		ldr	r0, .L144
 1947 00a0 FFF7FEFF 		bl	I2C_7bit_Addr_Send
 696:../User/BSP/i2c_eeprom.c ****     /** Master Receiver events */
 1948              		.loc 1 696 9
 1949 00a4 A4E0     		b	.L121
 1950              	.L129:
 687:../User/BSP/i2c_eeprom.c ****                 OffsetDone = FALSE;
 1951              		.loc 1 687 17
 1952 00a6 5F4B     		ldr	r3, .L144+44
 1953 00a8 1B88     		ldrh	r3, [r3]
 1954 00aa DBB2     		uxtb	r3, r3
 1955 00ac 0122     		movs	r2, #1
 1956 00ae 1946     		mov	r1, r3
 1957 00b0 5148     		ldr	r0, .L144
 1958 00b2 FFF7FEFF 		bl	I2C_7bit_Addr_Send
 688:../User/BSP/i2c_eeprom.c ****             }
 1959              		.loc 1 688 28
 1960 00b6 5A4B     		ldr	r3, .L144+40
 1961 00b8 0022     		movs	r2, #0
 1962 00ba 1A70     		strb	r2, [r3]
 696:../User/BSP/i2c_eeprom.c ****     /** Master Receiver events */
 1963              		.loc 1 696 9
 1964 00bc 98E0     		b	.L121
 1965              	.L128:
 694:../User/BSP/i2c_eeprom.c ****         }
 1966              		.loc 1 694 13
 1967 00be 594B     		ldr	r3, .L144+44
 1968 00c0 1B88     		ldrh	r3, [r3]
 1969 00c2 DBB2     		uxtb	r3, r3
 1970 00c4 0022     		movs	r2, #0
 1971 00c6 1946     		mov	r1, r3
 1972 00c8 4B48     		ldr	r0, .L144
 1973 00ca FFF7FEFF 		bl	I2C_7bit_Addr_Send
 696:../User/BSP/i2c_eeprom.c ****     /** Master Receiver events */
 1974              		.loc 1 696 9
 1975 00ce 8FE0     		b	.L121
 1976              	.L124:
 700:../User/BSP/i2c_eeprom.c ****     case I2C_EVT_MASTER_DATA_RECVD_FLAG: /// EV7
 701:../User/BSP/i2c_eeprom.c ****         *I2C_pBuffer = I2C_Data_Recv(I2C1);
 1977              		.loc 1 701 9
 1978 00d0 554B     		ldr	r3, .L144+48
 1979 00d2 1C68     		ldr	r4, [r3]
 1980              		.loc 1 701 24
 1981 00d4 4848     		ldr	r0, .L144
 1982 00d6 FFF7FEFF 		bl	I2C_Data_Recv
 1983 00da 0346     		mov	r3, r0
 1984              		.loc 1 701 22
 1985 00dc 2370     		strb	r3, [r4]
 702:../User/BSP/i2c_eeprom.c ****         I2C_pBuffer++;
 1986              		.loc 1 702 20
 1987 00de 524B     		ldr	r3, .L144+48
 1988 00e0 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 98


 1989 00e2 0133     		adds	r3, r3, #1
 1990 00e4 504A     		ldr	r2, .L144+48
 1991 00e6 1360     		str	r3, [r2]
 703:../User/BSP/i2c_eeprom.c ****         Int_NumByteToRead--;
 1992              		.loc 1 703 26
 1993 00e8 504B     		ldr	r3, .L144+52
 1994 00ea 1B88     		ldrh	r3, [r3]
 1995 00ec 013B     		subs	r3, r3, #1
 1996 00ee 9AB2     		uxth	r2, r3
 1997 00f0 4E4B     		ldr	r3, .L144+52
 1998 00f2 1A80     		strh	r2, [r3]	@ movhi
 704:../User/BSP/i2c_eeprom.c ****         if (Int_NumByteToRead == 1)
 1999              		.loc 1 704 31
 2000 00f4 4D4B     		ldr	r3, .L144+52
 2001 00f6 1B88     		ldrh	r3, [r3]
 2002              		.loc 1 704 12
 2003 00f8 012B     		cmp	r3, #1
 2004 00fa 05D1     		bne	.L131
 705:../User/BSP/i2c_eeprom.c ****         {
 706:../User/BSP/i2c_eeprom.c ****             /** Disable Acknowledgement */
 707:../User/BSP/i2c_eeprom.c ****             I2C_Acknowledg_Disable(I2C1);
 2005              		.loc 1 707 13
 2006 00fc 3E48     		ldr	r0, .L144
 2007 00fe FFF7FEFF 		bl	I2C_Acknowledg_Disable
 708:../User/BSP/i2c_eeprom.c ****             I2C_Generate_Stop_Enable(I2C1);
 2008              		.loc 1 708 13
 2009 0102 3D48     		ldr	r0, .L144
 2010 0104 FFF7FEFF 		bl	I2C_Generate_Stop_Enable
 2011              	.L131:
 709:../User/BSP/i2c_eeprom.c ****         }
 710:../User/BSP/i2c_eeprom.c ****         if (Int_NumByteToRead == 0)
 2012              		.loc 1 710 31
 2013 0108 484B     		ldr	r3, .L144+52
 2014 010a 1B88     		ldrh	r3, [r3]
 2015              		.loc 1 710 12
 2016 010c 002B     		cmp	r3, #0
 2017 010e 6AD1     		bne	.L141
 711:../User/BSP/i2c_eeprom.c ****         {
 712:../User/BSP/i2c_eeprom.c ****             I2C_Interrupts_Disable(I2C1, I2C_INT_EVENT | I2C_INT_BUF | I2C_INT_ERR);
 2018              		.loc 1 712 13
 2019 0110 4FF4E061 		mov	r1, #1792
 2020 0114 3848     		ldr	r0, .L144
 2021 0116 FFF7FEFF 		bl	I2C_Interrupts_Disable
 713:../User/BSP/i2c_eeprom.c ****             i2c_comm_state = COMM_DONE;
 2022              		.loc 1 713 28
 2023 011a 3F4B     		ldr	r3, .L144+32
 2024 011c 0022     		movs	r2, #0
 2025 011e 1A70     		strb	r2, [r3]
 714:../User/BSP/i2c_eeprom.c ****         }
 715:../User/BSP/i2c_eeprom.c ****         break;
 2026              		.loc 1 715 9
 2027 0120 61E0     		b	.L141
 2028              	.L122:
 716:../User/BSP/i2c_eeprom.c ****     /** Master Transmitter events */
 717:../User/BSP/i2c_eeprom.c ****     case I2C_EVT_MASTER_TXMODE_FLAG: /// EV8 just after EV6
 718:../User/BSP/i2c_eeprom.c ****         if (check_begin)
 2029              		.loc 1 718 13
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 99


 2030 0122 3C4B     		ldr	r3, .L144+28
 2031 0124 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2032              		.loc 1 718 12
 2033 0126 002B     		cmp	r3, #0
 2034 0128 0ED0     		beq	.L133
 719:../User/BSP/i2c_eeprom.c ****         {
 720:../User/BSP/i2c_eeprom.c ****             check_begin = FALSE;
 2035              		.loc 1 720 25
 2036 012a 3A4B     		ldr	r3, .L144+28
 2037 012c 0022     		movs	r2, #0
 2038 012e 1A70     		strb	r2, [r3]
 721:../User/BSP/i2c_eeprom.c ****             I2C_Interrupts_Disable(I2C1, I2C_INT_EVENT | I2C_INT_BUF | I2C_INT_ERR);
 2039              		.loc 1 721 13
 2040 0130 4FF4E061 		mov	r1, #1792
 2041 0134 3048     		ldr	r0, .L144
 2042 0136 FFF7FEFF 		bl	I2C_Interrupts_Disable
 722:../User/BSP/i2c_eeprom.c ****             I2C_Generate_Stop_Enable(I2C1);
 2043              		.loc 1 722 13
 2044 013a 2F48     		ldr	r0, .L144
 2045 013c FFF7FEFF 		bl	I2C_Generate_Stop_Enable
 723:../User/BSP/i2c_eeprom.c ****             i2c_comm_state = COMM_DONE;
 2046              		.loc 1 723 28
 2047 0140 354B     		ldr	r3, .L144+32
 2048 0142 0022     		movs	r2, #0
 2049 0144 1A70     		strb	r2, [r3]
 724:../User/BSP/i2c_eeprom.c ****             break;
 2050              		.loc 1 724 13
 2051 0146 53E0     		b	.L121
 2052              	.L133:
 725:../User/BSP/i2c_eeprom.c ****         }
 726:../User/BSP/i2c_eeprom.c ****         I2C_Data_Send(I2C1, DeviceOffset);
 2053              		.loc 1 726 9
 2054 0148 394B     		ldr	r3, .L144+56
 2055 014a 1B88     		ldrh	r3, [r3]
 2056 014c DBB2     		uxtb	r3, r3
 2057 014e 1946     		mov	r1, r3
 2058 0150 2948     		ldr	r0, .L144
 2059 0152 FFF7FEFF 		bl	I2C_Data_Send
 727:../User/BSP/i2c_eeprom.c ****         OffsetDone = TRUE;
 2060              		.loc 1 727 20
 2061 0156 324B     		ldr	r3, .L144+40
 2062 0158 0122     		movs	r2, #1
 2063 015a 1A70     		strb	r2, [r3]
 728:../User/BSP/i2c_eeprom.c ****         break;
 2064              		.loc 1 728 9
 2065 015c 48E0     		b	.L121
 2066              	.L123:
 729:../User/BSP/i2c_eeprom.c ****     case I2C_EVT_MASTER_DATA_SENDING: ///  EV8 I2C_EVENT_MASTER_DATA_TRANSMITTING
 730:../User/BSP/i2c_eeprom.c ****         if (MasterDirection == Receiver)
 2067              		.loc 1 730 29
 2068 015e 2F4B     		ldr	r3, .L144+36
 2069 0160 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2070              		.loc 1 730 12
 2071 0162 012B     		cmp	r3, #1
 2072 0164 41D1     		bne	.L142
 731:../User/BSP/i2c_eeprom.c ****         {
 732:../User/BSP/i2c_eeprom.c ****             I2C_Generate_Start_Enable(I2C1);
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 100


 2073              		.loc 1 732 13
 2074 0166 2448     		ldr	r0, .L144
 2075 0168 FFF7FEFF 		bl	I2C_Generate_Start_Enable
 733:../User/BSP/i2c_eeprom.c ****         }
 734:../User/BSP/i2c_eeprom.c ****         break;
 2076              		.loc 1 734 9
 2077 016c 3DE0     		b	.L142
 2078              	.L120:
 735:../User/BSP/i2c_eeprom.c ****     case I2C_EVT_MASTER_DATA_SENDED: /// EV8-2
 736:../User/BSP/i2c_eeprom.c ****         if (MasterDirection == Transmitter)
 2079              		.loc 1 736 29
 2080 016e 2B4B     		ldr	r3, .L144+36
 2081 0170 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2082              		.loc 1 736 12
 2083 0172 002B     		cmp	r3, #0
 2084 0174 3BD1     		bne	.L143
 737:../User/BSP/i2c_eeprom.c ****         {
 738:../User/BSP/i2c_eeprom.c ****             if (Int_NumByteToWrite == 0)
 2085              		.loc 1 738 36
 2086 0176 2F4B     		ldr	r3, .L144+60
 2087 0178 1B88     		ldrh	r3, [r3]
 2088              		.loc 1 738 16
 2089 017a 002B     		cmp	r3, #0
 2090 017c 1FD1     		bne	.L136
 739:../User/BSP/i2c_eeprom.c ****             {
 740:../User/BSP/i2c_eeprom.c ****                 I2C_Generate_Stop_Enable(I2C1);
 2091              		.loc 1 740 17
 2092 017e 1E48     		ldr	r0, .L144
 2093 0180 FFF7FEFF 		bl	I2C_Generate_Stop_Enable
 741:../User/BSP/i2c_eeprom.c ****                 sEETimeout = sEE_LONG_TIMEOUT;
 2094              		.loc 1 741 28
 2095 0184 2C4B     		ldr	r3, .L144+64
 2096 0186 4FF4C822 		mov	r2, #409600
 2097 018a 1A60     		str	r2, [r3]
 742:../User/BSP/i2c_eeprom.c ****                 while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 2098              		.loc 1 742 23
 2099 018c 08E0     		b	.L138
 2100              	.L139:
 743:../User/BSP/i2c_eeprom.c ****                 {
 744:../User/BSP/i2c_eeprom.c ****                     if ((sEETimeout--) == 0)
 2101              		.loc 1 744 36
 2102 018e 2A4B     		ldr	r3, .L144+64
 2103 0190 1B68     		ldr	r3, [r3]
 2104 0192 5A1E     		subs	r2, r3, #1
 2105 0194 2849     		ldr	r1, .L144+64
 2106 0196 0A60     		str	r2, [r1]
 2107              		.loc 1 744 24
 2108 0198 002B     		cmp	r3, #0
 2109 019a 01D1     		bne	.L138
 745:../User/BSP/i2c_eeprom.c ****                         sEE_TIMEOUT_UserCallback();
 2110              		.loc 1 745 25
 2111 019c FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 2112              	.L138:
 742:../User/BSP/i2c_eeprom.c ****                 while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 2113              		.loc 1 742 24
 2114 01a0 4FF40031 		mov	r1, #131072
 2115 01a4 1448     		ldr	r0, .L144
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 101


 2116 01a6 FFF7FEFF 		bl	I2C_Flag_Status_Get
 2117 01aa 0346     		mov	r3, r0
 2118 01ac 002B     		cmp	r3, #0
 2119 01ae EED1     		bne	.L139
 746:../User/BSP/i2c_eeprom.c ****                 }
 747:../User/BSP/i2c_eeprom.c ****                 check_begin = TRUE;
 2120              		.loc 1 747 29
 2121 01b0 184B     		ldr	r3, .L144+28
 2122 01b2 0122     		movs	r2, #1
 2123 01b4 1A70     		strb	r2, [r3]
 748:../User/BSP/i2c_eeprom.c ****                 I2C_Generate_Start_Enable(I2C1);
 2124              		.loc 1 748 17
 2125 01b6 1048     		ldr	r0, .L144
 2126 01b8 FFF7FEFF 		bl	I2C_Generate_Start_Enable
 749:../User/BSP/i2c_eeprom.c ****             }
 750:../User/BSP/i2c_eeprom.c ****             else
 751:../User/BSP/i2c_eeprom.c ****             {
 752:../User/BSP/i2c_eeprom.c ****                 I2C_Data_Send(I2C1, SendBuf[BufCount++]);
 753:../User/BSP/i2c_eeprom.c ****                 Int_NumByteToWrite--;
 754:../User/BSP/i2c_eeprom.c ****             }
 755:../User/BSP/i2c_eeprom.c ****         }
 756:../User/BSP/i2c_eeprom.c ****         break;
 2127              		.loc 1 756 9
 2128 01bc 17E0     		b	.L143
 2129              	.L136:
 752:../User/BSP/i2c_eeprom.c ****                 Int_NumByteToWrite--;
 2130              		.loc 1 752 53
 2131 01be 1F4B     		ldr	r3, .L144+68
 2132 01c0 1B88     		ldrh	r3, [r3]
 2133 01c2 5A1C     		adds	r2, r3, #1
 2134 01c4 91B2     		uxth	r1, r2
 2135 01c6 1D4A     		ldr	r2, .L144+68
 2136 01c8 1180     		strh	r1, [r2]	@ movhi
 2137 01ca 1A46     		mov	r2, r3
 752:../User/BSP/i2c_eeprom.c ****                 Int_NumByteToWrite--;
 2138              		.loc 1 752 17
 2139 01cc 1C4B     		ldr	r3, .L144+72
 2140 01ce 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 2141 01d0 1946     		mov	r1, r3
 2142 01d2 0948     		ldr	r0, .L144
 2143 01d4 FFF7FEFF 		bl	I2C_Data_Send
 753:../User/BSP/i2c_eeprom.c ****             }
 2144              		.loc 1 753 35
 2145 01d8 164B     		ldr	r3, .L144+60
 2146 01da 1B88     		ldrh	r3, [r3]
 2147 01dc 013B     		subs	r3, r3, #1
 2148 01de 9AB2     		uxth	r2, r3
 2149 01e0 144B     		ldr	r3, .L144+60
 2150 01e2 1A80     		strh	r2, [r3]	@ movhi
 2151              		.loc 1 756 9
 2152 01e4 03E0     		b	.L143
 2153              	.L141:
 715:../User/BSP/i2c_eeprom.c ****     /** Master Transmitter events */
 2154              		.loc 1 715 9
 2155 01e6 00BF     		nop
 2156 01e8 02E0     		b	.L140
 2157              	.L142:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 102


 734:../User/BSP/i2c_eeprom.c ****     case I2C_EVT_MASTER_DATA_SENDED: /// EV8-2
 2158              		.loc 1 734 9
 2159 01ea 00BF     		nop
 2160 01ec 00E0     		b	.L140
 2161              	.L143:
 2162              		.loc 1 756 9
 2163 01ee 00BF     		nop
 2164              	.L121:
 2165              	.L140:
 757:../User/BSP/i2c_eeprom.c ****     }
 758:../User/BSP/i2c_eeprom.c **** }
 2166              		.loc 1 758 1
 2167 01f0 00BF     		nop
 2168 01f2 0C37     		adds	r7, r7, #12
 2169              	.LCFI58:
 2170              		.cfi_def_cfa_offset 12
 2171 01f4 BD46     		mov	sp, r7
 2172              	.LCFI59:
 2173              		.cfi_def_cfa_register 13
 2174              		@ sp needed
 2175 01f6 90BD     		pop	{r4, r7, pc}
 2176              	.L145:
 2177              		.align	2
 2178              	.L144:
 2179 01f8 00540040 		.word	1073763328
 2180 01fc 84000700 		.word	458884
 2181 0200 82000700 		.word	458882
 2182 0204 80000700 		.word	458880
 2183 0208 40000300 		.word	196672
 2184 020c 01000300 		.word	196609
 2185 0210 02000300 		.word	196610
 2186 0214 00000000 		.word	check_begin
 2187 0218 00000000 		.word	i2c_comm_state
 2188 021c 00000000 		.word	MasterDirection
 2189 0220 00000000 		.word	OffsetDone
 2190 0224 00000000 		.word	SlaveADDR
 2191 0228 00000000 		.word	I2C_pBuffer
 2192 022c 00000000 		.word	Int_NumByteToRead
 2193 0230 00000000 		.word	DeviceOffset
 2194 0234 00000000 		.word	Int_NumByteToWrite
 2195 0238 00000000 		.word	sEETimeout
 2196 023c 00000000 		.word	BufCount
 2197 0240 00000000 		.word	SendBuf
 2198              		.cfi_endproc
 2199              	.LFE146:
 2201              		.section	.text.I2C1_ER_IRQHandler,"ax",%progbits
 2202              		.align	1
 2203              		.global	I2C1_ER_IRQHandler
 2204              		.syntax unified
 2205              		.thumb
 2206              		.thumb_func
 2208              	I2C1_ER_IRQHandler:
 2209              	.LFB147:
 759:../User/BSP/i2c_eeprom.c **** 
 760:../User/BSP/i2c_eeprom.c **** /**
 761:../User/BSP/i2c_eeprom.c **** *\*\name    I2C1_ER_IRQHandler.
 762:../User/BSP/i2c_eeprom.c **** *\*\fun     I2c1 error interrupt Service Routines.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 103


 763:../User/BSP/i2c_eeprom.c **** *\*\param   none
 764:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 765:../User/BSP/i2c_eeprom.c **** **/
 766:../User/BSP/i2c_eeprom.c **** void I2C1_ER_IRQHandler(void)
 767:../User/BSP/i2c_eeprom.c **** {
 2210              		.loc 1 767 1
 2211              		.cfi_startproc
 2212              		@ args = 0, pretend = 0, frame = 0
 2213              		@ frame_needed = 1, uses_anonymous_args = 0
 2214 0000 80B5     		push	{r7, lr}
 2215              	.LCFI60:
 2216              		.cfi_def_cfa_offset 8
 2217              		.cfi_offset 7, -8
 2218              		.cfi_offset 14, -4
 2219 0002 00AF     		add	r7, sp, #0
 2220              	.LCFI61:
 2221              		.cfi_def_cfa_register 7
 768:../User/BSP/i2c_eeprom.c ****     if (I2C_Flag_Status_Get(I2C1, I2C_FLAG_ACKFAIL))
 2222              		.loc 1 768 9
 2223 0004 1C49     		ldr	r1, .L153
 2224 0006 1D48     		ldr	r0, .L153+4
 2225 0008 FFF7FEFF 		bl	I2C_Flag_Status_Get
 2226 000c 0346     		mov	r3, r0
 2227              		.loc 1 768 8
 2228 000e 002B     		cmp	r3, #0
 2229 0010 18D0     		beq	.L147
 769:../User/BSP/i2c_eeprom.c ****     {
 770:../User/BSP/i2c_eeprom.c ****         if (check_begin) /// EEPROM write busy
 2230              		.loc 1 770 13
 2231 0012 1B4B     		ldr	r3, .L153+8
 2232 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2233              		.loc 1 770 12
 2234 0016 002B     		cmp	r3, #0
 2235 0018 03D0     		beq	.L148
 771:../User/BSP/i2c_eeprom.c ****         {
 772:../User/BSP/i2c_eeprom.c ****             I2C_Generate_Start_Enable(I2C1);
 2236              		.loc 1 772 13
 2237 001a 1848     		ldr	r0, .L153+4
 2238 001c FFF7FEFF 		bl	I2C_Generate_Start_Enable
 2239 0020 0CE0     		b	.L149
 2240              	.L148:
 773:../User/BSP/i2c_eeprom.c ****         }
 774:../User/BSP/i2c_eeprom.c ****         else if (I2C1->STS2 & 0x01) /// real fail
 2241              		.loc 1 774 22
 2242 0022 164B     		ldr	r3, .L153+4
 2243 0024 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2244 0026 9BB2     		uxth	r3, r3
 2245              		.loc 1 774 29
 2246 0028 03F00103 		and	r3, r3, #1
 2247              		.loc 1 774 17
 2248 002c 002B     		cmp	r3, #0
 2249 002e 05D0     		beq	.L149
 775:../User/BSP/i2c_eeprom.c ****         {
 776:../User/BSP/i2c_eeprom.c ****             I2C_Generate_Stop_Enable(I2C1);
 2250              		.loc 1 776 13
 2251 0030 1248     		ldr	r0, .L153+4
 2252 0032 FFF7FEFF 		bl	I2C_Generate_Stop_Enable
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 104


 777:../User/BSP/i2c_eeprom.c ****             i2c_comm_state = COMM_EXIT;
 2253              		.loc 1 777 28
 2254 0036 134B     		ldr	r3, .L153+12
 2255 0038 0322     		movs	r2, #3
 2256 003a 1A70     		strb	r2, [r3]
 2257              	.L149:
 778:../User/BSP/i2c_eeprom.c ****         }
 779:../User/BSP/i2c_eeprom.c ****         I2C_Flag_Status_Clear(I2C1, I2C_FLAG_ACKFAIL);
 2258              		.loc 1 779 9
 2259 003c 0E49     		ldr	r1, .L153
 2260 003e 0F48     		ldr	r0, .L153+4
 2261 0040 FFF7FEFF 		bl	I2C_Flag_Status_Clear
 2262              	.L147:
 780:../User/BSP/i2c_eeprom.c ****     }
 781:../User/BSP/i2c_eeprom.c **** 
 782:../User/BSP/i2c_eeprom.c ****     if (I2C_Flag_Status_Get(I2C1, I2C_FLAG_BUSERR))
 2263              		.loc 1 782 9
 2264 0044 1049     		ldr	r1, .L153+16
 2265 0046 0D48     		ldr	r0, .L153+4
 2266 0048 FFF7FEFF 		bl	I2C_Flag_Status_Get
 2267 004c 0346     		mov	r3, r0
 2268              		.loc 1 782 8
 2269 004e 002B     		cmp	r3, #0
 2270 0050 10D0     		beq	.L152
 783:../User/BSP/i2c_eeprom.c ****     {
 784:../User/BSP/i2c_eeprom.c ****         if (I2C1->STS2 & 0x01)
 2271              		.loc 1 784 17
 2272 0052 0A4B     		ldr	r3, .L153+4
 2273 0054 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2274 0056 9BB2     		uxth	r3, r3
 2275              		.loc 1 784 24
 2276 0058 03F00103 		and	r3, r3, #1
 2277              		.loc 1 784 12
 2278 005c 002B     		cmp	r3, #0
 2279 005e 05D0     		beq	.L151
 785:../User/BSP/i2c_eeprom.c ****         {
 786:../User/BSP/i2c_eeprom.c ****             I2C_Generate_Stop_Enable(I2C1);
 2280              		.loc 1 786 13
 2281 0060 0648     		ldr	r0, .L153+4
 2282 0062 FFF7FEFF 		bl	I2C_Generate_Stop_Enable
 787:../User/BSP/i2c_eeprom.c ****             i2c_comm_state = COMM_EXIT;
 2283              		.loc 1 787 28
 2284 0066 074B     		ldr	r3, .L153+12
 2285 0068 0322     		movs	r2, #3
 2286 006a 1A70     		strb	r2, [r3]
 2287              	.L151:
 788:../User/BSP/i2c_eeprom.c ****         }
 789:../User/BSP/i2c_eeprom.c ****         I2C_Flag_Status_Clear(I2C1, I2C_FLAG_BUSERR);
 2288              		.loc 1 789 9
 2289 006c 0649     		ldr	r1, .L153+16
 2290 006e 0348     		ldr	r0, .L153+4
 2291 0070 FFF7FEFF 		bl	I2C_Flag_Status_Clear
 2292              	.L152:
 790:../User/BSP/i2c_eeprom.c ****     }
 791:../User/BSP/i2c_eeprom.c **** }
 2293              		.loc 1 791 1
 2294 0074 00BF     		nop
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 105


 2295 0076 80BD     		pop	{r7, pc}
 2296              	.L154:
 2297              		.align	2
 2298              	.L153:
 2299 0078 00040010 		.word	268436480
 2300 007c 00540040 		.word	1073763328
 2301 0080 00000000 		.word	check_begin
 2302 0084 00000000 		.word	i2c_comm_state
 2303 0088 00010010 		.word	268435712
 2304              		.cfi_endproc
 2305              	.LFE147:
 2307              		.section	.text.I2C_EE_WaitEepromStandbyState,"ax",%progbits
 2308              		.align	1
 2309              		.global	I2C_EE_WaitEepromStandbyState
 2310              		.syntax unified
 2311              		.thumb
 2312              		.thumb_func
 2314              	I2C_EE_WaitEepromStandbyState:
 2315              	.LFB148:
 792:../User/BSP/i2c_eeprom.c **** 
 793:../User/BSP/i2c_eeprom.c **** /**
 794:../User/BSP/i2c_eeprom.c **** *\*\name    I2C_EE_WaitEepromStandbyState.
 795:../User/BSP/i2c_eeprom.c **** *\*\fun     Wait eeprom standby state.
 796:../User/BSP/i2c_eeprom.c **** *\*\param   none
 797:../User/BSP/i2c_eeprom.c **** *\*\return  none 
 798:../User/BSP/i2c_eeprom.c **** **/
 799:../User/BSP/i2c_eeprom.c **** void I2C_EE_WaitEepromStandbyState(void)
 800:../User/BSP/i2c_eeprom.c **** {
 2316              		.loc 1 800 1
 2317              		.cfi_startproc
 2318              		@ args = 0, pretend = 0, frame = 8
 2319              		@ frame_needed = 1, uses_anonymous_args = 0
 2320 0000 80B5     		push	{r7, lr}
 2321              	.LCFI62:
 2322              		.cfi_def_cfa_offset 8
 2323              		.cfi_offset 7, -8
 2324              		.cfi_offset 14, -4
 2325 0002 82B0     		sub	sp, sp, #8
 2326              	.LCFI63:
 2327              		.cfi_def_cfa_offset 16
 2328 0004 00AF     		add	r7, sp, #0
 2329              	.LCFI64:
 2330              		.cfi_def_cfa_register 7
 801:../User/BSP/i2c_eeprom.c ****     __IO uint16_t tmpSR1    = 0;
 2331              		.loc 1 801 19
 2332 0006 0023     		movs	r3, #0
 2333 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 802:../User/BSP/i2c_eeprom.c ****     __IO uint32_t sEETrials = 0;
 2334              		.loc 1 802 19
 2335 000a 0023     		movs	r3, #0
 2336 000c 3B60     		str	r3, [r7]
 803:../User/BSP/i2c_eeprom.c **** 
 804:../User/BSP/i2c_eeprom.c ****     /** While the bus is busy */
 805:../User/BSP/i2c_eeprom.c ****     sEETimeout = sEE_LONG_TIMEOUT;
 2337              		.loc 1 805 16
 2338 000e 334B     		ldr	r3, .L169
 2339 0010 4FF4C822 		mov	r2, #409600
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 106


 2340 0014 1A60     		str	r2, [r3]
 806:../User/BSP/i2c_eeprom.c ****     while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 2341              		.loc 1 806 11
 2342 0016 08E0     		b	.L157
 2343              	.L158:
 807:../User/BSP/i2c_eeprom.c ****     {
 808:../User/BSP/i2c_eeprom.c ****         if ((sEETimeout--) == 0)
 2344              		.loc 1 808 24
 2345 0018 304B     		ldr	r3, .L169
 2346 001a 1B68     		ldr	r3, [r3]
 2347 001c 5A1E     		subs	r2, r3, #1
 2348 001e 2F49     		ldr	r1, .L169
 2349 0020 0A60     		str	r2, [r1]
 2350              		.loc 1 808 12
 2351 0022 002B     		cmp	r3, #0
 2352 0024 01D1     		bne	.L157
 809:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 2353              		.loc 1 809 13
 2354 0026 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 2355              	.L157:
 806:../User/BSP/i2c_eeprom.c ****     while (I2C_Flag_Status_Get(I2Cx, I2C_FLAG_BUSY))
 2356              		.loc 1 806 12
 2357 002a 4FF40031 		mov	r1, #131072
 2358 002e 2C48     		ldr	r0, .L169+4
 2359 0030 FFF7FEFF 		bl	I2C_Flag_Status_Get
 2360 0034 0346     		mov	r3, r0
 2361 0036 002B     		cmp	r3, #0
 2362 0038 EED1     		bne	.L158
 2363              	.L167:
 810:../User/BSP/i2c_eeprom.c ****     }
 811:../User/BSP/i2c_eeprom.c **** 
 812:../User/BSP/i2c_eeprom.c ****     /** Keep looping till the slave acknowledge his address or maximum number
 813:../User/BSP/i2c_eeprom.c ****        of trials is reached (this number is defined by sEE_MAX_TRIALS_NUMBER) */
 814:../User/BSP/i2c_eeprom.c ****     while (1)
 815:../User/BSP/i2c_eeprom.c ****     {
 816:../User/BSP/i2c_eeprom.c ****         /** Send START condition */
 817:../User/BSP/i2c_eeprom.c ****         I2C_Generate_Start_Enable(I2Cx);
 2364              		.loc 1 817 9
 2365 003a 2948     		ldr	r0, .L169+4
 2366 003c FFF7FEFF 		bl	I2C_Generate_Start_Enable
 818:../User/BSP/i2c_eeprom.c **** 
 819:../User/BSP/i2c_eeprom.c ****         /** Test on EV5 and clear it */
 820:../User/BSP/i2c_eeprom.c ****         sEETimeout = sEE_LONG_TIMEOUT;
 2367              		.loc 1 820 20
 2368 0040 264B     		ldr	r3, .L169
 2369 0042 4FF4C822 		mov	r2, #409600
 2370 0046 1A60     		str	r2, [r3]
 821:../User/BSP/i2c_eeprom.c ****         while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 2371              		.loc 1 821 15
 2372 0048 08E0     		b	.L160
 2373              	.L161:
 822:../User/BSP/i2c_eeprom.c ****         {
 823:../User/BSP/i2c_eeprom.c ****             if ((sEETimeout--) == 0)
 2374              		.loc 1 823 28
 2375 004a 244B     		ldr	r3, .L169
 2376 004c 1B68     		ldr	r3, [r3]
 2377 004e 5A1E     		subs	r2, r3, #1
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 107


 2378 0050 2249     		ldr	r1, .L169
 2379 0052 0A60     		str	r2, [r1]
 2380              		.loc 1 823 16
 2381 0054 002B     		cmp	r3, #0
 2382 0056 01D1     		bne	.L160
 824:../User/BSP/i2c_eeprom.c ****                 sEE_TIMEOUT_UserCallback();
 2383              		.loc 1 824 17
 2384 0058 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 2385              	.L160:
 821:../User/BSP/i2c_eeprom.c ****         while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 2386              		.loc 1 821 17
 2387 005c 2149     		ldr	r1, .L169+8
 2388 005e 2048     		ldr	r0, .L169+4
 2389 0060 FFF7FEFF 		bl	I2C_Event_Check
 2390 0064 0346     		mov	r3, r0
 821:../User/BSP/i2c_eeprom.c ****         while (!I2C_Event_Check(I2Cx, I2C_EVT_MASTER_MODE_FLAG))
 2391              		.loc 1 821 16
 2392 0066 002B     		cmp	r3, #0
 2393 0068 EFD0     		beq	.L161
 825:../User/BSP/i2c_eeprom.c ****         }
 826:../User/BSP/i2c_eeprom.c **** 
 827:../User/BSP/i2c_eeprom.c ****         /** Send EEPROM address for write */
 828:../User/BSP/i2c_eeprom.c ****         I2C_7bit_Addr_Send(I2Cx, EEPROM_ADDRESS, I2C_DIRECTION_SEND);
 2394              		.loc 1 828 9
 2395 006a 0022     		movs	r2, #0
 2396 006c A021     		movs	r1, #160
 2397 006e 1C48     		ldr	r0, .L169+4
 2398 0070 FFF7FEFF 		bl	I2C_7bit_Addr_Send
 829:../User/BSP/i2c_eeprom.c ****         /** Wait for ADDR flag to be set (Slave acknowledged his address) */
 830:../User/BSP/i2c_eeprom.c ****         sEETimeout = sEE_LONG_TIMEOUT;
 2399              		.loc 1 830 20
 2400 0074 194B     		ldr	r3, .L169
 2401 0076 4FF4C822 		mov	r2, #409600
 2402 007a 1A60     		str	r2, [r3]
 2403              	.L163:
 831:../User/BSP/i2c_eeprom.c ****         do
 832:../User/BSP/i2c_eeprom.c ****         {
 833:../User/BSP/i2c_eeprom.c ****             /** Get the current value of the STS1 register */
 834:../User/BSP/i2c_eeprom.c ****             tmpSR1 = I2Cx->STS1;
 2404              		.loc 1 834 26
 2405 007c 184B     		ldr	r3, .L169+4
 2406 007e 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 2407 0080 9BB2     		uxth	r3, r3
 2408              		.loc 1 834 20
 2409 0082 FB80     		strh	r3, [r7, #6]	@ movhi
 835:../User/BSP/i2c_eeprom.c **** 
 836:../User/BSP/i2c_eeprom.c ****             /** Update the timeout value and exit if it reach 0 */
 837:../User/BSP/i2c_eeprom.c ****             if ((sEETimeout--) == 0)
 2410              		.loc 1 837 28
 2411 0084 154B     		ldr	r3, .L169
 2412 0086 1B68     		ldr	r3, [r3]
 2413 0088 5A1E     		subs	r2, r3, #1
 2414 008a 1449     		ldr	r1, .L169
 2415 008c 0A60     		str	r2, [r1]
 2416              		.loc 1 837 16
 2417 008e 002B     		cmp	r3, #0
 2418 0090 01D1     		bne	.L162
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 108


 838:../User/BSP/i2c_eeprom.c ****                 sEE_TIMEOUT_UserCallback();
 2419              		.loc 1 838 17
 2420 0092 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 2421              	.L162:
 839:../User/BSP/i2c_eeprom.c ****         }
 840:../User/BSP/i2c_eeprom.c ****         /** Keep looping till the Address is acknowledged or the AF flag is
 841:../User/BSP/i2c_eeprom.c ****            set (address not acknowledged at time) */
 842:../User/BSP/i2c_eeprom.c ****         while ((tmpSR1 & (I2C_STS1_ADDRF | I2C_STS1_ACKFAIL)) == 0);
 2422              		.loc 1 842 24
 2423 0096 FB88     		ldrh	r3, [r7, #6]	@ movhi
 2424 0098 9BB2     		uxth	r3, r3
 2425 009a 1A46     		mov	r2, r3
 2426 009c 40F20243 		movw	r3, #1026
 2427 00a0 1340     		ands	r3, r3, r2
 2428              		.loc 1 842 63
 2429 00a2 002B     		cmp	r3, #0
 2430 00a4 EAD0     		beq	.L163
 843:../User/BSP/i2c_eeprom.c **** 
 844:../User/BSP/i2c_eeprom.c ****         /** Check if the ADDR flag has been set */
 845:../User/BSP/i2c_eeprom.c ****         if (tmpSR1 & I2C_STS1_ADDRF)
 2431              		.loc 1 845 20
 2432 00a6 FB88     		ldrh	r3, [r7, #6]	@ movhi
 2433 00a8 9BB2     		uxth	r3, r3
 2434 00aa 03F00203 		and	r3, r3, #2
 2435              		.loc 1 845 12
 2436 00ae 002B     		cmp	r3, #0
 2437 00b0 05D0     		beq	.L164
 846:../User/BSP/i2c_eeprom.c ****         {
 847:../User/BSP/i2c_eeprom.c ****             /** Clear ADDR Flag by reading STS1 then STS2 registers (STS1 have already
 848:../User/BSP/i2c_eeprom.c ****                been read) */
 849:../User/BSP/i2c_eeprom.c ****             (void)I2Cx->STS2;
 2438              		.loc 1 849 23
 2439 00b2 0B4B     		ldr	r3, .L169+4
 2440              		.loc 1 849 13
 2441 00b4 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 850:../User/BSP/i2c_eeprom.c **** 
 851:../User/BSP/i2c_eeprom.c ****             /** STOP condition */
 852:../User/BSP/i2c_eeprom.c ****             I2C_Generate_Stop_Enable(I2Cx);
 2442              		.loc 1 852 13
 2443 00b6 0A48     		ldr	r0, .L169+4
 2444 00b8 FFF7FEFF 		bl	I2C_Generate_Stop_Enable
 853:../User/BSP/i2c_eeprom.c **** 
 854:../User/BSP/i2c_eeprom.c ****             /** Exit the function */
 855:../User/BSP/i2c_eeprom.c ****             return;
 2445              		.loc 1 855 13
 2446 00bc 0BE0     		b	.L168
 2447              	.L164:
 856:../User/BSP/i2c_eeprom.c ****         }
 857:../User/BSP/i2c_eeprom.c ****         else
 858:../User/BSP/i2c_eeprom.c ****         {
 859:../User/BSP/i2c_eeprom.c ****             /** Clear AF flag */
 860:../User/BSP/i2c_eeprom.c ****             I2C_Flag_Status_Clear(I2Cx, I2C_FLAG_ACKFAIL);
 2448              		.loc 1 860 13
 2449 00be 0A49     		ldr	r1, .L169+12
 2450 00c0 0748     		ldr	r0, .L169+4
 2451 00c2 FFF7FEFF 		bl	I2C_Flag_Status_Clear
 861:../User/BSP/i2c_eeprom.c ****         }
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 109


 862:../User/BSP/i2c_eeprom.c **** 
 863:../User/BSP/i2c_eeprom.c ****         /** Check if the maximum allowed numbe of trials has bee reached */
 864:../User/BSP/i2c_eeprom.c ****         if (sEETrials++ == sEE_MAX_TRIALS_NUMBER)
 2452              		.loc 1 864 22
 2453 00c6 3B68     		ldr	r3, [r7]
 2454 00c8 5A1C     		adds	r2, r3, #1
 2455 00ca 3A60     		str	r2, [r7]
 2456              		.loc 1 864 12
 2457 00cc 962B     		cmp	r3, #150
 2458 00ce B4D1     		bne	.L167
 865:../User/BSP/i2c_eeprom.c ****         {
 866:../User/BSP/i2c_eeprom.c ****             /** If the maximum number of trials has been reached, exit the function */
 867:../User/BSP/i2c_eeprom.c ****             sEE_TIMEOUT_UserCallback();
 2459              		.loc 1 867 13
 2460 00d0 FFF7FEFF 		bl	sEE_TIMEOUT_UserCallback
 817:../User/BSP/i2c_eeprom.c **** 
 2461              		.loc 1 817 9
 2462 00d4 B1E7     		b	.L167
 2463              	.L168:
 868:../User/BSP/i2c_eeprom.c ****         }
 869:../User/BSP/i2c_eeprom.c ****     }
 870:../User/BSP/i2c_eeprom.c **** }
 2464              		.loc 1 870 1
 2465 00d6 0837     		adds	r7, r7, #8
 2466              	.LCFI65:
 2467              		.cfi_def_cfa_offset 8
 2468 00d8 BD46     		mov	sp, r7
 2469              	.LCFI66:
 2470              		.cfi_def_cfa_register 13
 2471              		@ sp needed
 2472 00da 80BD     		pop	{r7, pc}
 2473              	.L170:
 2474              		.align	2
 2475              	.L169:
 2476 00dc 00000000 		.word	sEETimeout
 2477 00e0 00540040 		.word	1073763328
 2478 00e4 01000300 		.word	196609
 2479 00e8 00040010 		.word	268436480
 2480              		.cfi_endproc
 2481              	.LFE148:
 2483              		.section	.bss.RCC_RESET_Flag.0,"aw",%nobits
 2486              	RCC_RESET_Flag.0:
 2487 0000 00       		.space	1
 2488              		.text
 2489              	.Letext0:
 2490              		.file 4 "d:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.3 rel1\\arm-none-eabi\\inclu
 2491              		.file 5 "d:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.3 rel1\\arm-none-eabi\\inclu
 2492              		.file 6 "../firmware/CMSIS/device/n32g430.h"
 2493              		.file 7 "../firmware/n32g430_std_periph_driver/inc/n32g430_gpio.h"
 2494              		.file 8 "../firmware/n32g430_std_periph_driver/inc/n32g430_i2c.h"
 2495              		.file 9 "../User/BSP/i2c_eeprom.h"
 2496              		.file 10 "../firmware/n32g430_std_periph_driver/inc/n32g430_rcc.h"
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 110


DEFINED SYMBOLS
                            *ABS*:00000000 i2c_eeprom.c
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:21     .text.__NVIC_SystemReset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:26     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:92     .text.__NVIC_SystemReset:00000024 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:100    .bss.check_begin:00000000 check_begin
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:101    .bss.check_begin:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:105    .bss.OffsetDone:00000000 OffsetDone
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:106    .bss.OffsetDone:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:112    .data.sEETimeout:00000000 sEETimeout
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:109    .data.sEETimeout:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:117    .bss.MasterDirection:00000000 MasterDirection
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:118    .bss.MasterDirection:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:120    .bss.SlaveADDR:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:123    .bss.SlaveADDR:00000000 SlaveADDR
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:126    .bss.DeviceOffset:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:129    .bss.DeviceOffset:00000000 DeviceOffset
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:136    .bss.I2C_NumByteToWrite:00000000 I2C_NumByteToWrite
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:133    .bss.I2C_NumByteToWrite:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:142    .bss.I2C_NumByteWritingNow:00000000 I2C_NumByteWritingNow
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:143    .bss.I2C_NumByteWritingNow:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:149    .bss.I2C_pBuffer:00000000 I2C_pBuffer
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:146    .bss.I2C_pBuffer:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:156    .bss.I2C_WriteAddr:00000000 I2C_WriteAddr
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:153    .bss.I2C_WriteAddr:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:159    .bss.SendBuf:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:162    .bss.SendBuf:00000000 SendBuf
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:165    .bss.BufCount:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:168    .bss.BufCount:00000000 BufCount
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:171    .bss.Int_NumByteToWrite:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:174    .bss.Int_NumByteToWrite:00000000 Int_NumByteToWrite
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:177    .bss.Int_NumByteToRead:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:180    .bss.Int_NumByteToRead:00000000 Int_NumByteToRead
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:186    .bss.i2c_comm_state:00000000 i2c_comm_state
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:187    .bss.i2c_comm_state:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:189    .text.Delay_us:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:195    .text.Delay_us:00000000 Delay_us
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:256    .text.IIC_RestoreSlaveByClock:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:262    .text.IIC_RestoreSlaveByClock:00000000 IIC_RestoreSlaveByClock
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:340    .text.IIC_RestoreSlaveByClock:0000005c $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:345    .text.SystemNVICReset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:351    .text.SystemNVICReset:00000000 SystemNVICReset
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:384    .text.IIC_RCCReset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:390    .text.IIC_RCCReset:00000000 IIC_RCCReset
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:618    .text.I2C_EE_Init:00000000 I2C_EE_Init
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:444    .text.IIC_RCCReset:00000048 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2486   .bss.RCC_RESET_Flag.0:00000000 RCC_RESET_Flag.0
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:450    .text.IIC_SWReset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:456    .text.IIC_SWReset:00000000 IIC_SWReset
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:576    .text.IIC_SWReset:00000084 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:583    .text.sEE_TIMEOUT_UserCallback:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:589    .text.sEE_TIMEOUT_UserCallback:00000000 sEE_TIMEOUT_UserCallback
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:612    .text.I2C_EE_Init:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:701    .text.I2C_EE_Init:0000006c $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:708    .text.I2C_EE_WriteBuffer:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:714    .text.I2C_EE_WriteBuffer:00000000 I2C_EE_WriteBuffer
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:805    .text.I2C_EE_WriteOnePage:00000000 I2C_EE_WriteOnePage
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s 			page 111


C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:791    .text.I2C_EE_WriteBuffer:00000058 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:799    .text.I2C_EE_WriteOnePage:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:957    .text.I2C_EE_PageWrite:00000000 I2C_EE_PageWrite
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:946    .text.I2C_EE_WriteOnePage:000000c0 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:951    .text.I2C_EE_PageWrite:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2314   .text.I2C_EE_WaitEepromStandbyState:00000000 I2C_EE_WaitEepromStandbyState
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1194   .text.I2C_EE_WriteOnePageCompleted:00000000 I2C_EE_WriteOnePageCompleted
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1179   .text.I2C_EE_PageWrite:0000014c $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1188   .text.I2C_EE_WriteOnePageCompleted:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1249   .text.I2C_EE_WriteOnePageCompleted:00000040 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1257   .text.I2C_EE_ReadBuffer:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1263   .text.I2C_EE_ReadBuffer:00000000 I2C_EE_ReadBuffer
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1689   .text.I2C_EE_ReadBuffer:00000298 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1698   .text.I2C_EE_ReadBuffer:000002b4 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1776   .text.I2C_EE_ReadBuffer:00000328 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1784   .text.I2C_EE_WaitOperationIsCompleted:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1790   .text.I2C_EE_WaitOperationIsCompleted:00000000 I2C_EE_WaitOperationIsCompleted
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1836   .text.I2C_EE_WaitOperationIsCompleted:00000030 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1842   .text.I2C1_EV_IRQHandler:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:1848   .text.I2C1_EV_IRQHandler:00000000 I2C1_EV_IRQHandler
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2179   .text.I2C1_EV_IRQHandler:000001f8 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2202   .text.I2C1_ER_IRQHandler:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2208   .text.I2C1_ER_IRQHandler:00000000 I2C1_ER_IRQHandler
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2299   .text.I2C1_ER_IRQHandler:00000078 $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2308   .text.I2C_EE_WaitEepromStandbyState:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2476   .text.I2C_EE_WaitEepromStandbyState:000000dc $d
C:\Users\ZShuai\AppData\Local\Temp\ccu2D6sg.s:2487   .bss.RCC_RESET_Flag.0:00000000 $d

UNDEFINED SYMBOLS
GPIO_Structure_Initialize
GPIO_Peripheral_Initialize
GPIO_Pins_Set
GPIO_PBC_Pins_Reset
RCC_APB1_Peripheral_Reset
RCC_APB1_Peripheral_Clock_Disable
I2C_Reset
I2C_Initializes
I2C_Flag_Status_Get
I2C_Generate_Start_Enable
I2C_Event_Check
I2C_7bit_Addr_Send
I2C_Data_Send
I2C_Generate_Stop_Enable
I2C_PEC_Position_Set
I2C_Acknowledg_Enable
I2C_ON
I2C_Acknowledg_Disable
I2C_Data_Recv
I2C_Last_Event_Get
I2C_Interrupts_Disable
I2C_Flag_Status_Clear
