<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xB HAL User Manual: TIM DMA Burst Length</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xB HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">TIM DMA Burst Length</div>  </div>
<div class="ingroups"><a class="el" href="group/group__TIM__Exported__Constants.html">TIM Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga74f07b4a10022d71f31ec6e1b2b69276">TIM_DMABURSTLENGTH_1TRANSFER</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#gab114592091a00e0a6b9ae464485bd7bb">TIM_DMABURSTLENGTH_2TRANSFERS</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#gad91c14f0930803593ecdbd98002fea0a">TIM_DMABURSTLENGTH_3TRANSFERS</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga9ada9605ae6ff6e4ada9701263bef812">TIM_DMABURSTLENGTH_4TRANSFERS</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga740a6446c0a517cc3e235fddee45fef5">TIM_DMABURSTLENGTH_5TRANSFERS</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga905c206d2a028e3fb92bcab8f9f7c869">TIM_DMABURSTLENGTH_6TRANSFERS</a>&#160;&#160;&#160;0x00000500U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#gae75055ac13b73baf9326f1d6157853a7">TIM_DMABURSTLENGTH_7TRANSFERS</a>&#160;&#160;&#160;0x00000600U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#gac6b24f5b7d9e1968b4bfcaeb24e718fc">TIM_DMABURSTLENGTH_8TRANSFERS</a>&#160;&#160;&#160;0x00000700U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga73fff75a3f0247c61a84a42e8cb83572">TIM_DMABURSTLENGTH_9TRANSFERS</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga793a89bb8a0669e274de451985186c53">TIM_DMABURSTLENGTH_10TRANSFERS</a>&#160;&#160;&#160;0x00000900U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga79ab58b6a3b30c54c0758b381df22cb0">TIM_DMABURSTLENGTH_11TRANSFERS</a>&#160;&#160;&#160;0x00000A00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#gaf52962b501b3a76d89df6274ed425947">TIM_DMABURSTLENGTH_12TRANSFERS</a>&#160;&#160;&#160;0x00000B00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga06a81eba628bea6495d86ebcc6021da0">TIM_DMABURSTLENGTH_13TRANSFERS</a>&#160;&#160;&#160;0x00000C00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga5f430b76c0aeded0a8d8be779f26ae52">TIM_DMABURSTLENGTH_14TRANSFERS</a>&#160;&#160;&#160;0x00000D00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga98a4d88c533178bc1b4347e4c5ce815a">TIM_DMABURSTLENGTH_15TRANSFERS</a>&#160;&#160;&#160;0x00000E00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#gaf4b2a1fe12c52272544c21e17de1ed90">TIM_DMABURSTLENGTH_16TRANSFERS</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#gad31c1fca7ed436a53efc4f290144584d">TIM_DMABURSTLENGTH_17TRANSFERS</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__DMA__Burst__Length.html#gabb6f72b02ee1c8855de241cb0713e2ca">TIM_DMABURSTLENGTH_18TRANSFERS</a>&#160;&#160;&#160;0x00001100U</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga793a89bb8a0669e274de451985186c53"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_10TRANSFERS" ref="ga793a89bb8a0669e274de451985186c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga793a89bb8a0669e274de451985186c53">TIM_DMABURSTLENGTH_10TRANSFERS</a>&#160;&#160;&#160;0x00000900U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 10 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00934">934</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79ab58b6a3b30c54c0758b381df22cb0"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_11TRANSFERS" ref="ga79ab58b6a3b30c54c0758b381df22cb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga79ab58b6a3b30c54c0758b381df22cb0">TIM_DMABURSTLENGTH_11TRANSFERS</a>&#160;&#160;&#160;0x00000A00U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 11 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00935">935</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf52962b501b3a76d89df6274ed425947"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_12TRANSFERS" ref="gaf52962b501b3a76d89df6274ed425947" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#gaf52962b501b3a76d89df6274ed425947">TIM_DMABURSTLENGTH_12TRANSFERS</a>&#160;&#160;&#160;0x00000B00U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 12 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00936">936</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06a81eba628bea6495d86ebcc6021da0"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_13TRANSFERS" ref="ga06a81eba628bea6495d86ebcc6021da0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga06a81eba628bea6495d86ebcc6021da0">TIM_DMABURSTLENGTH_13TRANSFERS</a>&#160;&#160;&#160;0x00000C00U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 13 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00937">937</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f430b76c0aeded0a8d8be779f26ae52"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_14TRANSFERS" ref="ga5f430b76c0aeded0a8d8be779f26ae52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga5f430b76c0aeded0a8d8be779f26ae52">TIM_DMABURSTLENGTH_14TRANSFERS</a>&#160;&#160;&#160;0x00000D00U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 14 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00938">938</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98a4d88c533178bc1b4347e4c5ce815a"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_15TRANSFERS" ref="ga98a4d88c533178bc1b4347e4c5ce815a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga98a4d88c533178bc1b4347e4c5ce815a">TIM_DMABURSTLENGTH_15TRANSFERS</a>&#160;&#160;&#160;0x00000E00U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 15 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00939">939</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4b2a1fe12c52272544c21e17de1ed90"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_16TRANSFERS" ref="gaf4b2a1fe12c52272544c21e17de1ed90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#gaf4b2a1fe12c52272544c21e17de1ed90">TIM_DMABURSTLENGTH_16TRANSFERS</a>&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 16 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00940">940</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad31c1fca7ed436a53efc4f290144584d"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_17TRANSFERS" ref="gad31c1fca7ed436a53efc4f290144584d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#gad31c1fca7ed436a53efc4f290144584d">TIM_DMABURSTLENGTH_17TRANSFERS</a>&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 17 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00941">941</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb6f72b02ee1c8855de241cb0713e2ca"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_18TRANSFERS" ref="gabb6f72b02ee1c8855de241cb0713e2ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#gabb6f72b02ee1c8855de241cb0713e2ca">TIM_DMABURSTLENGTH_18TRANSFERS</a>&#160;&#160;&#160;0x00001100U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 18 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00942">942</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74f07b4a10022d71f31ec6e1b2b69276"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_1TRANSFER" ref="ga74f07b4a10022d71f31ec6e1b2b69276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga74f07b4a10022d71f31ec6e1b2b69276">TIM_DMABURSTLENGTH_1TRANSFER</a>&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 1 register starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00925">925</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab114592091a00e0a6b9ae464485bd7bb"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_2TRANSFERS" ref="gab114592091a00e0a6b9ae464485bd7bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#gab114592091a00e0a6b9ae464485bd7bb">TIM_DMABURSTLENGTH_2TRANSFERS</a>&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 2 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00926">926</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad91c14f0930803593ecdbd98002fea0a"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_3TRANSFERS" ref="gad91c14f0930803593ecdbd98002fea0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#gad91c14f0930803593ecdbd98002fea0a">TIM_DMABURSTLENGTH_3TRANSFERS</a>&#160;&#160;&#160;0x00000200U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 3 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00927">927</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ada9605ae6ff6e4ada9701263bef812"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_4TRANSFERS" ref="ga9ada9605ae6ff6e4ada9701263bef812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga9ada9605ae6ff6e4ada9701263bef812">TIM_DMABURSTLENGTH_4TRANSFERS</a>&#160;&#160;&#160;0x00000300U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 4 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00928">928</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga740a6446c0a517cc3e235fddee45fef5"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_5TRANSFERS" ref="ga740a6446c0a517cc3e235fddee45fef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga740a6446c0a517cc3e235fddee45fef5">TIM_DMABURSTLENGTH_5TRANSFERS</a>&#160;&#160;&#160;0x00000400U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 5 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00929">929</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga905c206d2a028e3fb92bcab8f9f7c869"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_6TRANSFERS" ref="ga905c206d2a028e3fb92bcab8f9f7c869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga905c206d2a028e3fb92bcab8f9f7c869">TIM_DMABURSTLENGTH_6TRANSFERS</a>&#160;&#160;&#160;0x00000500U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 6 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00930">930</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae75055ac13b73baf9326f1d6157853a7"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_7TRANSFERS" ref="gae75055ac13b73baf9326f1d6157853a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#gae75055ac13b73baf9326f1d6157853a7">TIM_DMABURSTLENGTH_7TRANSFERS</a>&#160;&#160;&#160;0x00000600U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 7 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00931">931</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6b24f5b7d9e1968b4bfcaeb24e718fc"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_8TRANSFERS" ref="gac6b24f5b7d9e1968b4bfcaeb24e718fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#gac6b24f5b7d9e1968b4bfcaeb24e718fc">TIM_DMABURSTLENGTH_8TRANSFERS</a>&#160;&#160;&#160;0x00000700U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 8 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00932">932</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73fff75a3f0247c61a84a42e8cb83572"></a><!-- doxytag: member="stm32f1xx_hal_tim.h::TIM_DMABURSTLENGTH_9TRANSFERS" ref="ga73fff75a3f0247c61a84a42e8cb83572" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__DMA__Burst__Length.html#ga73fff75a3f0247c61a84a42e8cb83572">TIM_DMABURSTLENGTH_9TRANSFERS</a>&#160;&#160;&#160;0x00000800U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The transfer is done to 9 registers starting trom TIMx_CR1 + TIMx_DCR.DBA </p>

<p>Definition at line <a class="el" href="stm32f1xx__hal__tim_8h_source.html#l00933">933</a> of file <a class="el" href="stm32f1xx__hal__tim_8h_source.html">stm32f1xx_hal_tim.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:55:25 for STM32F103xB HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
