Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/Practica2_ELSE_IF/and_or_TB_isim_beh.exe -prj C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/Practica2_ELSE_IF/and_or_TB_beh.prj work.and_or_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/Practica2_ELSE_IF/And_OR.vhd" into library work
Parsing VHDL file "C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/Practica2_ELSE_IF/and_or_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture funcional of entity And_Or [and_or_default]
Compiling architecture funcional of entity and_or_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Samuel/Desktop/Practicas_FPGa_nexys2/Practica2_ELSE_IF/and_or_TB_isim_beh.exe
Fuse Memory Usage: 28888 KB
Fuse CPU Usage: 451 ms
