.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381
.sysconfig COMPRESS_CONFIG ON
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig MCCLK_FREQ 62

.tile CIB_R10C11:CIB_DSP
arc: E1_H02E0401 V01N0001
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H02W0701

.tile CIB_R10C12:CIB_DSP
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V01S0100
arc: W1_H02W0701 S3_V06N0203

.tile CIB_R10C13:CIB_DSP
arc: N1_V02N0701 H02E0701
arc: W1_H02W0301 W3_H06E0003

.tile CIB_R10C1:CIB_LR_S
arc: E3_H06E0003 V01N0001
arc: N1_V02N0301 S1_V02N0201

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C7:CIB_DSP
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R11C1:CIB_LR
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: N1_V01N0001 JF5
arc: N1_V02N0501 JQ5

.tile CIB_R12C1:CIB_LR
arc: N1_V02N0201 S1_V02N0701

.tile CIB_R14C1:CIB_LR
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 JF5

.tile CIB_R17C1:CIB_LR
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R1C11:CIB
arc: JA0 H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C12:CIB
arc: H00L0000 E1_H02W0001
arc: JA0 H00L0000
arc: W1_H02W0501 V06N0303
enum: CIB.JB0MUX 0

.tile CIB_R1C14:CIB
arc: W1_H02W0001 S1_V02N0001

.tile CIB_R1C15:CIB
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 S1_V02N0301
arc: JA0 H00L0100
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C18:CIB
arc: H00L0100 V02N0101
arc: JA0 H00L0100
enum: CIB.JB0MUX 0

.tile CIB_R1C19:CIB
arc: H00L0000 S1_V02N0001
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R1C4:CIB
arc: JA0 H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C58:CIB
arc: H00L0000 V02N0201
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R1C59:CIB
arc: H00R0000 S1_V02N0401
arc: JA0 H00R0000
enum: CIB.JB0MUX 0

.tile CIB_R1C5:CIB
arc: H00R0000 E1_H02W0401
arc: JA0 H00R0000
arc: W1_H02W0501 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C60:CIB
arc: H00L0000 V02N0001
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R1C61:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C62:CIB
arc: E1_H02E0501 S1_V02N0501

.tile CIB_R1C63:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C64:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C65:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C66:CIB
arc: H00R0000 S1_V02N0401
arc: JA0 H00R0000
enum: CIB.JB0MUX 0

.tile CIB_R1C7:CIB
arc: W1_H02W0401 S1_V02N0401

.tile CIB_R20C1:CIB_LR
arc: E3_H06E0303 JF5
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 JQ5

.tile CIB_R22C12:CIB_EBR
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R23C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R26C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R29C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R32C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R34C12:CIB_DSP
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R35C1:CIB_LR
arc: E3_H06E0303 JQ5
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 JF5

.tile CIB_R38C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R41C1:CIB_LR
arc: E3_H06E0303 JQ5
arc: N3_V06N0303 JF5

.tile CIB_R44C1:CIB_LR
arc: E3_H06E0303 JQ5
arc: N3_V06N0303 JF5

.tile CIB_R46C12:CIB_EBR
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R46C2:ECLK_L
arc: S2W2_JINCK S2W2_JPADDI

.tile CIB_R47C125:CIB_LR
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R50C125:CIB_LR
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R53C125:CIB_LR
arc: N3_V06N0303 JF5
arc: W3_H06W0303 JQ5

.tile CIB_R56C125:CIB_LR
arc: N3_V06N0303 JF5
arc: W3_H06W0303 JQ5

.tile CIB_R58C12:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C12:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R82C12:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R86C125:CIB_LR
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R8C1:CIB_LR
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303

.tile CIB_R92C125:CIB_LR
arc: N3_V06N0303 JF5
arc: W3_H06W0303 JQ5

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C12:CIB
arc: N3_V06N0003 W3_H06E0003

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C46:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C47:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C48:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C49:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C50:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C51:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C52:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C53:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C54:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C55:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C56:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C57:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C6:CIB_EFB0
arc: E3_H06E0003 JQ0
arc: N3_V06N0003 JQ0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C71:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C72:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C73:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C74:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C75:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C76:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C77:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C78:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C79:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R94C80:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C81:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C82:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R9C1:CIB_LR
arc: E1_H02E0501 S1_V02N0501

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C4:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C58:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C59:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C60:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C61:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C63:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C64:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C65:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C66:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R11C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R12C0:PICL1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R14C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R15C0:PICL1_DQS0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C12:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C15:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C18:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C19:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C4:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C58:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C59:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C5:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C60:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C61:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C63:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C64:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C65:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C66:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R20C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R21C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R22C12:EBR_SPINE_UL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0100

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0100

.tile MIB_R35C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R36C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R41C0:PICL0_DQS2
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R42C0:PICL1_DQS3
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R44C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R45C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R46C3:LMID_0
arc: G_LDCC1CLKI G_JPCLKT61

.tile MIB_R47C0:PICL0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R53C126:PICR0_DQS2
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R54C126:PICR1_DQS3
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R56C126:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R57C126:PICR1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0100

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0100

.tile MIB_R92C126:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R93C126:PICR1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C5:EFB1_PICB1
enum: SYSCONFIG.MASTER_SPI_PORT ENABLE

.tile MIB_R95C6:EFB2_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R11C10:PLC2
arc: N1_V02N0301 H06E0003

.tile R11C11:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S3_V06N0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: V01S0000 S3_V06N0103

.tile R11C12:PLC2
arc: E1_H02E0601 V02S0601
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0401 V01N0001
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: A0 E1_H01E0001
arc: A1 E1_H02W0701
arc: A4 N1_V01N0101
arc: A7 N1_V01N0101
arc: B0 V01N0001
arc: B1 V00B0000
arc: B4 V02S0701
arc: B5 V02N0501
arc: B6 H02W0101
arc: B7 V02N0501
arc: C0 V02N0401
arc: C1 H00L0000
arc: C4 N1_V02S0201
arc: C5 H02E0401
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 F0
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 H01W0000
arc: D7 H00L0100
arc: E1_H01E0001 Q6
arc: E1_H02E0001 F0
arc: E1_H02E0301 F1
arc: E1_H02E0501 F7
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: LSR0 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N1_V02N0601 Q6
arc: V01S0000 F4
word: SLICEC.K0.INIT 0101100101100101
word: SLICEC.K1.INIT 0000110011111100
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 0100101100101101
word: SLICEA.K0.INIT 0011011100010011
word: SLICEA.K1.INIT 0010111011100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C13:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 W1_H02E0401
arc: H00L0100 H02W0301
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 W3_H06E0303
arc: V00B0000 H02E0601
arc: W1_H02W0101 S3_V06N0103
arc: A0 E1_H01E0001
arc: A1 V02N0501
arc: B0 E1_H01W0100
arc: B1 H02W0101
arc: C0 E1_H01W0000
arc: C1 W1_H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 F0
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1001101010100110
word: SLICEA.K1.INIT 1011100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C14:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 H01E0101
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 H00L0000
arc: C0 H00L0100
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 V00B0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0301 Q1
arc: V01S0000 Q1
arc: V01S0100 F3
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111000000001111
word: SLICEA.K1.INIT 1100000011001111
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111001100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R11C15:PLC2
arc: N3_V06N0303 H06E0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 E1_H02W0101

.tile R11C17:PLC2
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103

.tile R11C5:PLC2
arc: N3_V06N0203 H06W0203

.tile R11C7:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0103 E3_H06W0103

.tile R11C8:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R12C11:PLC2
arc: E1_H02E0401 N1_V01S0000

.tile R12C12:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: V00T0100 S1_V02N0701
arc: B7 S1_V02N0501
arc: C7 H02E0401
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D7 H00R0100
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0501 Q7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1

.tile R12C13:PLC2
arc: N1_V02N0501 H02W0501

.tile R12C14:PLC2
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501

.tile R12C16:PLC2
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501

.tile R14C11:PLC2
arc: E1_H02E0501 S3_V06N0303

.tile R14C12:PLC2
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 S1_V02N0701

.tile R14C13:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile R14C14:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R14C16:PLC2
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501

.tile R14C17:PLC2
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303

.tile R16C12:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R17C11:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R17C13:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R17C14:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R17C17:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R20C11:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R20C13:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 W3_H06E0303

.tile R20C14:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R20C17:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R20C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R23C11:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R23C13:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R23C14:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R23C17:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R26C11:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R26C13:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R26C14:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R26C17:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R28C12:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R29C11:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R29C13:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R29C14:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R29C17:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R2C11:PLC2
arc: E3_H06E0203 S3_V06N0203

.tile R2C12:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303

.tile R2C13:PLC2
arc: E3_H06E0103 S3_V06N0103

.tile R2C17:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203

.tile R2C18:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 H02W0101

.tile R2C19:PLC2
arc: W1_H02W0101 W3_H06E0103

.tile R2C23:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R2C24:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R2C29:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile R2C30:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R2C35:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R2C36:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R2C41:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R2C42:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R2C47:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R2C48:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R2C53:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103

.tile R2C54:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R2C58:PLC2
arc: N1_V02N0201 E1_H02W0201

.tile R2C59:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R2C60:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0001 H01E0001
arc: W1_H02W0201 W3_H06E0103

.tile R2C61:PLC2
arc: E3_H06E0203 H01E0001
arc: N1_V02N0701 H01E0101

.tile R2C64:PLC2
arc: N1_V02N0701 H06E0203

.tile R2C65:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R32C11:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R32C13:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R32C14:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R32C17:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R35C11:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R35C13:PLC2
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003

.tile R35C14:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R35C17:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R35C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R38C11:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R38C13:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R38C14:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R38C17:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R3C11:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303

.tile R3C12:PLC2
arc: E3_H06E0203 S3_V06N0203

.tile R3C14:PLC2
arc: N1_V02N0001 S3_V06N0003

.tile R3C15:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0501

.tile R3C17:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003

.tile R3C18:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C19:PLC2
arc: N1_V02N0001 S3_V06N0003

.tile R3C23:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R3C24:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C29:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R3C30:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R3C35:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R3C36:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R3C41:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R3C42:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R3C47:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R3C48:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R3C53:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R3C54:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R3C59:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0401 E1_H01W0000

.tile R3C5:PLC2
arc: N1_V02N0501 S1_V02N0401

.tile R3C60:PLC2
arc: H01W0000 W3_H06E0103

.tile R3C62:PLC2
arc: N1_V02N0501 H06E0303

.tile R3C65:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R3C66:PLC2
arc: N1_V02N0401 H01E0001

.tile R3C7:PLC2
arc: N1_V02N0401 S1_V02N0101

.tile R40C12:PLC2
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R41C11:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R41C13:PLC2
arc: N3_V06N0003 W3_H06E0003

.tile R41C14:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R41C17:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R41C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R44C11:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R44C13:PLC2
arc: N3_V06N0003 W3_H06E0003

.tile R44C14:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R44C17:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R44C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R47C101:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R47C107:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R47C113:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R47C119:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C11:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203

.tile R47C14:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06W0203

.tile R47C17:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203

.tile R47C23:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R47C29:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R47C35:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R47C41:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R47C47:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R47C53:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R47C59:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R47C65:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C71:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C77:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R47C83:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R47C89:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R47C95:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R4C12:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R50C101:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R50C107:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R50C113:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R50C119:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R50C11:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R50C14:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R50C17:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303

.tile R50C23:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R50C29:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R50C35:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R50C41:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R50C47:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R50C53:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R50C59:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R50C65:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R50C71:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R50C77:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R50C83:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R50C89:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R50C95:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R52C12:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R53C101:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R53C107:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R53C113:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R53C119:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R53C11:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R53C14:PLC2
arc: N3_V06N0103 H06W0103

.tile R53C17:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103

.tile R53C23:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R53C29:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R53C35:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R53C41:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R53C47:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R53C53:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R53C59:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R53C65:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R53C71:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R53C77:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R53C83:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R53C89:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R53C95:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R56C101:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R56C107:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R56C113:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R56C119:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R56C11:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R56C14:PLC2
arc: N3_V06N0203 H06W0203

.tile R56C17:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: W3_H06W0203 E3_H06W0203

.tile R56C23:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R56C29:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R56C35:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R56C41:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R56C47:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R56C53:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R56C59:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R56C65:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R56C71:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R56C77:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R56C83:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R56C89:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R56C95:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R5C15:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R5C5:PLC2
arc: N1_V02N0401 S3_V06N0203

.tile R5C7:PLC2
arc: N1_V02N0101 S3_V06N0103

.tile R62C11:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R62C17:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R64C12:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R68C11:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R68C17:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R74C11:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R74C17:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R76C12:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R79C9:PLC2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C11:PLC2
arc: E1_H02E0401 S1_V02N0401

.tile R7C12:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 H02E0401
arc: A1 H00R0000
arc: B0 V01N0001
arc: B1 V02N0101
arc: C0 V02N0401
arc: C1 V02N0601
arc: D0 S1_V02N0001
arc: D1 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: S1_V02S0101 F1
word: SLICEA.K0.INIT 0011110011000011
word: SLICEA.K1.INIT 0000000101010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R7C13:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 V02N0601

.tile R7C14:PLC2
arc: H00R0100 V02N0501
arc: V00B0100 S1_V02N0301
arc: B4 H02E0301
arc: B5 V00B0100
arc: C4 W1_H02E0401
arc: C5 H02E0601
arc: D4 H00R0100
arc: D5 V00B0000
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: S1_V02S0501 F5
arc: V00B0000 F4
word: SLICEC.K0.INIT 0011110011000011
word: SLICEC.K1.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R80C11:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R80C17:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R86C101:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C107:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C113:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C119:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R86C11:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R86C17:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: W3_H06W0103 E3_H06W0003

.tile R86C23:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C29:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C35:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C41:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C47:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C53:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R86C59:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R86C65:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R86C71:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R86C77:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C83:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C89:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R86C95:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R88C12:PLC2
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003

.tile R88C6:PLC2
arc: E3_H06E0003 S3_V06N0003

.tile R8C10:PLC2
arc: E1_H02E0701 E1_H01W0100
arc: S1_V02S0101 H06E0103

.tile R8C11:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 V02N0101
arc: A6 H02E0701
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 V00T0000
arc: C4 Q4
arc: C5 E1_H02W0401
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q7
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 F5
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q4
arc: S1_V02S0401 Q4
arc: S3_V06S0203 Q4
arc: V00B0000 F6
arc: V01S0000 Q7
word: SLICEC.K0.INIT 1000101110001000
word: SLICEC.K1.INIT 0000000101000101
word: SLICED.K0.INIT 1010100101011010
word: SLICED.K1.INIT 0000000011001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C12:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H01W0000
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: A3 E1_H01E0001
arc: A4 V00T0100
arc: A5 V00T0100
arc: B1 H02E0301
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 H00L0000
arc: B5 H02W0101
arc: B6 V00T0000
arc: B7 H02W0101
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H00R0100
arc: C4 H01E0001
arc: C5 V01N0101
arc: C6 V02N0201
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 E1_H02W0001
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 H00L0100
arc: D7 H01W0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q6
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0401 Q6
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q6
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0701 F5
arc: V00B0000 F4
arc: V00T0100 Q1
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100000011001111
word: SLICEB.K1.INIT 0101101001100101
word: SLICED.K0.INIT 0000000011001111
word: SLICED.K1.INIT 0000110011111100
word: SLICEC.K0.INIT 0000010100011111
word: SLICEC.K1.INIT 0011011100010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R8C13:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 H01E0001
arc: A3 V00T0000
arc: A6 V02N0101
arc: B2 H02W0301
arc: B3 V01N0001
arc: B6 H01E0101
arc: B7 V00T0000
arc: C2 H02W0401
arc: C3 H02E0401
arc: C6 V02N0001
arc: C7 W1_H02E0601
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: D3 V00T0100
arc: D6 V00B0000
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N3_V06N0103 Q2
arc: V00T0000 Q2
arc: V01S0000 F3
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 0011100101100011
word: SLICED.K0.INIT 0100101100101101
word: SLICED.K1.INIT 0000110011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R8C14:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: N1_V02N0501 W1_H02E0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501

.tile R8C15:PLC2
arc: V00B0100 E1_H02W0701
arc: B4 H02E0301
arc: B5 V00B0100
arc: C4 V02N0001
arc: C5 W1_H02E0601
arc: D4 V02N0601
arc: D5 V00B0000
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: V00B0000 F4
word: SLICEC.K0.INIT 1100001111001100
word: SLICEC.K1.INIT 0000001111110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R8C17:PLC2
arc: N3_V06N0203 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203

.tile R8C18:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R8C3:PLC2
arc: E3_H06E0003 W1_H02E0301

.tile R8C7:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R8C9:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02N0501

.tile R92C101:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R92C107:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R92C113:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R92C119:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R92C17:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R92C23:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R92C29:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R92C35:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R92C41:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R92C47:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R92C53:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R92C59:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R92C65:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R92C71:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R92C77:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R92C83:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R92C89:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R92C95:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R9C10:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301

.tile R9C11:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: V00B0100 V02S0101
arc: V00T0100 V02N0701
arc: A2 E1_H01E0001
arc: B2 H01W0100
arc: B3 H00R0000
arc: B4 V01S0000
arc: B5 V02S0501
arc: C2 V02S0401
arc: C3 H00L0100
arc: C4 E1_H01E0101
arc: C5 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: D3 F2
arc: D4 V02S0401
arc: D5 V00B0000
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q5
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q5
arc: V00B0000 F4
arc: V01S0000 Q3
word: SLICEC.K0.INIT 0000111100110011
word: SLICEC.K1.INIT 1100000011001111
word: SLICEB.K0.INIT 0110000001101111
word: SLICEB.K1.INIT 1100000011001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R9C12:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0001
arc: H00R0000 H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 E1_H01W0000
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: A1 H02E0701
arc: A3 H02E0501
arc: A5 V00B0000
arc: A7 V02S0301
arc: B0 W1_H02E0301
arc: B1 E1_H01W0100
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 H02W0101
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 S1_V02N0601
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 V02N0001
arc: C7 F6
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V00B0100
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 Q4
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V01S0000 F3
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110011100000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 0001111100000111
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 0101011100010101
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 1110010001001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R9C13:PLC2
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0001
arc: H00L0100 H02W0101
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: B2 H00R0100
arc: B3 V02S0101
arc: C2 V02S0601
arc: C3 H00L0100
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D2 N1_V01S0000
arc: D3 F2
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: W1_H02W0101 Q3
word: SLICEB.K0.INIT 0000110011111100
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R9C14:PLC2
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 S1_V02N0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: B4 H02E0301
arc: B5 H00R0000
arc: C4 V00T0000
arc: C5 H02E0601
arc: D4 H00R0100
arc: D5 V00B0000
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: V00B0000 F4
word: SLICEC.K0.INIT 0011110011000011
word: SLICEC.K1.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R9C15:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H06E0003

.tile R9C17:PLC2
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303

.tile R9C19:PLC2
arc: N3_V06N0003 W3_H06E0003

.tile R9C3:PLC2
arc: E3_H06E0303 W1_H02E0501

.tile R9C9:PLC2
arc: N1_V02N0501 W3_H06E0303

.tile TAP_R11C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R12C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R8C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

