# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Zynq_Testing.ip_user_files/bd/system/ip/system_ConstantIP_0_0/sim/system_ConstantIP_0_0.v" \
"../../../../Zynq_Testing.ip_user_files/bd/system/ip/system_ConstantIP_1_0/sim/system_ConstantIP_1_0.v" \
"../../../../Zynq_Testing.ip_user_files/bd/system/ip/system_NCO_0_1/sim/system_NCO_0_1.v" \
"../../../../Zynq_Testing.ip_user_files/bd/system/ip/system_ConstantIP_3_0/sim/system_ConstantIP_3_0.v" \
"../../../../Zynq_Testing.ip_user_files/bd/system/sim/system.v" \
"../../../../Zynq_Testing.srcs/sim_1/new/system_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
