

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:52:01 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  14.455 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  2.620 us|  2.620 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|  1801|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    36|    -|
|Register         |        -|   -|     51|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     51|  1837|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    22|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln11_1_fu_535_p2     |         +|   0|  0|   23|          16|          16|
    |add_ln11_2_fu_541_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln11_fu_529_p2       |         +|   0|  0|   16|          16|          16|
    |add_ln6_fu_122_p2        |         +|   0|  0|   15|           8|           1|
    |sub_ln10_1_fu_463_p2     |         -|   0|  0|   14|           7|           7|
    |sub_ln10_2_fu_493_p2     |         -|   0|  0|   14|           6|           7|
    |sub_ln10_fu_451_p2       |         -|   0|  0|   14|           7|           7|
    |sub_ln8_1_fu_223_p2      |         -|   0|  0|   14|           7|           7|
    |sub_ln8_2_fu_253_p2      |         -|   0|  0|   14|           6|           7|
    |sub_ln8_fu_211_p2        |         -|   0|  0|   14|           7|           7|
    |sub_ln9_1_fu_353_p2      |         -|   0|  0|   14|           7|           7|
    |sub_ln9_2_fu_383_p2      |         -|   0|  0|   14|           6|           7|
    |sub_ln9_fu_341_p2        |         -|   0|  0|   14|           7|           7|
    |and_ln10_fu_519_p2       |       and|   0|  0|   64|          64|          64|
    |and_ln8_1_fu_279_p2      |       and|   0|  0|   64|          64|          64|
    |and_ln9_fu_409_p2        |       and|   0|  0|   64|          64|          64|
    |ap_condition_101         |       and|   0|  0|    2|           1|           1|
    |icmp_ln10_fu_427_p2      |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln6_fu_116_p2       |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln8_fu_187_p2       |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln9_fu_317_p2       |      icmp|   0|  0|   10|           6|           6|
    |lshr_ln10_1_fu_513_p2    |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln10_fu_507_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln8_1_fu_273_p2     |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln8_fu_267_p2       |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln9_1_fu_403_p2     |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln9_fu_397_p2       |      lshr|   0|  0|  182|          64|          64|
    |or_ln8_fu_181_p2         |        or|   0|  0|    5|           5|           4|
    |or_ln9_1_fu_298_p2       |        or|   0|  0|    7|           7|           6|
    |or_ln9_2_fu_304_p2       |        or|   0|  0|    5|           5|           4|
    |select_ln10_1_fu_477_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln10_2_fu_485_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln10_fu_469_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln8_1_fu_237_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln8_2_fu_245_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln8_fu_229_p3     |    select|   0|  0|    7|           1|           7|
    |select_ln9_1_fu_367_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln9_2_fu_375_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln9_fu_359_p3     |    select|   0|  0|    7|           1|           7|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln10_fu_457_p2       |       xor|   0|  0|    7|           7|           6|
    |xor_ln8_1_fu_217_p2      |       xor|   0|  0|    7|           7|           6|
    |xor_ln8_fu_160_p2        |       xor|   0|  0|    6|           5|           6|
    |xor_ln9_fu_347_p2        |       xor|   0|  0|    7|           7|           6|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1801|         584|         988|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_78                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln11_2_reg_579                |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_78                           |   8|   0|    8|          0|
    |tmp_2_reg_574                     |   1|   0|    1|          0|
    |trunc_ln8_2_reg_568               |   5|   0|    5|          0|
    |zext_ln6_reg_558                  |   8|   0|   64|         56|
    |zext_ln6_reg_558_pp0_iter1_reg    |   8|   0|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  51|   0|  163|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|d_in_address0      |  out|    7|   ap_memory|          d_in|         array|
|d_in_ce0           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q0            |   in|   64|   ap_memory|          d_in|         array|
|d_out_address0     |  out|    7|   ap_memory|         d_out|         array|
|d_out_ce0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_we0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_d0           |  out|   16|   ap_memory|         d_out|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %d_in"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 0, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 12 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab5_z1.cpp:6]   --->   Operation 13 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab5_z1.cpp:9]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.47ns)   --->   "%icmp_ln6 = icmp_eq  i8 %i_1, i8 128" [./source/lab5_z1.cpp:6]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.11ns)   --->   "%add_ln6 = add i8 %i_1, i8 1" [./source/lab5_z1.cpp:6]   --->   Operation 17 'add' 'add_ln6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void" [./source/lab5_z1.cpp:6]   --->   Operation 18 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %i_1" [./source/lab5_z1.cpp:6]   --->   Operation 19 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_in_addr = getelementptr i64 %d_in, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:7]   --->   Operation 20 'getelementptr' 'd_in_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%d_in_load = load i7 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 21 'load' 'd_in_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 3, i32 7" [./source/lab5_z1.cpp:8]   --->   Operation 22 'partselect' 'trunc_ln8_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [./source/lab5_z1.cpp:9]   --->   Operation 23 'bitselect' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 %add_ln6, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 24 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 14.4>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%d_in_load = load i7 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 25 'load' 'd_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i64 %d_in_load" [./source/lab5_z1.cpp:7]   --->   Operation 26 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%xor_ln8 = xor i5 %trunc_ln8_2, i5 16" [./source/lab5_z1.cpp:8]   --->   Operation 27 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln8, i32 4" [./source/lab5_z1.cpp:8]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0" [./source/lab5_z1.cpp:8]   --->   Operation 29 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln8 = or i5 %xor_ln8, i5 15" [./source/lab5_z1.cpp:8]   --->   Operation 30 'or' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.44ns)   --->   "%icmp_ln8 = icmp_ugt  i5 %and_ln8, i5 %or_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 31 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i5 %and_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 32 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i5 %or_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 33 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%tmp_1 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:8]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.86ns)   --->   "%sub_ln8 = sub i7 %zext_ln8, i7 %zext_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 35 'sub' 'sub_ln8' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%xor_ln8_1 = xor i7 %zext_ln8, i7 63" [./source/lab5_z1.cpp:8]   --->   Operation 36 'xor' 'xor_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.86ns)   --->   "%sub_ln8_1 = sub i7 %zext_ln8_1, i7 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 37 'sub' 'sub_ln8_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln8_2)   --->   "%select_ln8 = select i1 %icmp_ln8, i7 %sub_ln8, i7 %sub_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 38 'select' 'select_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%select_ln8_1 = select i1 %icmp_ln8, i64 %tmp_1, i64 %d_in_load" [./source/lab5_z1.cpp:8]   --->   Operation 39 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%select_ln8_2 = select i1 %icmp_ln8, i7 %xor_ln8_1, i7 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 40 'select' 'select_ln8_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln8_2 = sub i7 63, i7 %select_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 41 'sub' 'sub_ln8_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln8)   --->   "%zext_ln8_2 = zext i7 %select_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 42 'zext' 'zext_ln8_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln8_1)   --->   "%zext_ln8_3 = zext i7 %sub_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 43 'zext' 'zext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln8 = lshr i64 %select_ln8_1, i64 %zext_ln8_2" [./source/lab5_z1.cpp:8]   --->   Operation 44 'lshr' 'lshr_ln8' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln8_1)   --->   "%lshr_ln8_1 = lshr i64 18446744073709551615, i64 %zext_ln8_3" [./source/lab5_z1.cpp:8]   --->   Operation 45 'lshr' 'lshr_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.88ns) (out node of the LUT)   --->   "%and_ln8_1 = and i64 %lshr_ln8, i64 %lshr_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 46 'and' 'and_ln8_1' <Predicate = true> <Delay = 2.88> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i64 %and_ln8_1" [./source/lab5_z1.cpp:8]   --->   Operation 47 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%and_ln9_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 0, i1 %tmp_2, i4 0" [./source/lab5_z1.cpp:9]   --->   Operation 48 'bitconcatenate' 'and_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln9_1 = or i6 %and_ln9_1, i6 32" [./source/lab5_z1.cpp:9]   --->   Operation 49 'or' 'or_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln9_2 = or i5 %trunc_ln8_2, i5 15" [./source/lab5_z1.cpp:9]   --->   Operation 50 'or' 'or_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %or_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 51 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.45ns)   --->   "%icmp_ln9 = icmp_ugt  i6 %or_ln9_1, i6 %or_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 52 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i6 %or_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 53 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i6 %or_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 54 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%tmp_3 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:9]   --->   Operation 55 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.94ns)   --->   "%sub_ln9 = sub i7 %zext_ln9, i7 %zext_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 56 'sub' 'sub_ln9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%xor_ln9 = xor i7 %zext_ln9, i7 63" [./source/lab5_z1.cpp:9]   --->   Operation 57 'xor' 'xor_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.94ns)   --->   "%sub_ln9_1 = sub i7 %zext_ln9_1, i7 %zext_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 58 'sub' 'sub_ln9_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln9_2)   --->   "%select_ln9 = select i1 %icmp_ln9, i7 %sub_ln9, i7 %sub_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 59 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%select_ln9_1 = select i1 %icmp_ln9, i64 %tmp_3, i64 %d_in_load" [./source/lab5_z1.cpp:9]   --->   Operation 60 'select' 'select_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%select_ln9_2 = select i1 %icmp_ln9, i7 %xor_ln9, i7 %zext_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 61 'select' 'select_ln9_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln9_2 = sub i7 63, i7 %select_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 62 'sub' 'sub_ln9_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln9)   --->   "%zext_ln9_2 = zext i7 %select_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 63 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%zext_ln9_3 = zext i7 %sub_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 64 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln9 = lshr i64 %select_ln9_1, i64 %zext_ln9_2" [./source/lab5_z1.cpp:9]   --->   Operation 65 'lshr' 'lshr_ln9' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%lshr_ln9_1 = lshr i64 18446744073709551615, i64 %zext_ln9_3" [./source/lab5_z1.cpp:9]   --->   Operation 66 'lshr' 'lshr_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%and_ln9 = and i64 %lshr_ln9, i64 %lshr_ln9_1" [./source/lab5_z1.cpp:9]   --->   Operation 67 'and' 'and_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%trunc_ln9 = trunc i64 %and_ln9" [./source/lab5_z1.cpp:9]   --->   Operation 68 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i5 %and_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 69 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i5 %or_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 70 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.44ns)   --->   "%icmp_ln10 = icmp_ugt  i5 %and_ln8, i5 %or_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 71 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i6 %sext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 72 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i6 %sext_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 73 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%tmp_4 = partselect i64 @llvm.part.select.i64, i64 %d_in_load, i32 63, i32 0" [./source/lab5_z1.cpp:10]   --->   Operation 74 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.94ns)   --->   "%sub_ln10 = sub i7 %zext_ln10, i7 %zext_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 75 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%xor_ln10 = xor i7 %zext_ln10, i7 63" [./source/lab5_z1.cpp:10]   --->   Operation 76 'xor' 'xor_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.94ns)   --->   "%sub_ln10_1 = sub i7 %zext_ln10_1, i7 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 77 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln10_2)   --->   "%select_ln10 = select i1 %icmp_ln10, i7 %sub_ln10, i7 %sub_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 78 'select' 'select_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i64 %tmp_4, i64 %d_in_load" [./source/lab5_z1.cpp:10]   --->   Operation 79 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i7 %xor_ln10, i7 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 80 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.03ns) (out node of the LUT)   --->   "%sub_ln10_2 = sub i7 63, i7 %select_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 81 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%zext_ln10_2 = zext i7 %select_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 82 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%zext_ln10_3 = zext i7 %sub_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 83 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (4.27ns) (out node of the LUT)   --->   "%lshr_ln10 = lshr i64 %select_ln10_1, i64 %zext_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 84 'lshr' 'lshr_ln10' <Predicate = true> <Delay = 4.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%lshr_ln10_1 = lshr i64 18446744073709551615, i64 %zext_ln10_3" [./source/lab5_z1.cpp:10]   --->   Operation 85 'lshr' 'lshr_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%and_ln10 = and i64 %lshr_ln10, i64 %lshr_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 86 'and' 'and_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%trunc_ln10 = trunc i64 %and_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 87 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i16 %trunc_ln8, i16 %trunc_ln7" [./source/lab5_z1.cpp:11]   --->   Operation 88 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (2.88ns) (out node of the LUT)   --->   "%add_ln11_1 = add i16 %trunc_ln9, i16 %trunc_ln10" [./source/lab5_z1.cpp:11]   --->   Operation 89 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11" [./source/lab5_z1.cpp:11]   --->   Operation 90 'add' 'add_ln11_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab5_z1.cpp:13]   --->   Operation 96 'ret' 'ret_ln13' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/lab5_z1.cpp:4]   --->   Operation 91 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.cpp:4]   --->   Operation 92 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:11]   --->   Operation 93 'getelementptr' 'd_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr" [./source/lab5_z1.cpp:11]   --->   Operation 94 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
store_ln6         (store            ) [ 0000]
br_ln6            (br               ) [ 0000]
i_1               (load             ) [ 0000]
icmp_ln6          (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln6           (add              ) [ 0000]
br_ln6            (br               ) [ 0000]
zext_ln6          (zext             ) [ 0111]
d_in_addr         (getelementptr    ) [ 0110]
trunc_ln8_2       (partselect       ) [ 0110]
tmp_2             (bitselect        ) [ 0110]
store_ln6         (store            ) [ 0000]
d_in_load         (load             ) [ 0000]
trunc_ln7         (trunc            ) [ 0000]
xor_ln8           (xor              ) [ 0000]
tmp               (bitselect        ) [ 0000]
and_ln8           (bitconcatenate   ) [ 0000]
or_ln8            (or               ) [ 0000]
icmp_ln8          (icmp             ) [ 0000]
zext_ln8          (zext             ) [ 0000]
zext_ln8_1        (zext             ) [ 0000]
tmp_1             (partselect       ) [ 0000]
sub_ln8           (sub              ) [ 0000]
xor_ln8_1         (xor              ) [ 0000]
sub_ln8_1         (sub              ) [ 0000]
select_ln8        (select           ) [ 0000]
select_ln8_1      (select           ) [ 0000]
select_ln8_2      (select           ) [ 0000]
sub_ln8_2         (sub              ) [ 0000]
zext_ln8_2        (zext             ) [ 0000]
zext_ln8_3        (zext             ) [ 0000]
lshr_ln8          (lshr             ) [ 0000]
lshr_ln8_1        (lshr             ) [ 0000]
and_ln8_1         (and              ) [ 0000]
trunc_ln8         (trunc            ) [ 0000]
and_ln9_1         (bitconcatenate   ) [ 0000]
or_ln9_1          (or               ) [ 0000]
or_ln9_2          (or               ) [ 0000]
or_ln9            (bitconcatenate   ) [ 0000]
icmp_ln9          (icmp             ) [ 0000]
zext_ln9          (zext             ) [ 0000]
zext_ln9_1        (zext             ) [ 0000]
tmp_3             (partselect       ) [ 0000]
sub_ln9           (sub              ) [ 0000]
xor_ln9           (xor              ) [ 0000]
sub_ln9_1         (sub              ) [ 0000]
select_ln9        (select           ) [ 0000]
select_ln9_1      (select           ) [ 0000]
select_ln9_2      (select           ) [ 0000]
sub_ln9_2         (sub              ) [ 0000]
zext_ln9_2        (zext             ) [ 0000]
zext_ln9_3        (zext             ) [ 0000]
lshr_ln9          (lshr             ) [ 0000]
lshr_ln9_1        (lshr             ) [ 0000]
and_ln9           (and              ) [ 0000]
trunc_ln9         (trunc            ) [ 0000]
sext_ln10         (sext             ) [ 0000]
sext_ln10_1       (sext             ) [ 0000]
icmp_ln10         (icmp             ) [ 0000]
zext_ln10         (zext             ) [ 0000]
zext_ln10_1       (zext             ) [ 0000]
tmp_4             (partselect       ) [ 0000]
sub_ln10          (sub              ) [ 0000]
xor_ln10          (xor              ) [ 0000]
sub_ln10_1        (sub              ) [ 0000]
select_ln10       (select           ) [ 0000]
select_ln10_1     (select           ) [ 0000]
select_ln10_2     (select           ) [ 0000]
sub_ln10_2        (sub              ) [ 0000]
zext_ln10_2       (zext             ) [ 0000]
zext_ln10_3       (zext             ) [ 0000]
lshr_ln10         (lshr             ) [ 0000]
lshr_ln10_1       (lshr             ) [ 0000]
and_ln10          (and              ) [ 0000]
trunc_ln10        (trunc            ) [ 0000]
add_ln11          (add              ) [ 0000]
add_ln11_1        (add              ) [ 0000]
add_ln11_2        (add              ) [ 0101]
specpipeline_ln4  (specpipeline     ) [ 0000]
specloopname_ln4  (specloopname     ) [ 0000]
d_out_addr        (getelementptr    ) [ 0000]
store_ln11        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln13          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="d_in_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_in_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_in_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="d_out_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="2"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_out_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln11_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="1"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln6_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln6_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln8_2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="0" index="3" bw="4" slack="0"/>
<pin id="138" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8_2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln6_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln7_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="xor_ln8_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="and_ln8_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln8/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="or_ln8_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln8_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln8_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln8_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_ln8_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln8_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sub_ln8_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln8_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln8_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="64" slack="0"/>
<pin id="241" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln8_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_2/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sub_ln8_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8_2/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln8_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_2/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln8_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="lshr_ln8_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln8/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="lshr_ln8_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln8_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="and_ln8_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln8_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="and_ln9_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="1" slack="0"/>
<pin id="294" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln9_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln9_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln9_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9_2/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln9_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln9_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln9_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln9_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="0" index="3" bw="1" slack="0"/>
<pin id="336" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sub_ln9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="xor_ln9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="0" index="1" bw="7" slack="0"/>
<pin id="350" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sub_ln9_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln9_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="64" slack="0"/>
<pin id="371" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln9_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln9_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9_2/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln9_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln9_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="lshr_ln9_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="0" index="1" bw="7" slack="0"/>
<pin id="400" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln9/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="lshr_ln9_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="7" slack="0"/>
<pin id="406" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln9_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="and_ln9_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln10_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln10_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln10_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln10_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln10_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="1" slack="0"/>
<pin id="446" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln10_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln10_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="7" slack="0"/>
<pin id="460" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln10_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln10_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="0" index="2" bw="7" slack="0"/>
<pin id="473" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln10_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="0" index="2" bw="64" slack="0"/>
<pin id="481" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln10_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="0"/>
<pin id="488" dir="0" index="2" bw="7" slack="0"/>
<pin id="489" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln10_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10_2/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln10_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln10_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_3/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="lshr_ln10_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="7" slack="0"/>
<pin id="510" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln10/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="lshr_ln10_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="7" slack="0"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln10_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln10_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln10_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln11_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln11_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="0"/>
<pin id="538" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln11_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="0"/>
<pin id="544" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="i_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="554" class="1005" name="icmp_ln6_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="558" class="1005" name="zext_ln6_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="2"/>
<pin id="560" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="563" class="1005" name="d_in_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="1"/>
<pin id="565" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_in_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln8_2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8_2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_2_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="add_ln11_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="113" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="113" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="122" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="89" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="165" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="160" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="173" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="181" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="89" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="215"><net_src comp="193" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="197" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="193" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="197" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="193" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="187" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="211" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="187" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="201" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="89" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="187" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="217" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="193" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="229" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="245" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="237" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="263" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="267" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="289" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="298" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="309" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="298" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="309" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="89" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="345"><net_src comp="323" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="327" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="323" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="327" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="323" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="317" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="341" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="317" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="331" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="89" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="317" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="347" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="323" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="359" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="375" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="367" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="389" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="393" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="397" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="173" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="181" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="173" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="181" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="419" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="423" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="89" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="14" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="455"><net_src comp="433" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="437" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="433" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="58" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="437" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="433" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="427" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="451" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="427" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="441" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="89" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="490"><net_src comp="427" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="457" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="433" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="58" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="469" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="485" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="477" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="499" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="60" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="503" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="507" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="285" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="156" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="415" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="525" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="78" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="557"><net_src comp="116" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="128" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="566"><net_src comp="82" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="571"><net_src comp="133" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="577"><net_src comp="143" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="582"><net_src comp="541" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_out | {3 }
 - Input state : 
	Port: lab5_z1 : d_in | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		i_1 : 1
		icmp_ln6 : 2
		add_ln6 : 2
		br_ln6 : 3
		zext_ln6 : 2
		d_in_addr : 3
		d_in_load : 4
		trunc_ln8_2 : 2
		tmp_2 : 2
		store_ln6 : 3
	State 2
		trunc_ln7 : 1
		and_ln8 : 1
		icmp_ln8 : 2
		zext_ln8 : 2
		tmp_1 : 1
		sub_ln8 : 3
		xor_ln8_1 : 3
		sub_ln8_1 : 3
		select_ln8 : 4
		select_ln8_1 : 3
		select_ln8_2 : 3
		sub_ln8_2 : 5
		zext_ln8_2 : 4
		zext_ln8_3 : 6
		lshr_ln8 : 5
		lshr_ln8_1 : 7
		and_ln8_1 : 8
		trunc_ln8 : 8
		or_ln9_1 : 1
		icmp_ln9 : 1
		zext_ln9 : 1
		zext_ln9_1 : 1
		tmp_3 : 1
		sub_ln9 : 2
		xor_ln9 : 2
		sub_ln9_1 : 2
		select_ln9 : 3
		select_ln9_1 : 2
		select_ln9_2 : 2
		sub_ln9_2 : 4
		zext_ln9_2 : 3
		zext_ln9_3 : 5
		lshr_ln9 : 4
		lshr_ln9_1 : 6
		and_ln9 : 7
		trunc_ln9 : 7
		sext_ln10 : 2
		icmp_ln10 : 2
		zext_ln10 : 3
		zext_ln10_1 : 1
		tmp_4 : 1
		sub_ln10 : 4
		xor_ln10 : 4
		sub_ln10_1 : 4
		select_ln10 : 5
		select_ln10_1 : 3
		select_ln10_2 : 4
		sub_ln10_2 : 6
		zext_ln10_2 : 5
		zext_ln10_3 : 7
		lshr_ln10 : 6
		lshr_ln10_1 : 8
		and_ln10 : 9
		trunc_ln10 : 9
		add_ln11 : 9
		add_ln11_1 : 10
		add_ln11_2 : 11
	State 3
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    lshr_ln8_fu_267   |    0    |   182   |
|          |   lshr_ln8_1_fu_273  |    0    |    15   |
|   lshr   |    lshr_ln9_fu_397   |    0    |   182   |
|          |   lshr_ln9_1_fu_403  |    0    |    15   |
|          |   lshr_ln10_fu_507   |    0    |   182   |
|          |  lshr_ln10_1_fu_513  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   select_ln8_fu_229  |    0    |    7    |
|          |  select_ln8_1_fu_237 |    0    |    64   |
|          |  select_ln8_2_fu_245 |    0    |    7    |
|          |   select_ln9_fu_359  |    0    |    7    |
|  select  |  select_ln9_1_fu_367 |    0    |    64   |
|          |  select_ln9_2_fu_375 |    0    |    7    |
|          |  select_ln10_fu_469  |    0    |    7    |
|          | select_ln10_1_fu_477 |    0    |    64   |
|          | select_ln10_2_fu_485 |    0    |    7    |
|----------|----------------------|---------|---------|
|          |   and_ln8_1_fu_279   |    0    |    64   |
|    and   |    and_ln9_fu_409    |    0    |    64   |
|          |    and_ln10_fu_519   |    0    |    64   |
|----------|----------------------|---------|---------|
|          |    sub_ln8_fu_211    |    0    |    13   |
|          |   sub_ln8_1_fu_223   |    0    |    13   |
|          |   sub_ln8_2_fu_253   |    0    |    14   |
|          |    sub_ln9_fu_341    |    0    |    14   |
|    sub   |   sub_ln9_1_fu_353   |    0    |    14   |
|          |   sub_ln9_2_fu_383   |    0    |    14   |
|          |    sub_ln10_fu_451   |    0    |    14   |
|          |   sub_ln10_1_fu_463  |    0    |    14   |
|          |   sub_ln10_2_fu_493  |    0    |    14   |
|----------|----------------------|---------|---------|
|          |    add_ln6_fu_122    |    0    |    15   |
|    add   |    add_ln11_fu_529   |    0    |    16   |
|          |   add_ln11_1_fu_535  |    0    |    23   |
|          |   add_ln11_2_fu_541  |    0    |    16   |
|----------|----------------------|---------|---------|
|          |    icmp_ln6_fu_116   |    0    |    11   |
|   icmp   |    icmp_ln8_fu_187   |    0    |    9    |
|          |    icmp_ln9_fu_317   |    0    |    10   |
|          |   icmp_ln10_fu_427   |    0    |    9    |
|----------|----------------------|---------|---------|
|          |    xor_ln8_fu_160    |    0    |    5    |
|    xor   |   xor_ln8_1_fu_217   |    0    |    7    |
|          |    xor_ln9_fu_347    |    0    |    7    |
|          |    xor_ln10_fu_457   |    0    |    7    |
|----------|----------------------|---------|---------|
|          |    zext_ln6_fu_128   |    0    |    0    |
|          |    zext_ln8_fu_193   |    0    |    0    |
|          |   zext_ln8_1_fu_197  |    0    |    0    |
|          |   zext_ln8_2_fu_259  |    0    |    0    |
|          |   zext_ln8_3_fu_263  |    0    |    0    |
|          |    zext_ln9_fu_323   |    0    |    0    |
|   zext   |   zext_ln9_1_fu_327  |    0    |    0    |
|          |   zext_ln9_2_fu_389  |    0    |    0    |
|          |   zext_ln9_3_fu_393  |    0    |    0    |
|          |   zext_ln10_fu_433   |    0    |    0    |
|          |  zext_ln10_1_fu_437  |    0    |    0    |
|          |  zext_ln10_2_fu_499  |    0    |    0    |
|          |  zext_ln10_3_fu_503  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln8_2_fu_133  |    0    |    0    |
|partselect|     tmp_1_fu_201     |    0    |    0    |
|          |     tmp_3_fu_331     |    0    |    0    |
|          |     tmp_4_fu_441     |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     tmp_2_fu_143     |    0    |    0    |
|          |      tmp_fu_165      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln7_fu_156   |    0    |    0    |
|   trunc  |   trunc_ln8_fu_285   |    0    |    0    |
|          |   trunc_ln9_fu_415   |    0    |    0    |
|          |   trunc_ln10_fu_525  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    and_ln8_fu_173    |    0    |    0    |
|bitconcatenate|   and_ln9_1_fu_289   |    0    |    0    |
|          |     or_ln9_fu_309    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     or_ln8_fu_181    |    0    |    0    |
|    or    |    or_ln9_1_fu_298   |    0    |    0    |
|          |    or_ln9_2_fu_304   |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln10_fu_419   |    0    |    0    |
|          |  sext_ln10_1_fu_423  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1276  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln11_2_reg_579|   16   |
| d_in_addr_reg_563 |    7   |
|     i_reg_547     |    8   |
|  icmp_ln6_reg_554 |    1   |
|   tmp_2_reg_574   |    1   |
|trunc_ln8_2_reg_568|    5   |
|  zext_ln6_reg_558 |   64   |
+-------------------+--------+
|       Total       |   102  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1276  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   102  |  1285  |
+-----------+--------+--------+--------+
