/* Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(5CSXFC6D6F31) Path("/home/timmy/Git/Learn-VHDL/CH5/CH5-2/output_files/") File("Half_subtractor.sof") MfrSpec(OpMask(1));
	P ActionCode(Ign)
		Device PartName(SOCVHPS) MfrSpec(OpMask(0));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
