+====================+===================+===============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                           |
+====================+===================+===============================================================+
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[49]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[54]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[52]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[45]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[50]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[48]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[41]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[43]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[46]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[44]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[37]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[39]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[42]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[33]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[35]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[38]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[29]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[31]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[34]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[25]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[27]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[30]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[21]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[23]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[26]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[17]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[19]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[22]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[13]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[15]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[18]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[11]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[14]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[10]/D   |
| adc_clk            | adc_clk           | system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]/D    |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[2]/D                    |
| adc_clk            | adc_clk           | system_i/Input_Processing/scale_0/inst/out1_reg[5]/D          |
| adc_clk            | adc_clk           | system_i/Input_Processing/scale_0/inst/out1_reg[1]/D          |
| adc_clk            | adc_clk           | system_i/Input_Processing/scale_0/inst/out1_reg[6]/D          |
| adc_clk            | adc_clk           | system_i/Input_Processing/scale_0/inst/out1_reg[0]/D          |
| adc_clk            | adc_clk           | system_i/Input_Processing/scale_0/inst/out1_reg[3]/D          |
| adc_clk            | adc_clk           | system_i/Input_Processing/scale_0/inst/out1_reg[11]/D         |
| adc_clk            | adc_clk           | system_i/Input_Processing/scale_0/inst/out1_reg[8]/D          |
| adc_clk            | adc_clk           | system_i/Input_Processing/scale_0/inst/out1_reg[2]/D          |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[1]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[13]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[22]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[22]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[0]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[24]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[13]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[0]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[24]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[21]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[28]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[7]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[8]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[21]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[6]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[2]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[28]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[2]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[8]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[4]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[26]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[4]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[23]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[23]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[1]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[26]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[6]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[13]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[12]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[15]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[13]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[20]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[20]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[16]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[7]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[11]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[1]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[11]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[12]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[1]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/CEC                               |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[5]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[31]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[31]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[6]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[6]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[5]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[2]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[19]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[2]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[5]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[8]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[3]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[29]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[19]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[17]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[12]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[2]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[8]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[18]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[18]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[30]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[5]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[28]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[29]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[30]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[5]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[8]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[9]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[16]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[10]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[27]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[27]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[9]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[12]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[13]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[10]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[10]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[17]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[9]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[25]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[25]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[30]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[21]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[24]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[31]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[3]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[11]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[14]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[16]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[9]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[12]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[3]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[3]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[11]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[11]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[3]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/setKd_reg/D                           |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[1]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[0]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[2]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[3]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[9]/D  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[18]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[19]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[11]/CE     |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[5]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[6]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[7]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[1]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[4]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[15]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[10]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[10]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[14]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[0]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/CEA2     |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[8]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[9]/CE      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[10]/CE     |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[29]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[26]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[14]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[7]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[6]/CE                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[7]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[7]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[20]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[22]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[23]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[25]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[27]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[17]/CE                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[0]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[4]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[4]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[12]/CE     |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[30]/CE     |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[47]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[39]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[36]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[45]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[31]/CE       |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[6]/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[8]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[9]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[10]/CE       |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[7]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[12]/CE       |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[5]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[6]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[4]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[1]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[0]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[11]/CE       |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[3]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[2]/CE        |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/int_reset_reg/D                       |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[5]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[38]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[34]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[12]/R                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[44]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[13]/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[37]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[46]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[10]/R                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[11]/R                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[1]/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[13]/R                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[9]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[2]/D         |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[30]/D      |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[6]/D                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[3]     |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[28]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[9]     |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[32]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[1]     |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[22]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[23]    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[8]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[5]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[7]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[30]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_exp_reg[0]/CE                      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[7]     |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/single_error_reg/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[7]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[8]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[12]/CE                         |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[4]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[9]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[10]/CE                         |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_exp_reg[2]/CE                      |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_exp_reg[3]/CE                      |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_exp_reg[5]/CE                      |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[13]/CE                         |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[11]/CE                         |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[6]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[0]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[11]/D            |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_exp_reg[4]/CE                      |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[3]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[2]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_reg[1]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Ki_exp_reg[1]/CE                      |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[13]/S |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[1]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/deriv_mult2/B[16]                     |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[26]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[43]                             |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/deriv_mult_reg[31]/D                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[5]     |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[2]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[4]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[3]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[6]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[4]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[5]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[3]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[5]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[2]     |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[35]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[8]/D                 |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/deriv_mult2/B[15]                     |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[13]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[33]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[24]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[2]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[4]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/deriv_mult2/B[13]                     |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[31]/D        |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[11]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[20]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[21]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[0]     |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[27]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[19]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[10]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[6]     |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[9]/D       |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[6]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[8]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[0]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[12]/D        |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[12]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[2]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[0]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[0]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[7]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[12]/CE              |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[10]/CE              |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[11]/CE              |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[10]/R |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[11]/R |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[12]/R |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[7]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[8]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[9]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[2]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/lower_bound1_reg[1]/R  |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[29]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[3]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[1]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[27]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[26]    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[31]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[25]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/gain2_reg[13]/D                       |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[23]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[28]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[24]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[10]/D               |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[29]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[8]     |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[11]/D                   |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_count_reg_reg[11]/D             |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[25]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[4]     |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/deriv_mult2/B[14]                     |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[0]/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[10]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[18]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[17]    |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/deriv_mult_reg[30]/D                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[16]    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in1/CEC                               |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[13]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[12]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[2]/D       |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[10]/S |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[11]/S |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[14]    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[40]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/deriv_mult2/B[17]                     |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[6]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[5]/R                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[41]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[10]/D            |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[8]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[9]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[6]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[7]/S  |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[12]/S |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/upper_bound1_reg[13]/R |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_count_reg_reg[6]/D              |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[5]/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/in2/C[42]                             |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/temp_out11__0/A[15]    |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[9]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[1]/D                 |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMin_reg[0]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_count_reg_reg[0]/D              |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/deriv_mult2/CEB2                      |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[3]/D             |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[11]/CE           |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[9]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kd_reg[0]/D                           |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[4]/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/intLimMax_reg[0]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[11]/CE               |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[12]/CE               |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[13]/CE               |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[6]/D             |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/deriv_mult_reg[28]/D                  |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[10]/CE               |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[6]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[8]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[4]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[5]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[7]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[9]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/offset1_reg[5]/D       |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[5]/D         |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[0]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[1]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[2]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[8]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[3]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[4]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[5]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[6]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[10]/CE           |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[13]/CE           |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[12]/CE           |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Ramp_cutoff_reg_reg[7]/CE            |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[0]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[2]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[3]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[1]/CE                |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[9]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[10]/CE                         |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[11]/CE                         |
| clk_fpga_0         | clk_fpga_0        | system_i/Ramp_0/inst/ramp_voltage_reg[3]/D                    |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[1]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[2]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[3]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[4]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[5]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[7]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[6]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[13]/CE              |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[0]/CE               |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_exp_a_reg_reg[3]/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[13]/CE                         |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/lp_RC_a_reg_reg[0]/D                 |
| clk_fpga_0         | clk_fpga_0        | system_i/Input_Processing/scale_0/inst/gain1_reg[9]/D         |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[12]/CE                         |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[8]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_reg[0]/CE                          |
| clk_fpga_0         | clk_fpga_0        | system_i/Hivemind_0/inst/Selector_reg_reg[0]/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/PI_ctrl_0/inst/Kp_exp_reg[5]/CE                      |
+--------------------+-------------------+---------------------------------------------------------------+
