m255
K3
13
cModel Technology
Z0 dD:\Electrical_course\T6\FPGA\Project\Phase1\verilog\tx
T_opt
V[o:Q]49NV5URF][^P;L;D0
04 5 4 work tx_tb fast 0
=1-0862661f051d-60c342bc-230-8eac
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
OL;O;10.1c;51
Z1 dD:\Electrical_course\T6\FPGA\Project\Phase1\verilog\tx
vscrambler
V?Wn3Yj3YDC2<3GZIFTE=W1
r1
!s85 0
31
IQOS9R`d`G^4`mb[>mNaGd0
R1
w1622869331
8D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/scrambler.v
FD:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/scrambler.v
L0 21
Z2 OL;L;10.1c;51
Z3 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 ZEWOLIh>R=hEGVM;KYUJR0
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/scrambler.v|
!s108 1623495099.332000
!s107 D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/scrambler.v|
!i10b 1
vtx
VI]9_W[WBkR1K]<J?>51d82
r1
31
Igi1lXAIYob;z177PTCKQV0
R1
w1623495095
8D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx.v
FD:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx.v
L0 21
R2
R3
!s85 0
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx.v|
!s100 V]zg4AEDiVLW4gfA]0bI20
!s108 1623495099.644000
!s107 D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx.v|
!i10b 1
vtx_tb
V80BEi<7<T@S?f3gIT6Bg80
r1
31
I?S`MT8H_c^IiKCjUi]a<63
R1
w1623494994
8D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx_tb.v
FD:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx_tb.v
L0 21
R2
R3
!s85 0
!s100 gIn2NI4?QS>TEm2MQQiX03
!s90 -reportprogress|300|-work|work|-vopt|D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx_tb.v|
!i10b 1
!s108 1623495100.001000
!s107 D:/Electrical_course/T6/FPGA/Project/Phase1/verilog/tx/tx_tb.v|
