{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 05 17:14:31 2020 " "Info: Processing started: Wed Aug 05 17:14:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 528 40 208 544 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\] ALU_result\[31\] clock 4.608 ns register " "Info: tsu for register \"D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]\" (data pin = \"ALU_result\[31\]\", clock pin = \"clock\") is 4.608 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.353 ns + Longest pin register " "Info: + Longest pin to register delay is 7.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ALU_result\[31\] 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'ALU_result\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_result[31] } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 152 32 216 168 "ALU_result\[127..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.147 ns) + CELL(0.366 ns) 7.353 ns D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\] 2 REG LCFF_X28_Y1_N17 1 " "Info: 2: + IC(6.147 ns) + CELL(0.366 ns) = 7.353 ns; Loc. = LCFF_X28_Y1_N17; Fanout = 1; REG Node = 'D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.513 ns" { ALU_result[31] D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 16.40 % ) " "Info: Total cell delay = 1.206 ns ( 16.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.147 ns ( 83.60 % ) " "Info: Total interconnect delay = 6.147 ns ( 83.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.353 ns" { ALU_result[31] D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.353 ns" { ALU_result[31] {} ALU_result[31]~combout {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 6.147ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.709 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 528 40 208 544 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 162; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 528 40 208 544 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 2.709 ns D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\] 3 REG LCFF_X28_Y1_N17 1 " "Info: 3: + IC(1.055 ns) + CELL(0.537 ns) = 2.709 ns; Loc. = LCFF_X28_Y1_N17; Fanout = 1; REG Node = 'D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.70 % ) " "Info: Total cell delay = 1.536 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.173 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.173 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { clock clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.118ns 1.055ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.353 ns" { ALU_result[31] D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.353 ns" { ALU_result[31] {} ALU_result[31]~combout {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 6.147ns } { 0.000ns 0.840ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { clock clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.709 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.118ns 1.055ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ALU_out\[83\] D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[83\] 8.163 ns register " "Info: tco from clock \"clock\" to destination pin \"ALU_out\[83\]\" through register \"D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[83\]\" is 8.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.646 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 528 40 208 544 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 162; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 528 40 208 544 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[83\] 3 REG LCFF_X57_Y10_N9 1 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X57_Y10_N9; Fanout = 1; REG Node = 'D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[83\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.267 ns + Longest register pin " "Info: + Longest register to pin delay is 5.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[83\] 1 REG LCFF_X57_Y10_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y10_N9; Fanout = 1; REG Node = 'D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[83\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.479 ns) + CELL(2.788 ns) 5.267 ns ALU_out\[83\] 2 PIN PIN_D20 0 " "Info: 2: + IC(2.479 ns) + CELL(2.788 ns) = 5.267 ns; Loc. = PIN_D20; Fanout = 0; PIN Node = 'ALU_out\[83\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] ALU_out[83] } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 168 528 704 184 "ALU_out\[127..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 52.93 % ) " "Info: Total cell delay = 2.788 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.479 ns ( 47.07 % ) " "Info: Total interconnect delay = 2.479 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] ALU_out[83] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.267 ns" { D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] {} ALU_out[83] {} } { 0.000ns 2.479ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clock clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] ALU_out[83] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.267 ns" { D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[83] {} ALU_out[83] {} } { 0.000ns 2.479ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[74\] ALU_result\[74\] clock 1.374 ns register " "Info: th for register \"D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[74\]\" (data pin = \"ALU_result\[74\]\", clock pin = \"clock\") is 1.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.689 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 528 40 208 544 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 162; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 528 40 208 544 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[74\] 3 REG LCFF_X64_Y19_N1 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[74\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clock clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.581 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ALU_result\[74\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'ALU_result\[74\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_result[74] } "NODE_NAME" } } { "CO_EX_WB.bdf" "" { Schematic "F:/dev/CR_CPU/CO_EX_WB.bdf" { { 152 32 216 168 "ALU_result\[127..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.149 ns) 1.497 ns D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[74\]~feeder 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.349 ns) + CELL(0.149 ns) = 1.497 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[74\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { ALU_result[74] D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.581 ns D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[74\] 3 REG LCFF_X64_Y19_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.581 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'D_FF_128:inst1\|lpm_ff:lpm_ff_component\|dffs\[74\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74]~feeder D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 77.93 % ) " "Info: Total cell delay = 1.232 ns ( 77.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.349 ns ( 22.07 % ) " "Info: Total interconnect delay = 0.349 ns ( 22.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ALU_result[74] D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74]~feeder D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.581 ns" { ALU_result[74] {} ALU_result[74]~combout {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74]~feeder {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] {} } { 0.000ns 0.000ns 0.349ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clock clock~clkctrl D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ALU_result[74] D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74]~feeder D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.581 ns" { ALU_result[74] {} ALU_result[74]~combout {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74]~feeder {} D_FF_128:inst1|lpm_ff:lpm_ff_component|dffs[74] {} } { 0.000ns 0.000ns 0.349ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 05 17:14:33 2020 " "Info: Processing ended: Wed Aug 05 17:14:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
