
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 407.535 ; gain = 103.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:1]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (2#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'segment' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'segment' (3#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (4#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cpu' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'pre_if' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v:3]
INFO: [Synth 8-256] done synthesizing module 'pre_if' (5#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v:3]
INFO: [Synth 8-638] synthesizing module 'if_id' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:3]
INFO: [Synth 8-256] done synthesizing module 'if_id' (6#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:3]
INFO: [Synth 8-638] synthesizing module 'decode' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v:3]
INFO: [Synth 8-256] done synthesizing module 'decode' (7#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v:3]
INFO: [Synth 8-638] synthesizing module 'gen_regs' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v:10]
INFO: [Synth 8-256] done synthesizing module 'gen_regs' (8#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v:10]
INFO: [Synth 8-638] synthesizing module 'id_ex' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:4]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (9#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:4]
INFO: [Synth 8-638] synthesizing module 'execute' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:3]
INFO: [Synth 8-226] default block is never used [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:45]
INFO: [Synth 8-256] done synthesizing module 'execute' (10#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:3]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:3]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (11#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:1]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (12#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:1]
INFO: [Synth 8-638] synthesizing module 'forwarding' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v:3]
INFO: [Synth 8-256] done synthesizing module 'forwarding' (13#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v:3]
INFO: [Synth 8-638] synthesizing module 'hazard' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:1]
INFO: [Synth 8-256] done synthesizing module 'hazard' (14#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:1]
INFO: [Synth 8-638] synthesizing module 'pc_gen' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'pc_gen' (15#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'cpu' (16#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'RenaiCirculation' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:3]
	Parameter do_low bound to: 382225 - type: integer 
	Parameter re_low bound to: 340524 - type: integer 
	Parameter me_low bound to: 303372 - type: integer 
	Parameter fa_low bound to: 286345 - type: integer 
	Parameter so_low bound to: 255105 - type: integer 
	Parameter la_low bound to: 227272 - type: integer 
	Parameter si_low bound to: 202476 - type: integer 
	Parameter do bound to: 191110 - type: integer 
	Parameter re bound to: 170259 - type: integer 
	Parameter me bound to: 151685 - type: integer 
	Parameter fa bound to: 143172 - type: integer 
	Parameter so bound to: 127554 - type: integer 
	Parameter la bound to: 113636 - type: integer 
	Parameter si bound to: 101239 - type: integer 
	Parameter note_period bound to: 15000000 - type: integer 
	Parameter rest bound to: 3750000 - type: integer 
	Parameter index_period bound to: 18750000 - type: integer 
	Parameter silence bound to: 30'b111111111111111111111111111111 
	Parameter length bound to: 254 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RenaiCirculation' (17#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:3]
INFO: [Synth 8-638] synthesizing module 'programrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:1]
INFO: [Synth 8-638] synthesizing module 'prgrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (18#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'prgrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:19]
INFO: [Synth 8-256] done synthesizing module 'programrom' (19#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'programrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:128]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:1]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (20#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (21#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'dmemory32' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:148]
INFO: [Synth 8-638] synthesizing module 'vga_top' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:2]
	Parameter hpixels bound to: 800 - type: integer 
	Parameter hbp bound to: 144 - type: integer 
	Parameter hfp bound to: 783 - type: integer 
	Parameter vbp bound to: 31 - type: integer 
	Parameter vfp bound to: 510 - type: integer 
	Parameter state_xs bound to: 310 - type: integer 
	Parameter state_xe bound to: 330 - type: integer 
	Parameter state_ys bound to: 160 - type: integer 
	Parameter state_ye bound to: 192 - type: integer 
	Parameter nums_xs1 bound to: 240 - type: integer 
	Parameter nums_xe1 bound to: 260 - type: integer 
	Parameter nums_xs2 bound to: 260 - type: integer 
	Parameter nums_xe2 bound to: 280 - type: integer 
	Parameter nums_xs3 bound to: 280 - type: integer 
	Parameter nums_xe3 bound to: 300 - type: integer 
	Parameter nums_xs4 bound to: 300 - type: integer 
	Parameter nums_xe4 bound to: 320 - type: integer 
	Parameter nums_xs5 bound to: 320 - type: integer 
	Parameter nums_xe5 bound to: 340 - type: integer 
	Parameter nums_xs6 bound to: 340 - type: integer 
	Parameter nums_xe6 bound to: 360 - type: integer 
	Parameter nums_xs7 bound to: 360 - type: integer 
	Parameter nums_xe7 bound to: 380 - type: integer 
	Parameter nums_xs8 bound to: 380 - type: integer 
	Parameter nums_xe8 bound to: 400 - type: integer 
	Parameter nums_ys bound to: 256 - type: integer 
	Parameter nums_ye bound to: 288 - type: integer 
INFO: [Synth 8-638] synthesizing module 'num_switch' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:1]
INFO: [Synth 8-226] default block is never used [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:14]
INFO: [Synth 8-256] done synthesizing module 'num_switch' (22#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (23#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (24#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:1]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[9]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[8]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[7]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[6]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[5]
WARNING: [Synth 8-3331] design hazard has unconnected port id_ex_memWrite
WARNING: [Synth 8-3331] design hazard has unconnected port ex_mem_memWrite
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[3]
WARNING: [Synth 8-3331] design execute has unconnected port Jr
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[4]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[3]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[2]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[1]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 460.441 ; gain = 156.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 460.441 ; gain = 156.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/dcp5/prgrom_in_context.xdc] for cell 'imem/instmem'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/dcp5/prgrom_in_context.xdc] for cell 'imem/instmem'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/dcp6/RAM_in_context.xdc] for cell 'dmem/ram'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/dcp6/RAM_in_context.xdc] for cell 'dmem/ram'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/dcp7/cpuclk_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-3320-DESKTOP-KIPMBC6/dcp7/cpuclk_in_context.xdc] for cell 'clk'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/RAM_ooc.xdc]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/RAM_ooc.xdc]
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 826.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 826.020 ; gain = 521.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 826.020 ; gain = 521.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imem/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 826.020 ; gain = 521.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Jmp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDST0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RegWrite2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemWrite0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:45]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element cur_half_period_count_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:47]
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element low_clk_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'reg_IF_ID_stall_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'reg_ID_EX_stall_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'reg_EX_MEM_flush_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'reg_IF_ID_flush_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 826.020 ; gain = 521.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 53    
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	  17 Input     30 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	  32 Input     19 Bit        Muxes := 1     
	  34 Input     19 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module pre_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module gen_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pc_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
Module RenaiCirculation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  17 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module num_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	  32 Input     19 Bit        Muxes := 1     
	  34 Input     19 Bit        Muxes := 1     
Module vga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u_if_id/reg_noflush_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:22]
WARNING: [Synth 8-6014] Unused sequential element u_id_ex/reg_Jmp_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:85]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_Zero_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:61]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_rs_addr_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:62]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_Addr_Result_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:66]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_imm_extended_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:67]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_read_data_1_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:68]
WARNING: [Synth 8-6014] Unused sequential element u_mem_wb/reg_Zero_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:52]
WARNING: [Synth 8-6014] Unused sequential element u_mem_wb/reg_Addr_Result_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:53]
INFO: [Synth 8-4471] merging register 'index_reg[31:0]' into 'index_reg[31:0]' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element cur_half_period_count_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg' and it is trimmed from '10' to '5' bits. [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:28]
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element low_clk_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:65]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[31]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[30]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[29]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[28]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[27]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[26]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[25]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[24]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[23]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[22]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[21]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[20]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[19]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[18]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[17]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[16]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[1]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[0]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[3]
WARNING: [Synth 8-3331] design execute has unconnected port Jr
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[4]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[3]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[2]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[1]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_hazard/reg_ID_EX_stall_reg )
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[30]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[26]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[28]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[24]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[29]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[25]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[27]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[31]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[4]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[3]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[2]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[1]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[0]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[0]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[1]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[2]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[3]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Function_Opcode_reg[4]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Function_Opcode_reg[5]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[11]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[12]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[13]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[14]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[15]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[16]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[17]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[18]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[19]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[20]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[21]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[22]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_hazard/reg_EX_MEM_flush_reg )
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[19]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[10]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[9]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[8]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[7]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[6]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[5]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[4]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[3]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[2]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[1]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/num_switch/num_line_reg[0] )
INFO: [Synth 8-3886] merging instance 'vga/color_index_reg[2]' (FDS) to 'vga/color_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[0]' (FD) to 'vga/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[1]' (FD) to 'vga/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[2]' (FD) to 'vga/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[0]' (FD) to 'vga/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[1]' (FD) to 'vga/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[2]' (FD) to 'vga/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[0]' (FD) to 'vga/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[1]' (FD) to 'vga/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[2]' (FD) to 'vga/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg/segment_led_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg/segment_led_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[31]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[30]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[29]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[28]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[27]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[26]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[25]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[24]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[23]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[22]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[21]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[20]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[19]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[18]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[17]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[16]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[15]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[14]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[13]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[12]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[11]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[10]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[9]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[8]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[7]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[6]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[5]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[4]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[3]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[2]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[1]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[0]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (u_hazard/reg_ID_EX_stall_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_hazard/reg_EX_MEM_flush_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_if_id/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_PC_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_ex_mem/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_mem_wb/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_pc_gen/pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (vga/num_switch/num_line_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[31]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'vga/green_reg[3]' (FD) to 'vga/red_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 826.020 ; gain = 521.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out2' to pin 'clk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out3' to pin 'clk/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out4' to pin 'clk/bbstub_clk_out4/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 919.633 ; gain = 615.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 925.730 ; gain = 621.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 998.078 ; gain = 693.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 998.078 ; gain = 693.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 998.078 ; gain = 693.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 998.078 ; gain = 693.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 998.078 ; gain = 693.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 998.078 ; gain = 693.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 998.078 ; gain = 693.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |uart_bmpg_0   |         1|
|3     |RAM           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     4|
|6     |CARRY4      |   100|
|7     |LUT1        |    18|
|8     |LUT2        |   174|
|9     |LUT3        |   305|
|10    |LUT4        |   215|
|11    |LUT5        |   427|
|12    |LUT6        |  1174|
|13    |MUXF7       |   268|
|14    |MUXF8       |     4|
|15    |FDRE        |  1690|
|16    |FDSE        |     7|
|17    |LD          |     1|
|18    |LDP         |     1|
|19    |IBUF        |    28|
|20    |OBUF        |    56|
+------+------------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |  4591|
|2     |  bgm          |RenaiCirculation |   352|
|3     |  dmem         |dmemory32        |    79|
|4     |  imem         |programrom       |   112|
|5     |  seg          |segment          |    34|
|6     |  u_cpu        |cpu              |  3680|
|7     |    u_ex_mem   |ex_mem           |   407|
|8     |    u_gen_regs |gen_regs         |  1908|
|9     |    u_hazard   |hazard           |     5|
|10    |    u_id_ex    |id_ex            |   907|
|11    |    u_if_id    |if_id            |    85|
|12    |    u_mem_wb   |mem_wb           |   280|
|13    |    u_pc_gen   |pc_gen           |    40|
|14    |    u_pre_if   |pre_if           |    48|
|15    |  vga          |vga_top          |   171|
|16    |    num_switch |num_switch       |    35|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 998.078 ; gain = 693.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 998.078 ; gain = 328.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 998.078 ; gain = 693.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
179 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 998.078 ; gain = 705.527
INFO: [Common 17-1381] The checkpoint 'G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 998.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 00:20:00 2023...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 406.801 ; gain = 102.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:1]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (2#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'segment' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'segment' (3#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (4#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cpu' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'pre_if' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v:3]
INFO: [Synth 8-256] done synthesizing module 'pre_if' (5#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v:3]
INFO: [Synth 8-638] synthesizing module 'if_id' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:3]
INFO: [Synth 8-256] done synthesizing module 'if_id' (6#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:3]
INFO: [Synth 8-638] synthesizing module 'decode' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v:3]
INFO: [Synth 8-256] done synthesizing module 'decode' (7#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v:3]
INFO: [Synth 8-638] synthesizing module 'gen_regs' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v:10]
INFO: [Synth 8-256] done synthesizing module 'gen_regs' (8#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v:10]
INFO: [Synth 8-638] synthesizing module 'id_ex' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:4]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (9#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:4]
INFO: [Synth 8-638] synthesizing module 'execute' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:3]
INFO: [Synth 8-226] default block is never used [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:45]
INFO: [Synth 8-256] done synthesizing module 'execute' (10#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:3]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:3]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (11#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:1]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (12#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:1]
INFO: [Synth 8-638] synthesizing module 'forwarding' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v:3]
INFO: [Synth 8-256] done synthesizing module 'forwarding' (13#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v:3]
INFO: [Synth 8-638] synthesizing module 'hazard' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:1]
INFO: [Synth 8-256] done synthesizing module 'hazard' (14#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:1]
INFO: [Synth 8-638] synthesizing module 'pc_gen' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'pc_gen' (15#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'cpu' (16#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'RenaiCirculation' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:3]
	Parameter do_low bound to: 382225 - type: integer 
	Parameter re_low bound to: 340524 - type: integer 
	Parameter me_low bound to: 303372 - type: integer 
	Parameter fa_low bound to: 286345 - type: integer 
	Parameter so_low bound to: 255105 - type: integer 
	Parameter la_low bound to: 227272 - type: integer 
	Parameter si_low bound to: 202476 - type: integer 
	Parameter do bound to: 191110 - type: integer 
	Parameter re bound to: 170259 - type: integer 
	Parameter me bound to: 151685 - type: integer 
	Parameter fa bound to: 143172 - type: integer 
	Parameter so bound to: 127554 - type: integer 
	Parameter la bound to: 113636 - type: integer 
	Parameter si bound to: 101239 - type: integer 
	Parameter note_period bound to: 15000000 - type: integer 
	Parameter rest bound to: 3750000 - type: integer 
	Parameter index_period bound to: 18750000 - type: integer 
	Parameter silence bound to: 30'b111111111111111111111111111111 
	Parameter length bound to: 254 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RenaiCirculation' (17#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:3]
INFO: [Synth 8-638] synthesizing module 'programrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:1]
INFO: [Synth 8-638] synthesizing module 'prgrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (18#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'prgrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:19]
INFO: [Synth 8-256] done synthesizing module 'programrom' (19#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'programrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:129]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:1]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (20#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (21#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'dmemory32' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:149]
INFO: [Synth 8-638] synthesizing module 'vga_top' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:2]
	Parameter hpixels bound to: 800 - type: integer 
	Parameter hbp bound to: 144 - type: integer 
	Parameter hfp bound to: 783 - type: integer 
	Parameter vbp bound to: 31 - type: integer 
	Parameter vfp bound to: 510 - type: integer 
	Parameter state_xs bound to: 310 - type: integer 
	Parameter state_xe bound to: 330 - type: integer 
	Parameter state_ys bound to: 160 - type: integer 
	Parameter state_ye bound to: 192 - type: integer 
	Parameter nums_xs1 bound to: 240 - type: integer 
	Parameter nums_xe1 bound to: 260 - type: integer 
	Parameter nums_xs2 bound to: 260 - type: integer 
	Parameter nums_xe2 bound to: 280 - type: integer 
	Parameter nums_xs3 bound to: 280 - type: integer 
	Parameter nums_xe3 bound to: 300 - type: integer 
	Parameter nums_xs4 bound to: 300 - type: integer 
	Parameter nums_xe4 bound to: 320 - type: integer 
	Parameter nums_xs5 bound to: 320 - type: integer 
	Parameter nums_xe5 bound to: 340 - type: integer 
	Parameter nums_xs6 bound to: 340 - type: integer 
	Parameter nums_xe6 bound to: 360 - type: integer 
	Parameter nums_xs7 bound to: 360 - type: integer 
	Parameter nums_xe7 bound to: 380 - type: integer 
	Parameter nums_xs8 bound to: 380 - type: integer 
	Parameter nums_xe8 bound to: 400 - type: integer 
	Parameter nums_ys bound to: 256 - type: integer 
	Parameter nums_ye bound to: 288 - type: integer 
INFO: [Synth 8-638] synthesizing module 'num_switch' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:1]
INFO: [Synth 8-226] default block is never used [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:14]
INFO: [Synth 8-256] done synthesizing module 'num_switch' (22#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (23#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (24#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:1]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[9]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[8]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[7]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[6]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[5]
WARNING: [Synth 8-3331] design hazard has unconnected port id_ex_memWrite
WARNING: [Synth 8-3331] design hazard has unconnected port ex_mem_memWrite
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[3]
WARNING: [Synth 8-3331] design execute has unconnected port Jr
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[4]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[3]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[2]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[1]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 460.262 ; gain = 155.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 460.262 ; gain = 155.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/dcp5/prgrom_in_context.xdc] for cell 'imem/instmem'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/dcp5/prgrom_in_context.xdc] for cell 'imem/instmem'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/dcp6/RAM_in_context.xdc] for cell 'dmem/ram'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/dcp6/RAM_in_context.xdc] for cell 'dmem/ram'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/dcp7/cpuclk_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-16284-DESKTOP-KIPMBC6/dcp7/cpuclk_in_context.xdc] for cell 'clk'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/RAM_ooc.xdc]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/RAM_ooc.xdc]
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 824.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 824.668 ; gain = 520.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 824.668 ; gain = 520.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imem/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 824.668 ; gain = 520.184
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Jmp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDST0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RegWrite2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemWrite0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:45]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element cur_half_period_count_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:47]
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element low_clk_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'reg_IF_ID_stall_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'reg_ID_EX_stall_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'reg_EX_MEM_flush_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'reg_IF_ID_flush_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 824.668 ; gain = 520.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 53    
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	  17 Input     30 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	  32 Input     19 Bit        Muxes := 1     
	  34 Input     19 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module pre_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module gen_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pc_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
Module RenaiCirculation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  17 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module num_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	  32 Input     19 Bit        Muxes := 1     
	  34 Input     19 Bit        Muxes := 1     
Module vga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u_if_id/reg_noflush_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:22]
WARNING: [Synth 8-6014] Unused sequential element u_id_ex/reg_Jmp_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:85]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_Zero_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:61]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_rs_addr_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:62]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_Addr_Result_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:66]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_imm_extended_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:67]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_read_data_1_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:68]
WARNING: [Synth 8-6014] Unused sequential element u_mem_wb/reg_Zero_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:52]
WARNING: [Synth 8-6014] Unused sequential element u_mem_wb/reg_Addr_Result_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:53]
INFO: [Synth 8-4471] merging register 'index_reg[31:0]' into 'index_reg[31:0]' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element cur_half_period_count_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg' and it is trimmed from '10' to '5' bits. [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:28]
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element low_clk_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:65]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[31]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[30]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[29]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[28]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[27]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[26]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[25]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[24]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[23]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[22]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[21]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[20]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[19]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[18]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[17]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[16]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[1]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[0]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[3]
WARNING: [Synth 8-3331] design execute has unconnected port Jr
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[4]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[3]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[2]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[1]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_hazard/reg_ID_EX_stall_reg )
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[30]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[26]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[28]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[24]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[29]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[25]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[27]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[31]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[4]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[3]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[2]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[1]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[0]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[0]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[1]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[2]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[3]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Function_Opcode_reg[4]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Function_Opcode_reg[5]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[11]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[12]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[13]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[14]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[15]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[16]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[17]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[18]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[19]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[20]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[21]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[22]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_hazard/reg_EX_MEM_flush_reg )
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[19]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[10]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[9]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[8]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[7]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[6]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[5]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[4]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[3]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[2]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[1]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/num_switch/num_line_reg[0] )
INFO: [Synth 8-3886] merging instance 'vga/color_index_reg[2]' (FDS) to 'vga/color_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[0]' (FD) to 'vga/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[1]' (FD) to 'vga/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[2]' (FD) to 'vga/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[0]' (FD) to 'vga/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[1]' (FD) to 'vga/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[2]' (FD) to 'vga/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[0]' (FD) to 'vga/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[1]' (FD) to 'vga/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[2]' (FD) to 'vga/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg/segment_led_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg/segment_led_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o_reg[31]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o_reg[30]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o_reg[29]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o_reg[28]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o_reg[27]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o_reg[26]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o_reg[25]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o_reg[24]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (u_hazard/reg_ID_EX_stall_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_hazard/reg_EX_MEM_flush_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_if_id/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_PC_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_ex_mem/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_mem_wb/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_pc_gen/pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (vga/num_switch/num_line_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[31]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'vga/green_reg[3]' (FD) to 'vga/red_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 824.668 ; gain = 520.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out2' to pin 'clk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out3' to pin 'clk/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out4' to pin 'clk/bbstub_clk_out4/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 918.938 ; gain = 614.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 924.828 ; gain = 620.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 995.754 ; gain = 691.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 995.754 ; gain = 691.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 995.754 ; gain = 691.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 995.754 ; gain = 691.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 995.754 ; gain = 691.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 995.754 ; gain = 691.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 995.754 ; gain = 691.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |uart_bmpg_0   |         1|
|3     |RAM           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     4|
|6     |CARRY4      |   100|
|7     |LUT1        |    18|
|8     |LUT2        |   174|
|9     |LUT3        |   305|
|10    |LUT4        |   215|
|11    |LUT5        |   427|
|12    |LUT6        |  1174|
|13    |MUXF7       |   268|
|14    |MUXF8       |     4|
|15    |FDRE        |  1714|
|16    |FDSE        |     7|
|17    |LD          |     1|
|18    |LDP         |     1|
|19    |IBUF        |    28|
|20    |OBUF        |    56|
+------+------------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |  4615|
|2     |  bgm          |RenaiCirculation |   352|
|3     |  dmem         |dmemory32        |    79|
|4     |  imem         |programrom       |   112|
|5     |  seg          |segment          |    34|
|6     |  u_cpu        |cpu              |  3704|
|7     |    u_ex_mem   |ex_mem           |   407|
|8     |    u_gen_regs |gen_regs         |  1932|
|9     |    u_hazard   |hazard           |     5|
|10    |    u_id_ex    |id_ex            |   907|
|11    |    u_if_id    |if_id            |    85|
|12    |    u_mem_wb   |mem_wb           |   280|
|13    |    u_pc_gen   |pc_gen           |    40|
|14    |    u_pre_if   |pre_if           |    48|
|15    |  vga          |vga_top          |   171|
|16    |    num_switch |num_switch       |    35|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 995.754 ; gain = 691.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 995.754 ; gain = 326.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 995.754 ; gain = 691.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
179 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 995.754 ; gain = 702.773
INFO: [Common 17-1381] The checkpoint 'G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 995.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 00:48:25 2023...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 406.863 ; gain = 102.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:1]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (2#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'segment' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'segment' (3#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (4#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cpu' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'pre_if' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v:3]
INFO: [Synth 8-256] done synthesizing module 'pre_if' (5#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v:3]
INFO: [Synth 8-638] synthesizing module 'if_id' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:3]
INFO: [Synth 8-256] done synthesizing module 'if_id' (6#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:3]
INFO: [Synth 8-638] synthesizing module 'decode' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v:3]
INFO: [Synth 8-256] done synthesizing module 'decode' (7#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v:3]
INFO: [Synth 8-638] synthesizing module 'gen_regs' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v:10]
INFO: [Synth 8-256] done synthesizing module 'gen_regs' (8#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v:10]
INFO: [Synth 8-638] synthesizing module 'id_ex' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:4]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (9#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:4]
INFO: [Synth 8-638] synthesizing module 'execute' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:3]
INFO: [Synth 8-226] default block is never used [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:45]
INFO: [Synth 8-256] done synthesizing module 'execute' (10#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:3]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:3]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (11#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:1]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (12#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:1]
INFO: [Synth 8-638] synthesizing module 'forwarding' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v:3]
INFO: [Synth 8-256] done synthesizing module 'forwarding' (13#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v:3]
INFO: [Synth 8-638] synthesizing module 'hazard' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:1]
INFO: [Synth 8-256] done synthesizing module 'hazard' (14#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:1]
INFO: [Synth 8-638] synthesizing module 'pc_gen' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'pc_gen' (15#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'cpu' (16#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'RenaiCirculation' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:3]
	Parameter do_low bound to: 382225 - type: integer 
	Parameter re_low bound to: 340524 - type: integer 
	Parameter me_low bound to: 303372 - type: integer 
	Parameter fa_low bound to: 286345 - type: integer 
	Parameter so_low bound to: 255105 - type: integer 
	Parameter la_low bound to: 227272 - type: integer 
	Parameter si_low bound to: 202476 - type: integer 
	Parameter do bound to: 191110 - type: integer 
	Parameter re bound to: 170259 - type: integer 
	Parameter me bound to: 151685 - type: integer 
	Parameter fa bound to: 143172 - type: integer 
	Parameter so bound to: 127554 - type: integer 
	Parameter la bound to: 113636 - type: integer 
	Parameter si bound to: 101239 - type: integer 
	Parameter note_period bound to: 15000000 - type: integer 
	Parameter rest bound to: 3750000 - type: integer 
	Parameter index_period bound to: 18750000 - type: integer 
	Parameter silence bound to: 30'b111111111111111111111111111111 
	Parameter length bound to: 254 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RenaiCirculation' (17#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:3]
INFO: [Synth 8-638] synthesizing module 'programrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:1]
INFO: [Synth 8-638] synthesizing module 'prgrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (18#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'prgrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:19]
INFO: [Synth 8-256] done synthesizing module 'programrom' (19#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'programrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:129]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:1]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (20#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (21#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'dmemory32' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:149]
INFO: [Synth 8-638] synthesizing module 'vga_top' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:2]
	Parameter hpixels bound to: 800 - type: integer 
	Parameter hbp bound to: 144 - type: integer 
	Parameter hfp bound to: 783 - type: integer 
	Parameter vbp bound to: 31 - type: integer 
	Parameter vfp bound to: 510 - type: integer 
	Parameter state_xs bound to: 310 - type: integer 
	Parameter state_xe bound to: 330 - type: integer 
	Parameter state_ys bound to: 160 - type: integer 
	Parameter state_ye bound to: 192 - type: integer 
	Parameter nums_xs1 bound to: 240 - type: integer 
	Parameter nums_xe1 bound to: 260 - type: integer 
	Parameter nums_xs2 bound to: 260 - type: integer 
	Parameter nums_xe2 bound to: 280 - type: integer 
	Parameter nums_xs3 bound to: 280 - type: integer 
	Parameter nums_xe3 bound to: 300 - type: integer 
	Parameter nums_xs4 bound to: 300 - type: integer 
	Parameter nums_xe4 bound to: 320 - type: integer 
	Parameter nums_xs5 bound to: 320 - type: integer 
	Parameter nums_xe5 bound to: 340 - type: integer 
	Parameter nums_xs6 bound to: 340 - type: integer 
	Parameter nums_xe6 bound to: 360 - type: integer 
	Parameter nums_xs7 bound to: 360 - type: integer 
	Parameter nums_xe7 bound to: 380 - type: integer 
	Parameter nums_xs8 bound to: 380 - type: integer 
	Parameter nums_xe8 bound to: 400 - type: integer 
	Parameter nums_ys bound to: 256 - type: integer 
	Parameter nums_ye bound to: 288 - type: integer 
INFO: [Synth 8-638] synthesizing module 'num_switch' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:1]
INFO: [Synth 8-226] default block is never used [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:14]
INFO: [Synth 8-256] done synthesizing module 'num_switch' (22#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (23#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (24#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:1]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[9]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[8]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[7]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[6]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[5]
WARNING: [Synth 8-3331] design hazard has unconnected port id_ex_memWrite
WARNING: [Synth 8-3331] design hazard has unconnected port ex_mem_memWrite
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[3]
WARNING: [Synth 8-3331] design execute has unconnected port Jr
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[4]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[3]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[2]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[1]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 459.867 ; gain = 155.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 459.867 ; gain = 155.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/dcp5/prgrom_in_context.xdc] for cell 'imem/instmem'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/dcp5/prgrom_in_context.xdc] for cell 'imem/instmem'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/dcp6/RAM_in_context.xdc] for cell 'dmem/ram'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/dcp6/RAM_in_context.xdc] for cell 'dmem/ram'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/dcp7/cpuclk_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-7064-DESKTOP-KIPMBC6/dcp7/cpuclk_in_context.xdc] for cell 'clk'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/RAM_ooc.xdc]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/RAM_ooc.xdc]
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 825.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 825.582 ; gain = 521.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 825.582 ; gain = 521.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imem/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 825.582 ; gain = 521.180
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Jmp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDST0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RegWrite2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemWrite0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:45]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element cur_half_period_count_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:47]
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element low_clk_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'reg_IF_ID_stall_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'reg_ID_EX_stall_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'reg_EX_MEM_flush_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'reg_IF_ID_flush_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 825.582 ; gain = 521.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 53    
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	  17 Input     30 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	  32 Input     19 Bit        Muxes := 1     
	  34 Input     19 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module pre_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module gen_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pc_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
Module RenaiCirculation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  17 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module num_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	  32 Input     19 Bit        Muxes := 1     
	  34 Input     19 Bit        Muxes := 1     
Module vga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u_if_id/reg_noflush_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:22]
WARNING: [Synth 8-6014] Unused sequential element u_id_ex/reg_Jmp_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:85]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_Zero_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:61]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_rs_addr_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:62]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_Addr_Result_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:66]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_imm_extended_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:67]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_read_data_1_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:68]
WARNING: [Synth 8-6014] Unused sequential element u_mem_wb/reg_Zero_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:52]
WARNING: [Synth 8-6014] Unused sequential element u_mem_wb/reg_Addr_Result_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:53]
INFO: [Synth 8-4471] merging register 'index_reg[31:0]' into 'index_reg[31:0]' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element cur_half_period_count_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg' and it is trimmed from '10' to '5' bits. [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:28]
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element low_clk_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:65]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[31]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[30]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[29]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[28]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[27]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[26]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[25]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[24]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[23]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[22]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[21]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[20]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[19]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[18]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[17]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[16]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[1]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[0]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[3]
WARNING: [Synth 8-3331] design execute has unconnected port Jr
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[4]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[3]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[2]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[1]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_hazard/reg_ID_EX_stall_reg )
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[30]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[26]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[28]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[24]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[29]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[25]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[27]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[31]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[4]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[3]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[2]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[1]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[0]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[0]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[1]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[2]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[3]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Function_Opcode_reg[4]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Function_Opcode_reg[5]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[11]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[12]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[13]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[14]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[15]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[16]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[17]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[18]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[19]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[20]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[21]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[22]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_hazard/reg_EX_MEM_flush_reg )
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[19]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[10]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[9]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[8]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[7]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[6]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[5]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[4]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[3]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[2]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[1]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/num_switch/num_line_reg[0] )
INFO: [Synth 8-3886] merging instance 'vga/color_index_reg[2]' (FDS) to 'vga/color_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[0]' (FD) to 'vga/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[1]' (FD) to 'vga/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[2]' (FD) to 'vga/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[0]' (FD) to 'vga/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[1]' (FD) to 'vga/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[2]' (FD) to 'vga/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[0]' (FD) to 'vga/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[1]' (FD) to 'vga/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[2]' (FD) to 'vga/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg/segment_led_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg/segment_led_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[31]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[30]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[29]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[28]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[27]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[26]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[25]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[24]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[23]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[22]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[21]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[20]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[19]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[18]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[17]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[16]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[15]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[14]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[13]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[12]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[11]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[10]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[9]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[8]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[7]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[6]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[5]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[4]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[3]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[2]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[1]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[0]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (u_hazard/reg_ID_EX_stall_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_hazard/reg_EX_MEM_flush_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_if_id/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_PC_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_ex_mem/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_mem_wb/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_pc_gen/pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (vga/num_switch/num_line_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[31]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'vga/green_reg[3]' (FD) to 'vga/red_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 825.582 ; gain = 521.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out2' to pin 'clk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out3' to pin 'clk/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out4' to pin 'clk/bbstub_clk_out4/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 919.676 ; gain = 615.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 926.051 ; gain = 621.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 998.035 ; gain = 693.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 998.035 ; gain = 693.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 998.035 ; gain = 693.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 998.035 ; gain = 693.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 998.035 ; gain = 693.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 998.035 ; gain = 693.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 998.035 ; gain = 693.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |uart_bmpg_0   |         1|
|3     |RAM           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     4|
|6     |CARRY4      |   100|
|7     |LUT1        |    18|
|8     |LUT2        |   174|
|9     |LUT3        |   305|
|10    |LUT4        |   215|
|11    |LUT5        |   427|
|12    |LUT6        |  1174|
|13    |MUXF7       |   268|
|14    |MUXF8       |     4|
|15    |FDRE        |  1690|
|16    |FDSE        |     7|
|17    |LD          |     1|
|18    |LDP         |     1|
|19    |IBUF        |    28|
|20    |OBUF        |    56|
+------+------------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |  4591|
|2     |  bgm          |RenaiCirculation |   352|
|3     |  dmem         |dmemory32        |    79|
|4     |  imem         |programrom       |   112|
|5     |  seg          |segment          |    34|
|6     |  u_cpu        |cpu              |  3680|
|7     |    u_ex_mem   |ex_mem           |   407|
|8     |    u_gen_regs |gen_regs         |  1908|
|9     |    u_hazard   |hazard           |     5|
|10    |    u_id_ex    |id_ex            |   907|
|11    |    u_if_id    |if_id            |    85|
|12    |    u_mem_wb   |mem_wb           |   280|
|13    |    u_pc_gen   |pc_gen           |    40|
|14    |    u_pre_if   |pre_if           |    48|
|15    |  vga          |vga_top          |   171|
|16    |    num_switch |num_switch       |    35|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 998.035 ; gain = 693.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 998.035 ; gain = 327.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 998.035 ; gain = 693.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
179 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 998.035 ; gain = 705.137
INFO: [Common 17-1381] The checkpoint 'G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 998.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 01:04:33 2023...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 406.316 ; gain = 101.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:1]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [E:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (2#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'segment' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'segment' (3#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (4#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cpu' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'pre_if' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v:3]
INFO: [Synth 8-256] done synthesizing module 'pre_if' (5#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v:3]
INFO: [Synth 8-638] synthesizing module 'if_id' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:3]
INFO: [Synth 8-256] done synthesizing module 'if_id' (6#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:3]
INFO: [Synth 8-638] synthesizing module 'decode' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v:3]
INFO: [Synth 8-256] done synthesizing module 'decode' (7#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v:3]
INFO: [Synth 8-638] synthesizing module 'gen_regs' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v:10]
INFO: [Synth 8-256] done synthesizing module 'gen_regs' (8#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v:10]
INFO: [Synth 8-638] synthesizing module 'id_ex' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:4]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (9#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:4]
INFO: [Synth 8-638] synthesizing module 'execute' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:3]
INFO: [Synth 8-226] default block is never used [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:45]
INFO: [Synth 8-256] done synthesizing module 'execute' (10#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:3]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:3]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (11#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:1]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (12#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:1]
INFO: [Synth 8-638] synthesizing module 'forwarding' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v:3]
INFO: [Synth 8-256] done synthesizing module 'forwarding' (13#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v:3]
INFO: [Synth 8-638] synthesizing module 'hazard' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:1]
INFO: [Synth 8-256] done synthesizing module 'hazard' (14#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:1]
INFO: [Synth 8-638] synthesizing module 'pc_gen' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'pc_gen' (15#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'cpu' (16#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'RenaiCirculation' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:3]
	Parameter do_low bound to: 382225 - type: integer 
	Parameter re_low bound to: 340524 - type: integer 
	Parameter me_low bound to: 303372 - type: integer 
	Parameter fa_low bound to: 286345 - type: integer 
	Parameter so_low bound to: 255105 - type: integer 
	Parameter la_low bound to: 227272 - type: integer 
	Parameter si_low bound to: 202476 - type: integer 
	Parameter do bound to: 191110 - type: integer 
	Parameter re bound to: 170259 - type: integer 
	Parameter me bound to: 151685 - type: integer 
	Parameter fa bound to: 143172 - type: integer 
	Parameter so bound to: 127554 - type: integer 
	Parameter la bound to: 113636 - type: integer 
	Parameter si bound to: 101239 - type: integer 
	Parameter note_period bound to: 15000000 - type: integer 
	Parameter rest bound to: 3750000 - type: integer 
	Parameter index_period bound to: 18750000 - type: integer 
	Parameter silence bound to: 30'b111111111111111111111111111111 
	Parameter length bound to: 254 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RenaiCirculation' (17#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:3]
INFO: [Synth 8-638] synthesizing module 'programrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:1]
INFO: [Synth 8-638] synthesizing module 'prgrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (18#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'prgrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:19]
INFO: [Synth 8-256] done synthesizing module 'programrom' (19#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'programrom' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:129]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:1]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (20#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (21#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'dmemory32' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:149]
INFO: [Synth 8-638] synthesizing module 'vga_top' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:2]
	Parameter hpixels bound to: 800 - type: integer 
	Parameter hbp bound to: 144 - type: integer 
	Parameter hfp bound to: 783 - type: integer 
	Parameter vbp bound to: 31 - type: integer 
	Parameter vfp bound to: 510 - type: integer 
	Parameter state_xs bound to: 310 - type: integer 
	Parameter state_xe bound to: 330 - type: integer 
	Parameter state_ys bound to: 160 - type: integer 
	Parameter state_ye bound to: 192 - type: integer 
	Parameter nums_xs1 bound to: 240 - type: integer 
	Parameter nums_xe1 bound to: 260 - type: integer 
	Parameter nums_xs2 bound to: 260 - type: integer 
	Parameter nums_xe2 bound to: 280 - type: integer 
	Parameter nums_xs3 bound to: 280 - type: integer 
	Parameter nums_xe3 bound to: 300 - type: integer 
	Parameter nums_xs4 bound to: 300 - type: integer 
	Parameter nums_xe4 bound to: 320 - type: integer 
	Parameter nums_xs5 bound to: 320 - type: integer 
	Parameter nums_xe5 bound to: 340 - type: integer 
	Parameter nums_xs6 bound to: 340 - type: integer 
	Parameter nums_xe6 bound to: 360 - type: integer 
	Parameter nums_xs7 bound to: 360 - type: integer 
	Parameter nums_xe7 bound to: 380 - type: integer 
	Parameter nums_xs8 bound to: 380 - type: integer 
	Parameter nums_xe8 bound to: 400 - type: integer 
	Parameter nums_ys bound to: 256 - type: integer 
	Parameter nums_ye bound to: 288 - type: integer 
INFO: [Synth 8-638] synthesizing module 'num_switch' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:1]
INFO: [Synth 8-226] default block is never used [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:14]
INFO: [Synth 8-256] done synthesizing module 'num_switch' (22#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (23#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (24#1) [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:1]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[9]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[8]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[7]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[6]
WARNING: [Synth 8-3331] design num_switch has unconnected port x[5]
WARNING: [Synth 8-3331] design hazard has unconnected port id_ex_memWrite
WARNING: [Synth 8-3331] design hazard has unconnected port ex_mem_memWrite
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[3]
WARNING: [Synth 8-3331] design execute has unconnected port Jr
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[4]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[3]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[2]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[1]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 459.715 ; gain = 155.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 459.715 ; gain = 155.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/dcp5/prgrom_in_context.xdc] for cell 'imem/instmem'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/dcp5/prgrom_in_context.xdc] for cell 'imem/instmem'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/dcp6/RAM_in_context.xdc] for cell 'dmem/ram'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/dcp6/RAM_in_context.xdc] for cell 'dmem/ram'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/dcp7/cpuclk_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/.Xil/Vivado-13824-DESKTOP-KIPMBC6/dcp7/cpuclk_in_context.xdc] for cell 'clk'
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/RAM_ooc.xdc]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/RAM_ooc.xdc]
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/constrs_1/imports/constratints/main_constraint.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 826.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 826.109 ; gain = 521.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 826.109 ; gain = 521.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imem/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 826.109 ; gain = 521.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Jmp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDST0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemtoReg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RegWrite2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemWrite0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v:45]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element cur_half_period_count_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:47]
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element low_clk_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'reg_IF_ID_stall_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'reg_ID_EX_stall_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'reg_EX_MEM_flush_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'reg_IF_ID_flush_reg' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 826.109 ; gain = 521.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 53    
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	  17 Input     30 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	  32 Input     19 Bit        Muxes := 1     
	  34 Input     19 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module pre_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module gen_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pc_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
Module RenaiCirculation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  17 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module num_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	  32 Input     19 Bit        Muxes := 1     
	  34 Input     19 Bit        Muxes := 1     
Module vga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u_if_id/reg_noflush_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v:22]
WARNING: [Synth 8-6014] Unused sequential element u_id_ex/reg_Jmp_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v:85]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_Zero_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:61]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_rs_addr_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:62]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_Addr_Result_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:66]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_imm_extended_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:67]
WARNING: [Synth 8-6014] Unused sequential element u_ex_mem/reg_read_data_1_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v:68]
WARNING: [Synth 8-6014] Unused sequential element u_mem_wb/reg_Zero_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:52]
WARNING: [Synth 8-6014] Unused sequential element u_mem_wb/reg_Addr_Result_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v:53]
INFO: [Synth 8-4471] merging register 'index_reg[31:0]' into 'index_reg[31:0]' [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:45]
WARNING: [Synth 8-6014] Unused sequential element cur_half_period_count_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg' and it is trimmed from '10' to '5' bits. [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v:28]
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element low_clk_reg was removed.  [G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v:65]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[31]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[30]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[29]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[28]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[27]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[26]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[25]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[24]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[23]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[22]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[21]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[20]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[19]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[18]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[17]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[16]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[1]
WARNING: [Synth 8-3331] design programrom has unconnected port rom_adr_i[0]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[5]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[4]
WARNING: [Synth 8-3331] design execute has unconnected port opcode[3]
WARNING: [Synth 8-3331] design execute has unconnected port Jr
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[4]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[3]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[2]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[1]
WARNING: [Synth 8-3331] design gen_regs has unconnected port rd[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_hazard/reg_ID_EX_stall_reg )
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[30]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[26]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[28]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[24]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[29]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[25]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[27]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[31]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[4]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[3]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[2]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[1]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Shamt_reg[0]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[0]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[1]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[2]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[3]' (FDRE) to 'u_cpu/u_id_ex/reg_Function_Opcode_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Function_Opcode_reg[4]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_Function_Opcode_reg[5]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[11]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[12]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[13]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[14]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[15]' (FDRE) to 'u_cpu/u_id_ex/reg_rd_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[16]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[17]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[18]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[19]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[20]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[21]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_id_ex/reg_imm_extended_reg[22]' (FDRE) to 'u_cpu/u_id_ex/reg_imm_extended_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/\u_hazard/reg_EX_MEM_flush_reg )
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[19]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[10]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[9]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[8]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[7]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[6]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[5]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[4]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[3]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[2]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga/num_switch/num_line_reg[1]' (FDR) to 'vga/num_switch/num_line_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/num_switch/num_line_reg[0] )
INFO: [Synth 8-3886] merging instance 'vga/color_index_reg[2]' (FDS) to 'vga/color_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[0]' (FD) to 'vga/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[1]' (FD) to 'vga/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[2]' (FD) to 'vga/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[0]' (FD) to 'vga/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[1]' (FD) to 'vga/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[2]' (FD) to 'vga/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[0]' (FD) to 'vga/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[1]' (FD) to 'vga/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[2]' (FD) to 'vga/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg/segment_led_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg/segment_led_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[31]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[30]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[29]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[28]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[27]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[26]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[25]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[24]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[23]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[22]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[21]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[20]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[19]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[18]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[17]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[16]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[15]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[14]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[13]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[12]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[11]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[10]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[9]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[8]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[7]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[6]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[5]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[4]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[3]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[2]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[1]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (ram_reg_o2_reg[0]) is unused and will be removed from module gen_regs.
WARNING: [Synth 8-3332] Sequential element (u_hazard/reg_ID_EX_stall_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_hazard/reg_EX_MEM_flush_reg) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_if_id/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_PC_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_ex_mem/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_mem_wb/reg_pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_pc_gen/pc_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (u_id_ex/reg_Opcode_reg[3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (vga/num_switch/num_line_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (low_clk_reg[31]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'vga/green_reg[3]' (FD) to 'vga/red_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 826.109 ; gain = 521.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out2' to pin 'clk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out3' to pin 'clk/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out4' to pin 'clk/bbstub_clk_out4/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 921.199 ; gain = 616.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 926.926 ; gain = 622.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1001.031 ; gain = 696.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.031 ; gain = 696.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.031 ; gain = 696.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.031 ; gain = 696.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.031 ; gain = 696.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.031 ; gain = 696.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.031 ; gain = 696.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |uart_bmpg_0   |         1|
|3     |RAM           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     4|
|6     |CARRY4      |   100|
|7     |LUT1        |    18|
|8     |LUT2        |   174|
|9     |LUT3        |   305|
|10    |LUT4        |   215|
|11    |LUT5        |   427|
|12    |LUT6        |  1174|
|13    |MUXF7       |   268|
|14    |MUXF8       |     4|
|15    |FDRE        |  1690|
|16    |FDSE        |     7|
|17    |LD          |     1|
|18    |LDP         |     1|
|19    |IBUF        |    28|
|20    |OBUF        |    56|
+------+------------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |  4591|
|2     |  bgm          |RenaiCirculation |   352|
|3     |  dmem         |dmemory32        |    79|
|4     |  imem         |programrom       |   112|
|5     |  seg          |segment          |    34|
|6     |  u_cpu        |cpu              |  3680|
|7     |    u_ex_mem   |ex_mem           |   407|
|8     |    u_gen_regs |gen_regs         |  1908|
|9     |    u_hazard   |hazard           |     5|
|10    |    u_id_ex    |id_ex            |   907|
|11    |    u_if_id    |if_id            |    85|
|12    |    u_mem_wb   |mem_wb           |   280|
|13    |    u_pc_gen   |pc_gen           |    40|
|14    |    u_pre_if   |pre_if           |    48|
|15    |  vga          |vga_top          |   171|
|16    |    num_switch |num_switch       |    35|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.031 ; gain = 696.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1001.031 ; gain = 330.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.031 ; gain = 696.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
179 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1001.031 ; gain = 708.199
INFO: [Common 17-1381] The checkpoint 'G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1001.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 01:10:25 2023...
