
Pierwszy Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003808  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080038c8  080038c8  000138c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003934  08003934  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003934  08003934  00013934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800393c  0800393c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800393c  0800393c  0001393c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003940  08003940  00013940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003944  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000000c  08003950  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  08003950  000200b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a58c  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001dcb  00000000  00000000  0002a603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000890  00000000  00000000  0002c3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000684  00000000  00000000  0002cc60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000025bd  00000000  00000000  0002d2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bfa1  00000000  00000000  0002f8a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007d455  00000000  00000000  0003b842  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001cd4  00000000  00000000  000b8c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000ba96c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080038b0 	.word	0x080038b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080038b0 	.word	0x080038b0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004a8:	b590      	push	{r4, r7, lr}
 80004aa:	b089      	sub	sp, #36	; 0x24
 80004ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ae:	240c      	movs	r4, #12
 80004b0:	193b      	adds	r3, r7, r4
 80004b2:	0018      	movs	r0, r3
 80004b4:	2314      	movs	r3, #20
 80004b6:	001a      	movs	r2, r3
 80004b8:	2100      	movs	r1, #0
 80004ba:	f003 f9cd 	bl	8003858 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004be:	4b2e      	ldr	r3, [pc, #184]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004c2:	4b2d      	ldr	r3, [pc, #180]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004c4:	2104      	movs	r1, #4
 80004c6:	430a      	orrs	r2, r1
 80004c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80004ca:	4b2b      	ldr	r3, [pc, #172]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004ce:	2204      	movs	r2, #4
 80004d0:	4013      	ands	r3, r2
 80004d2:	60bb      	str	r3, [r7, #8]
 80004d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004d6:	4b28      	ldr	r3, [pc, #160]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004da:	4b27      	ldr	r3, [pc, #156]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004dc:	2180      	movs	r1, #128	; 0x80
 80004de:	430a      	orrs	r2, r1
 80004e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80004e2:	4b25      	ldr	r3, [pc, #148]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004e6:	2280      	movs	r2, #128	; 0x80
 80004e8:	4013      	ands	r3, r2
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ee:	4b22      	ldr	r3, [pc, #136]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004f2:	4b21      	ldr	r3, [pc, #132]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004f4:	2101      	movs	r1, #1
 80004f6:	430a      	orrs	r2, r1
 80004f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80004fa:	4b1f      	ldr	r3, [pc, #124]	; (8000578 <MX_GPIO_Init+0xd0>)
 80004fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004fe:	2201      	movs	r2, #1
 8000500:	4013      	ands	r3, r2
 8000502:	603b      	str	r3, [r7, #0]
 8000504:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000506:	23a0      	movs	r3, #160	; 0xa0
 8000508:	05db      	lsls	r3, r3, #23
 800050a:	2200      	movs	r2, #0
 800050c:	21f0      	movs	r1, #240	; 0xf0
 800050e:	0018      	movs	r0, r3
 8000510:	f000 fd3e 	bl	8000f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000514:	193b      	adds	r3, r7, r4
 8000516:	2280      	movs	r2, #128	; 0x80
 8000518:	0192      	lsls	r2, r2, #6
 800051a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800051c:	193b      	adds	r3, r7, r4
 800051e:	2288      	movs	r2, #136	; 0x88
 8000520:	0352      	lsls	r2, r2, #13
 8000522:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000524:	193b      	adds	r3, r7, r4
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800052a:	193b      	adds	r3, r7, r4
 800052c:	4a13      	ldr	r2, [pc, #76]	; (800057c <MX_GPIO_Init+0xd4>)
 800052e:	0019      	movs	r1, r3
 8000530:	0010      	movs	r0, r2
 8000532:	f000 fbaf 	bl	8000c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PAPin PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8000536:	0021      	movs	r1, r4
 8000538:	187b      	adds	r3, r7, r1
 800053a:	22f0      	movs	r2, #240	; 0xf0
 800053c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2201      	movs	r2, #1
 8000542:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2200      	movs	r2, #0
 800054e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000550:	187a      	adds	r2, r7, r1
 8000552:	23a0      	movs	r3, #160	; 0xa0
 8000554:	05db      	lsls	r3, r3, #23
 8000556:	0011      	movs	r1, r2
 8000558:	0018      	movs	r0, r3
 800055a:	f000 fb9b 	bl	8000c94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800055e:	2200      	movs	r2, #0
 8000560:	2100      	movs	r1, #0
 8000562:	2007      	movs	r0, #7
 8000564:	f000 fadc 	bl	8000b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000568:	2007      	movs	r0, #7
 800056a:	f000 faee 	bl	8000b4a <HAL_NVIC_EnableIRQ>

}
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	46bd      	mov	sp, r7
 8000572:	b009      	add	sp, #36	; 0x24
 8000574:	bd90      	pop	{r4, r7, pc}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	40021000 	.word	0x40021000
 800057c:	50000800 	.word	0x50000800

08000580 <HAL_UART_TxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  if(huart == &huart2)
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	4b06      	ldr	r3, [pc, #24]	; (80005a4 <HAL_UART_TxCpltCallback+0x24>)
 800058c:	429a      	cmp	r2, r3
 800058e:	d105      	bne.n	800059c <HAL_UART_TxCpltCallback+0x1c>
  {
    HAL_UART_Receive_IT(&huart2, &tx_char, 1);
 8000590:	4905      	ldr	r1, [pc, #20]	; (80005a8 <HAL_UART_TxCpltCallback+0x28>)
 8000592:	4b04      	ldr	r3, [pc, #16]	; (80005a4 <HAL_UART_TxCpltCallback+0x24>)
 8000594:	2201      	movs	r2, #1
 8000596:	0018      	movs	r0, r3
 8000598:	f001 fdb2 	bl	8002100 <HAL_UART_Receive_IT>
  }
}
 800059c:	46c0      	nop			; (mov r8, r8)
 800059e:	46bd      	mov	sp, r7
 80005a0:	b002      	add	sp, #8
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	2000002c 	.word	0x2000002c
 80005a8:	20000028 	.word	0x20000028

080005ac <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  if(huart == &huart2)
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <HAL_UART_RxCpltCallback+0x24>)
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d105      	bne.n	80005c8 <HAL_UART_RxCpltCallback+0x1c>
  {
    HAL_UART_Transmit_IT(&huart2, &tx_char, 1);
 80005bc:	4905      	ldr	r1, [pc, #20]	; (80005d4 <HAL_UART_RxCpltCallback+0x28>)
 80005be:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <HAL_UART_RxCpltCallback+0x24>)
 80005c0:	2201      	movs	r2, #1
 80005c2:	0018      	movs	r0, r3
 80005c4:	f001 fd2c 	bl	8002020 <HAL_UART_Transmit_IT>
  }
}
 80005c8:	46c0      	nop			; (mov r8, r8)
 80005ca:	46bd      	mov	sp, r7
 80005cc:	b002      	add	sp, #8
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	2000002c 	.word	0x2000002c
 80005d4:	20000028 	.word	0x20000028

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005de:	f000 f983 	bl	80008e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e2:	f000 f813 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e6:	f7ff ff5f 	bl	80004a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ea:	f000 f8d7 	bl	800079c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //char msg[] = "Hello, Nucleo!\r\n";
  //if(HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10) == HAL_OK)
  GPIO_PinState USER_Btn_State, USER_Btn_StatePrev = GPIO_PIN_RESET;
 80005ee:	1dfb      	adds	r3, r7, #7
 80005f0:	2200      	movs	r2, #0
 80005f2:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart2, &tx_char, 1);
 80005f4:	4903      	ldr	r1, [pc, #12]	; (8000604 <main+0x2c>)
 80005f6:	4b04      	ldr	r3, [pc, #16]	; (8000608 <main+0x30>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	0018      	movs	r0, r3
 80005fc:	f001 fd80 	bl	8002100 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000600:	e7fe      	b.n	8000600 <main+0x28>
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	20000028 	.word	0x20000028
 8000608:	2000002c 	.word	0x2000002c

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b590      	push	{r4, r7, lr}
 800060e:	b09f      	sub	sp, #124	; 0x7c
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	2440      	movs	r4, #64	; 0x40
 8000614:	193b      	adds	r3, r7, r4
 8000616:	0018      	movs	r0, r3
 8000618:	2338      	movs	r3, #56	; 0x38
 800061a:	001a      	movs	r2, r3
 800061c:	2100      	movs	r1, #0
 800061e:	f003 f91b 	bl	8003858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000622:	232c      	movs	r3, #44	; 0x2c
 8000624:	18fb      	adds	r3, r7, r3
 8000626:	0018      	movs	r0, r3
 8000628:	2314      	movs	r3, #20
 800062a:	001a      	movs	r2, r3
 800062c:	2100      	movs	r1, #0
 800062e:	f003 f913 	bl	8003858 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	0018      	movs	r0, r3
 8000636:	2328      	movs	r3, #40	; 0x28
 8000638:	001a      	movs	r2, r3
 800063a:	2100      	movs	r1, #0
 800063c:	f003 f90c 	bl	8003858 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000640:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemClock_Config+0xd0>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a26      	ldr	r2, [pc, #152]	; (80006e0 <SystemClock_Config+0xd4>)
 8000646:	401a      	ands	r2, r3
 8000648:	4b24      	ldr	r3, [pc, #144]	; (80006dc <SystemClock_Config+0xd0>)
 800064a:	2180      	movs	r1, #128	; 0x80
 800064c:	0109      	lsls	r1, r1, #4
 800064e:	430a      	orrs	r2, r1
 8000650:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000652:	0021      	movs	r1, r4
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2210      	movs	r2, #16
 8000658:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800065a:	187b      	adds	r3, r7, r1
 800065c:	2201      	movs	r2, #1
 800065e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000660:	187b      	adds	r3, r7, r1
 8000662:	2200      	movs	r2, #0
 8000664:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000666:	187b      	adds	r3, r7, r1
 8000668:	22a0      	movs	r2, #160	; 0xa0
 800066a:	0212      	lsls	r2, r2, #8
 800066c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800066e:	187b      	adds	r3, r7, r1
 8000670:	2200      	movs	r2, #0
 8000672:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000674:	187b      	adds	r3, r7, r1
 8000676:	0018      	movs	r0, r3
 8000678:	f000 fce8 	bl	800104c <HAL_RCC_OscConfig>
 800067c:	1e03      	subs	r3, r0, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000680:	f000 f830 	bl	80006e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000684:	212c      	movs	r1, #44	; 0x2c
 8000686:	187b      	adds	r3, r7, r1
 8000688:	220f      	movs	r2, #15
 800068a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2200      	movs	r2, #0
 8000690:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2100      	movs	r1, #0
 80006a8:	0018      	movs	r0, r3
 80006aa:	f001 f8a3 	bl	80017f4 <HAL_RCC_ClockConfig>
 80006ae:	1e03      	subs	r3, r0, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006b2:	f000 f817 	bl	80006e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2202      	movs	r2, #2
 80006ba:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	0018      	movs	r0, r3
 80006c6:	f001 fab9 	bl	8001c3c <HAL_RCCEx_PeriphCLKConfig>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006ce:	f000 f809 	bl	80006e4 <Error_Handler>
  }
}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	46bd      	mov	sp, r7
 80006d6:	b01f      	add	sp, #124	; 0x7c
 80006d8:	bd90      	pop	{r4, r7, pc}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	40007000 	.word	0x40007000
 80006e0:	ffffe7ff 	.word	0xffffe7ff

080006e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006e8:	b672      	cpsid	i
}
 80006ea:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ec:	e7fe      	b.n	80006ec <Error_Handler+0x8>
	...

080006f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006f4:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <HAL_MspInit+0x34>)
 80006f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006f8:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <HAL_MspInit+0x34>)
 80006fa:	2101      	movs	r1, #1
 80006fc:	430a      	orrs	r2, r1
 80006fe:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000700:	4b08      	ldr	r3, [pc, #32]	; (8000724 <HAL_MspInit+0x34>)
 8000702:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000704:	4b07      	ldr	r3, [pc, #28]	; (8000724 <HAL_MspInit+0x34>)
 8000706:	2180      	movs	r1, #128	; 0x80
 8000708:	0549      	lsls	r1, r1, #21
 800070a:	430a      	orrs	r2, r1
 800070c:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 800070e:	2200      	movs	r2, #0
 8000710:	2100      	movs	r1, #0
 8000712:	2001      	movs	r0, #1
 8000714:	f000 fa04 	bl	8000b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8000718:	2001      	movs	r0, #1
 800071a:	f000 fa16 	bl	8000b4a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40021000 	.word	0x40021000

08000728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800072c:	e7fe      	b.n	800072c <NMI_Handler+0x4>

0800072e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000732:	e7fe      	b.n	8000732 <HardFault_Handler+0x4>

08000734 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000738:	46c0      	nop			; (mov r8, r8)
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800074c:	f000 f920 	bl	8000990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000750:	46c0      	nop			; (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 800075a:	f000 fc5d 	bl	8001018 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8000768:	2380      	movs	r3, #128	; 0x80
 800076a:	019b      	lsls	r3, r3, #6
 800076c:	0018      	movs	r0, r3
 800076e:	f000 fc2d 	bl	8000fcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800077c:	4b03      	ldr	r3, [pc, #12]	; (800078c <USART2_IRQHandler+0x14>)
 800077e:	0018      	movs	r0, r3
 8000780:	f001 fd1c 	bl	80021bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	2000002c 	.word	0x2000002c

08000790 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a0:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007a2:	4a15      	ldr	r2, [pc, #84]	; (80007f8 <MX_USART2_UART_Init+0x5c>)
 80007a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007a6:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007a8:	22e1      	movs	r2, #225	; 0xe1
 80007aa:	0252      	lsls	r2, r2, #9
 80007ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ae:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b4:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ba:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007c2:	220c      	movs	r2, #12
 80007c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c6:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007cc:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007d2:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007da:	2200      	movs	r2, #0
 80007dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007de:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007e0:	0018      	movs	r0, r3
 80007e2:	f001 fbc9 	bl	8001f78 <HAL_UART_Init>
 80007e6:	1e03      	subs	r3, r0, #0
 80007e8:	d001      	beq.n	80007ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007ea:	f7ff ff7b 	bl	80006e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	2000002c 	.word	0x2000002c
 80007f8:	40004400 	.word	0x40004400

080007fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80007fc:	b590      	push	{r4, r7, lr}
 80007fe:	b089      	sub	sp, #36	; 0x24
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000804:	240c      	movs	r4, #12
 8000806:	193b      	adds	r3, r7, r4
 8000808:	0018      	movs	r0, r3
 800080a:	2314      	movs	r3, #20
 800080c:	001a      	movs	r2, r3
 800080e:	2100      	movs	r1, #0
 8000810:	f003 f822 	bl	8003858 <memset>
  if(uartHandle->Instance==USART2)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a1c      	ldr	r2, [pc, #112]	; (800088c <HAL_UART_MspInit+0x90>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d131      	bne.n	8000882 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800081e:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <HAL_UART_MspInit+0x94>)
 8000820:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000822:	4b1b      	ldr	r3, [pc, #108]	; (8000890 <HAL_UART_MspInit+0x94>)
 8000824:	2180      	movs	r1, #128	; 0x80
 8000826:	0289      	lsls	r1, r1, #10
 8000828:	430a      	orrs	r2, r1
 800082a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082c:	4b18      	ldr	r3, [pc, #96]	; (8000890 <HAL_UART_MspInit+0x94>)
 800082e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000830:	4b17      	ldr	r3, [pc, #92]	; (8000890 <HAL_UART_MspInit+0x94>)
 8000832:	2101      	movs	r1, #1
 8000834:	430a      	orrs	r2, r1
 8000836:	62da      	str	r2, [r3, #44]	; 0x2c
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <HAL_UART_MspInit+0x94>)
 800083a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800083c:	2201      	movs	r2, #1
 800083e:	4013      	ands	r3, r2
 8000840:	60bb      	str	r3, [r7, #8]
 8000842:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000844:	0021      	movs	r1, r4
 8000846:	187b      	adds	r3, r7, r1
 8000848:	220c      	movs	r2, #12
 800084a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084c:	187b      	adds	r3, r7, r1
 800084e:	2202      	movs	r2, #2
 8000850:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	187b      	adds	r3, r7, r1
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000858:	187b      	adds	r3, r7, r1
 800085a:	2203      	movs	r2, #3
 800085c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2204      	movs	r2, #4
 8000862:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000864:	187a      	adds	r2, r7, r1
 8000866:	23a0      	movs	r3, #160	; 0xa0
 8000868:	05db      	lsls	r3, r3, #23
 800086a:	0011      	movs	r1, r2
 800086c:	0018      	movs	r0, r3
 800086e:	f000 fa11 	bl	8000c94 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	2100      	movs	r1, #0
 8000876:	201c      	movs	r0, #28
 8000878:	f000 f952 	bl	8000b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800087c:	201c      	movs	r0, #28
 800087e:	f000 f964 	bl	8000b4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b009      	add	sp, #36	; 0x24
 8000888:	bd90      	pop	{r4, r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	40004400 	.word	0x40004400
 8000890:	40021000 	.word	0x40021000

08000894 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000894:	480d      	ldr	r0, [pc, #52]	; (80008cc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000896:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000898:	f7ff ff7a 	bl	8000790 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800089c:	480c      	ldr	r0, [pc, #48]	; (80008d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800089e:	490d      	ldr	r1, [pc, #52]	; (80008d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008a0:	4a0d      	ldr	r2, [pc, #52]	; (80008d8 <LoopForever+0xe>)
  movs r3, #0
 80008a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008a4:	e002      	b.n	80008ac <LoopCopyDataInit>

080008a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008aa:	3304      	adds	r3, #4

080008ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008b0:	d3f9      	bcc.n	80008a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008b2:	4a0a      	ldr	r2, [pc, #40]	; (80008dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80008b4:	4c0a      	ldr	r4, [pc, #40]	; (80008e0 <LoopForever+0x16>)
  movs r3, #0
 80008b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008b8:	e001      	b.n	80008be <LoopFillZerobss>

080008ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008bc:	3204      	adds	r2, #4

080008be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008c0:	d3fb      	bcc.n	80008ba <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80008c2:	f002 ffd1 	bl	8003868 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008c6:	f7ff fe87 	bl	80005d8 <main>

080008ca <LoopForever>:

LoopForever:
    b LoopForever
 80008ca:	e7fe      	b.n	80008ca <LoopForever>
   ldr   r0, =_estack
 80008cc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80008d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008d8:	08003944 	.word	0x08003944
  ldr r2, =_sbss
 80008dc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008e0:	200000b8 	.word	0x200000b8

080008e4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008e4:	e7fe      	b.n	80008e4 <ADC1_COMP_IRQHandler>
	...

080008e8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	2200      	movs	r2, #0
 80008f2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80008f4:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <HAL_Init+0x3c>)
 80008f6:	681a      	ldr	r2, [r3, #0]
 80008f8:	4b0a      	ldr	r3, [pc, #40]	; (8000924 <HAL_Init+0x3c>)
 80008fa:	2140      	movs	r1, #64	; 0x40
 80008fc:	430a      	orrs	r2, r1
 80008fe:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000900:	2000      	movs	r0, #0
 8000902:	f000 f811 	bl	8000928 <HAL_InitTick>
 8000906:	1e03      	subs	r3, r0, #0
 8000908:	d003      	beq.n	8000912 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800090a:	1dfb      	adds	r3, r7, #7
 800090c:	2201      	movs	r2, #1
 800090e:	701a      	strb	r2, [r3, #0]
 8000910:	e001      	b.n	8000916 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000912:	f7ff feed 	bl	80006f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000916:	1dfb      	adds	r3, r7, #7
 8000918:	781b      	ldrb	r3, [r3, #0]
}
 800091a:	0018      	movs	r0, r3
 800091c:	46bd      	mov	sp, r7
 800091e:	b002      	add	sp, #8
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	40022000 	.word	0x40022000

08000928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000930:	4b14      	ldr	r3, [pc, #80]	; (8000984 <HAL_InitTick+0x5c>)
 8000932:	681c      	ldr	r4, [r3, #0]
 8000934:	4b14      	ldr	r3, [pc, #80]	; (8000988 <HAL_InitTick+0x60>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	0019      	movs	r1, r3
 800093a:	23fa      	movs	r3, #250	; 0xfa
 800093c:	0098      	lsls	r0, r3, #2
 800093e:	f7ff fbe3 	bl	8000108 <__udivsi3>
 8000942:	0003      	movs	r3, r0
 8000944:	0019      	movs	r1, r3
 8000946:	0020      	movs	r0, r4
 8000948:	f7ff fbde 	bl	8000108 <__udivsi3>
 800094c:	0003      	movs	r3, r0
 800094e:	0018      	movs	r0, r3
 8000950:	f000 f90b 	bl	8000b6a <HAL_SYSTICK_Config>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d001      	beq.n	800095c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000958:	2301      	movs	r3, #1
 800095a:	e00f      	b.n	800097c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2b03      	cmp	r3, #3
 8000960:	d80b      	bhi.n	800097a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000962:	6879      	ldr	r1, [r7, #4]
 8000964:	2301      	movs	r3, #1
 8000966:	425b      	negs	r3, r3
 8000968:	2200      	movs	r2, #0
 800096a:	0018      	movs	r0, r3
 800096c:	f000 f8d8 	bl	8000b20 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <HAL_InitTick+0x64>)
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000976:	2300      	movs	r3, #0
 8000978:	e000      	b.n	800097c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800097a:	2301      	movs	r3, #1
}
 800097c:	0018      	movs	r0, r3
 800097e:	46bd      	mov	sp, r7
 8000980:	b003      	add	sp, #12
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	20000000 	.word	0x20000000
 8000988:	20000008 	.word	0x20000008
 800098c:	20000004 	.word	0x20000004

08000990 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000994:	4b05      	ldr	r3, [pc, #20]	; (80009ac <HAL_IncTick+0x1c>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	001a      	movs	r2, r3
 800099a:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <HAL_IncTick+0x20>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	18d2      	adds	r2, r2, r3
 80009a0:	4b03      	ldr	r3, [pc, #12]	; (80009b0 <HAL_IncTick+0x20>)
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	46c0      	nop			; (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	20000008 	.word	0x20000008
 80009b0:	200000b4 	.word	0x200000b4

080009b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  return uwTick;
 80009b8:	4b02      	ldr	r3, [pc, #8]	; (80009c4 <HAL_GetTick+0x10>)
 80009ba:	681b      	ldr	r3, [r3, #0]
}
 80009bc:	0018      	movs	r0, r3
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	200000b4 	.word	0x200000b4

080009c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	0002      	movs	r2, r0
 80009d0:	1dfb      	adds	r3, r7, #7
 80009d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009d4:	1dfb      	adds	r3, r7, #7
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b7f      	cmp	r3, #127	; 0x7f
 80009da:	d809      	bhi.n	80009f0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	001a      	movs	r2, r3
 80009e2:	231f      	movs	r3, #31
 80009e4:	401a      	ands	r2, r3
 80009e6:	4b04      	ldr	r3, [pc, #16]	; (80009f8 <__NVIC_EnableIRQ+0x30>)
 80009e8:	2101      	movs	r1, #1
 80009ea:	4091      	lsls	r1, r2
 80009ec:	000a      	movs	r2, r1
 80009ee:	601a      	str	r2, [r3, #0]
  }
}
 80009f0:	46c0      	nop			; (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b002      	add	sp, #8
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	e000e100 	.word	0xe000e100

080009fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	0002      	movs	r2, r0
 8000a04:	6039      	str	r1, [r7, #0]
 8000a06:	1dfb      	adds	r3, r7, #7
 8000a08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b7f      	cmp	r3, #127	; 0x7f
 8000a10:	d828      	bhi.n	8000a64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a12:	4a2f      	ldr	r2, [pc, #188]	; (8000ad0 <__NVIC_SetPriority+0xd4>)
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b25b      	sxtb	r3, r3
 8000a1a:	089b      	lsrs	r3, r3, #2
 8000a1c:	33c0      	adds	r3, #192	; 0xc0
 8000a1e:	009b      	lsls	r3, r3, #2
 8000a20:	589b      	ldr	r3, [r3, r2]
 8000a22:	1dfa      	adds	r2, r7, #7
 8000a24:	7812      	ldrb	r2, [r2, #0]
 8000a26:	0011      	movs	r1, r2
 8000a28:	2203      	movs	r2, #3
 8000a2a:	400a      	ands	r2, r1
 8000a2c:	00d2      	lsls	r2, r2, #3
 8000a2e:	21ff      	movs	r1, #255	; 0xff
 8000a30:	4091      	lsls	r1, r2
 8000a32:	000a      	movs	r2, r1
 8000a34:	43d2      	mvns	r2, r2
 8000a36:	401a      	ands	r2, r3
 8000a38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	019b      	lsls	r3, r3, #6
 8000a3e:	22ff      	movs	r2, #255	; 0xff
 8000a40:	401a      	ands	r2, r3
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	0018      	movs	r0, r3
 8000a48:	2303      	movs	r3, #3
 8000a4a:	4003      	ands	r3, r0
 8000a4c:	00db      	lsls	r3, r3, #3
 8000a4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a50:	481f      	ldr	r0, [pc, #124]	; (8000ad0 <__NVIC_SetPriority+0xd4>)
 8000a52:	1dfb      	adds	r3, r7, #7
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	b25b      	sxtb	r3, r3
 8000a58:	089b      	lsrs	r3, r3, #2
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	33c0      	adds	r3, #192	; 0xc0
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a62:	e031      	b.n	8000ac8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a64:	4a1b      	ldr	r2, [pc, #108]	; (8000ad4 <__NVIC_SetPriority+0xd8>)
 8000a66:	1dfb      	adds	r3, r7, #7
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	400b      	ands	r3, r1
 8000a70:	3b08      	subs	r3, #8
 8000a72:	089b      	lsrs	r3, r3, #2
 8000a74:	3306      	adds	r3, #6
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	18d3      	adds	r3, r2, r3
 8000a7a:	3304      	adds	r3, #4
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	1dfa      	adds	r2, r7, #7
 8000a80:	7812      	ldrb	r2, [r2, #0]
 8000a82:	0011      	movs	r1, r2
 8000a84:	2203      	movs	r2, #3
 8000a86:	400a      	ands	r2, r1
 8000a88:	00d2      	lsls	r2, r2, #3
 8000a8a:	21ff      	movs	r1, #255	; 0xff
 8000a8c:	4091      	lsls	r1, r2
 8000a8e:	000a      	movs	r2, r1
 8000a90:	43d2      	mvns	r2, r2
 8000a92:	401a      	ands	r2, r3
 8000a94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	019b      	lsls	r3, r3, #6
 8000a9a:	22ff      	movs	r2, #255	; 0xff
 8000a9c:	401a      	ands	r2, r3
 8000a9e:	1dfb      	adds	r3, r7, #7
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	4003      	ands	r3, r0
 8000aa8:	00db      	lsls	r3, r3, #3
 8000aaa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aac:	4809      	ldr	r0, [pc, #36]	; (8000ad4 <__NVIC_SetPriority+0xd8>)
 8000aae:	1dfb      	adds	r3, r7, #7
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	001c      	movs	r4, r3
 8000ab4:	230f      	movs	r3, #15
 8000ab6:	4023      	ands	r3, r4
 8000ab8:	3b08      	subs	r3, #8
 8000aba:	089b      	lsrs	r3, r3, #2
 8000abc:	430a      	orrs	r2, r1
 8000abe:	3306      	adds	r3, #6
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	18c3      	adds	r3, r0, r3
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	601a      	str	r2, [r3, #0]
}
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b003      	add	sp, #12
 8000ace:	bd90      	pop	{r4, r7, pc}
 8000ad0:	e000e100 	.word	0xe000e100
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	1e5a      	subs	r2, r3, #1
 8000ae4:	2380      	movs	r3, #128	; 0x80
 8000ae6:	045b      	lsls	r3, r3, #17
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d301      	bcc.n	8000af0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aec:	2301      	movs	r3, #1
 8000aee:	e010      	b.n	8000b12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000af0:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <SysTick_Config+0x44>)
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	3a01      	subs	r2, #1
 8000af6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000af8:	2301      	movs	r3, #1
 8000afa:	425b      	negs	r3, r3
 8000afc:	2103      	movs	r1, #3
 8000afe:	0018      	movs	r0, r3
 8000b00:	f7ff ff7c 	bl	80009fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b04:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <SysTick_Config+0x44>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b0a:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <SysTick_Config+0x44>)
 8000b0c:	2207      	movs	r2, #7
 8000b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	0018      	movs	r0, r3
 8000b14:	46bd      	mov	sp, r7
 8000b16:	b002      	add	sp, #8
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	e000e010 	.word	0xe000e010

08000b20 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60b9      	str	r1, [r7, #8]
 8000b28:	607a      	str	r2, [r7, #4]
 8000b2a:	210f      	movs	r1, #15
 8000b2c:	187b      	adds	r3, r7, r1
 8000b2e:	1c02      	adds	r2, r0, #0
 8000b30:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	187b      	adds	r3, r7, r1
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	0011      	movs	r1, r2
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f7ff ff5d 	bl	80009fc <__NVIC_SetPriority>
}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	b004      	add	sp, #16
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	0002      	movs	r2, r0
 8000b52:	1dfb      	adds	r3, r7, #7
 8000b54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	b25b      	sxtb	r3, r3
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f7ff ff33 	bl	80009c8 <__NVIC_EnableIRQ>
}
 8000b62:	46c0      	nop			; (mov r8, r8)
 8000b64:	46bd      	mov	sp, r7
 8000b66:	b002      	add	sp, #8
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	0018      	movs	r0, r3
 8000b76:	f7ff ffaf 	bl	8000ad8 <SysTick_Config>
 8000b7a:	0003      	movs	r3, r0
}
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b002      	add	sp, #8
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	18fb      	adds	r3, r7, r3
 8000b90:	2200      	movs	r2, #0
 8000b92:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2225      	movs	r2, #37	; 0x25
 8000b98:	5c9b      	ldrb	r3, [r3, r2]
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d008      	beq.n	8000bb2 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2224      	movs	r2, #36	; 0x24
 8000baa:	2100      	movs	r1, #0
 8000bac:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e024      	b.n	8000bfc <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	210e      	movs	r1, #14
 8000bbe:	438a      	bics	r2, r1
 8000bc0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2101      	movs	r1, #1
 8000bce:	438a      	bics	r2, r1
 8000bd0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bd6:	221c      	movs	r2, #28
 8000bd8:	401a      	ands	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bde:	2101      	movs	r1, #1
 8000be0:	4091      	lsls	r1, r2
 8000be2:	000a      	movs	r2, r1
 8000be4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2225      	movs	r2, #37	; 0x25
 8000bea:	2101      	movs	r1, #1
 8000bec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2224      	movs	r2, #36	; 0x24
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	5499      	strb	r1, [r3, r2]

    return status;
 8000bf6:	230f      	movs	r3, #15
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	781b      	ldrb	r3, [r3, #0]
  }
}
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	b004      	add	sp, #16
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c0c:	210f      	movs	r1, #15
 8000c0e:	187b      	adds	r3, r7, r1
 8000c10:	2200      	movs	r2, #0
 8000c12:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2225      	movs	r2, #37	; 0x25
 8000c18:	5c9b      	ldrb	r3, [r3, r2]
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b02      	cmp	r3, #2
 8000c1e:	d006      	beq.n	8000c2e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2204      	movs	r2, #4
 8000c24:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000c26:	187b      	adds	r3, r7, r1
 8000c28:	2201      	movs	r2, #1
 8000c2a:	701a      	strb	r2, [r3, #0]
 8000c2c:	e02a      	b.n	8000c84 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	210e      	movs	r1, #14
 8000c3a:	438a      	bics	r2, r1
 8000c3c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2101      	movs	r1, #1
 8000c4a:	438a      	bics	r2, r1
 8000c4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c52:	221c      	movs	r2, #28
 8000c54:	401a      	ands	r2, r3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	4091      	lsls	r1, r2
 8000c5e:	000a      	movs	r2, r1
 8000c60:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2225      	movs	r2, #37	; 0x25
 8000c66:	2101      	movs	r1, #1
 8000c68:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2224      	movs	r2, #36	; 0x24
 8000c6e:	2100      	movs	r1, #0
 8000c70:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d004      	beq.n	8000c84 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	0010      	movs	r0, r2
 8000c82:	4798      	blx	r3
    }
  }
  return status;
 8000c84:	230f      	movs	r3, #15
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	781b      	ldrb	r3, [r3, #0]
}
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b004      	add	sp, #16
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000caa:	e155      	b.n	8000f58 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	697a      	ldr	r2, [r7, #20]
 8000cb4:	4091      	lsls	r1, r2
 8000cb6:	000a      	movs	r2, r1
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d100      	bne.n	8000cc4 <HAL_GPIO_Init+0x30>
 8000cc2:	e146      	b.n	8000f52 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	2203      	movs	r2, #3
 8000cca:	4013      	ands	r3, r2
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d005      	beq.n	8000cdc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2203      	movs	r2, #3
 8000cd6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d130      	bne.n	8000d3e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	2203      	movs	r2, #3
 8000ce8:	409a      	lsls	r2, r3
 8000cea:	0013      	movs	r3, r2
 8000cec:	43da      	mvns	r2, r3
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	68da      	ldr	r2, [r3, #12]
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	409a      	lsls	r2, r3
 8000cfe:	0013      	movs	r3, r2
 8000d00:	693a      	ldr	r2, [r7, #16]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d12:	2201      	movs	r2, #1
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	409a      	lsls	r2, r3
 8000d18:	0013      	movs	r3, r2
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	091b      	lsrs	r3, r3, #4
 8000d28:	2201      	movs	r2, #1
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	409a      	lsls	r2, r3
 8000d30:	0013      	movs	r3, r2
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	2203      	movs	r2, #3
 8000d44:	4013      	ands	r3, r2
 8000d46:	2b03      	cmp	r3, #3
 8000d48:	d017      	beq.n	8000d7a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	2203      	movs	r2, #3
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	689a      	ldr	r2, [r3, #8]
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	0013      	movs	r3, r2
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	2203      	movs	r2, #3
 8000d80:	4013      	ands	r3, r2
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d123      	bne.n	8000dce <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	08da      	lsrs	r2, r3, #3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	3208      	adds	r2, #8
 8000d8e:	0092      	lsls	r2, r2, #2
 8000d90:	58d3      	ldr	r3, [r2, r3]
 8000d92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	2207      	movs	r2, #7
 8000d98:	4013      	ands	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	220f      	movs	r2, #15
 8000d9e:	409a      	lsls	r2, r3
 8000da0:	0013      	movs	r3, r2
 8000da2:	43da      	mvns	r2, r3
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	4013      	ands	r3, r2
 8000da8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	691a      	ldr	r2, [r3, #16]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	2107      	movs	r1, #7
 8000db2:	400b      	ands	r3, r1
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	409a      	lsls	r2, r3
 8000db8:	0013      	movs	r3, r2
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	08da      	lsrs	r2, r3, #3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3208      	adds	r2, #8
 8000dc8:	0092      	lsls	r2, r2, #2
 8000dca:	6939      	ldr	r1, [r7, #16]
 8000dcc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	2203      	movs	r2, #3
 8000dda:	409a      	lsls	r2, r3
 8000ddc:	0013      	movs	r3, r2
 8000dde:	43da      	mvns	r2, r3
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	4013      	ands	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2203      	movs	r2, #3
 8000dec:	401a      	ands	r2, r3
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	409a      	lsls	r2, r3
 8000df4:	0013      	movs	r3, r2
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685a      	ldr	r2, [r3, #4]
 8000e06:	23c0      	movs	r3, #192	; 0xc0
 8000e08:	029b      	lsls	r3, r3, #10
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	d100      	bne.n	8000e10 <HAL_GPIO_Init+0x17c>
 8000e0e:	e0a0      	b.n	8000f52 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e10:	4b57      	ldr	r3, [pc, #348]	; (8000f70 <HAL_GPIO_Init+0x2dc>)
 8000e12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e14:	4b56      	ldr	r3, [pc, #344]	; (8000f70 <HAL_GPIO_Init+0x2dc>)
 8000e16:	2101      	movs	r1, #1
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e1c:	4a55      	ldr	r2, [pc, #340]	; (8000f74 <HAL_GPIO_Init+0x2e0>)
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	089b      	lsrs	r3, r3, #2
 8000e22:	3302      	adds	r3, #2
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	589b      	ldr	r3, [r3, r2]
 8000e28:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	4013      	ands	r3, r2
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	220f      	movs	r2, #15
 8000e34:	409a      	lsls	r2, r3
 8000e36:	0013      	movs	r3, r2
 8000e38:	43da      	mvns	r2, r3
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	23a0      	movs	r3, #160	; 0xa0
 8000e44:	05db      	lsls	r3, r3, #23
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d01f      	beq.n	8000e8a <HAL_GPIO_Init+0x1f6>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a4a      	ldr	r2, [pc, #296]	; (8000f78 <HAL_GPIO_Init+0x2e4>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d019      	beq.n	8000e86 <HAL_GPIO_Init+0x1f2>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a49      	ldr	r2, [pc, #292]	; (8000f7c <HAL_GPIO_Init+0x2e8>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d013      	beq.n	8000e82 <HAL_GPIO_Init+0x1ee>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a48      	ldr	r2, [pc, #288]	; (8000f80 <HAL_GPIO_Init+0x2ec>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d00d      	beq.n	8000e7e <HAL_GPIO_Init+0x1ea>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a47      	ldr	r2, [pc, #284]	; (8000f84 <HAL_GPIO_Init+0x2f0>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d007      	beq.n	8000e7a <HAL_GPIO_Init+0x1e6>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a46      	ldr	r2, [pc, #280]	; (8000f88 <HAL_GPIO_Init+0x2f4>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d101      	bne.n	8000e76 <HAL_GPIO_Init+0x1e2>
 8000e72:	2305      	movs	r3, #5
 8000e74:	e00a      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e76:	2306      	movs	r3, #6
 8000e78:	e008      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e7a:	2304      	movs	r3, #4
 8000e7c:	e006      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e004      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e82:	2302      	movs	r3, #2
 8000e84:	e002      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e86:	2301      	movs	r3, #1
 8000e88:	e000      	b.n	8000e8c <HAL_GPIO_Init+0x1f8>
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	697a      	ldr	r2, [r7, #20]
 8000e8e:	2103      	movs	r1, #3
 8000e90:	400a      	ands	r2, r1
 8000e92:	0092      	lsls	r2, r2, #2
 8000e94:	4093      	lsls	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e9c:	4935      	ldr	r1, [pc, #212]	; (8000f74 <HAL_GPIO_Init+0x2e0>)
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	089b      	lsrs	r3, r3, #2
 8000ea2:	3302      	adds	r3, #2
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eaa:	4b38      	ldr	r3, [pc, #224]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	43da      	mvns	r2, r3
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685a      	ldr	r2, [r3, #4]
 8000ebe:	2380      	movs	r3, #128	; 0x80
 8000ec0:	035b      	lsls	r3, r3, #13
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	d003      	beq.n	8000ece <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ece:	4b2f      	ldr	r3, [pc, #188]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ed4:	4b2d      	ldr	r3, [pc, #180]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	43da      	mvns	r2, r3
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685a      	ldr	r2, [r3, #4]
 8000ee8:	2380      	movs	r3, #128	; 0x80
 8000eea:	039b      	lsls	r3, r3, #14
 8000eec:	4013      	ands	r3, r2
 8000eee:	d003      	beq.n	8000ef8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ef8:	4b24      	ldr	r3, [pc, #144]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000efe:	4b23      	ldr	r3, [pc, #140]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	43da      	mvns	r2, r3
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685a      	ldr	r2, [r3, #4]
 8000f12:	2380      	movs	r3, #128	; 0x80
 8000f14:	029b      	lsls	r3, r3, #10
 8000f16:	4013      	ands	r3, r2
 8000f18:	d003      	beq.n	8000f22 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f22:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f28:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	43da      	mvns	r2, r3
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685a      	ldr	r2, [r3, #4]
 8000f3c:	2380      	movs	r3, #128	; 0x80
 8000f3e:	025b      	lsls	r3, r3, #9
 8000f40:	4013      	ands	r3, r2
 8000f42:	d003      	beq.n	8000f4c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f4c:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <HAL_GPIO_Init+0x2f8>)
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	3301      	adds	r3, #1
 8000f56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	40da      	lsrs	r2, r3
 8000f60:	1e13      	subs	r3, r2, #0
 8000f62:	d000      	beq.n	8000f66 <HAL_GPIO_Init+0x2d2>
 8000f64:	e6a2      	b.n	8000cac <HAL_GPIO_Init+0x18>
  }
}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	46c0      	nop			; (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b006      	add	sp, #24
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40021000 	.word	0x40021000
 8000f74:	40010000 	.word	0x40010000
 8000f78:	50000400 	.word	0x50000400
 8000f7c:	50000800 	.word	0x50000800
 8000f80:	50000c00 	.word	0x50000c00
 8000f84:	50001000 	.word	0x50001000
 8000f88:	50001c00 	.word	0x50001c00
 8000f8c:	40010400 	.word	0x40010400

08000f90 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	0008      	movs	r0, r1
 8000f9a:	0011      	movs	r1, r2
 8000f9c:	1cbb      	adds	r3, r7, #2
 8000f9e:	1c02      	adds	r2, r0, #0
 8000fa0:	801a      	strh	r2, [r3, #0]
 8000fa2:	1c7b      	adds	r3, r7, #1
 8000fa4:	1c0a      	adds	r2, r1, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fa8:	1c7b      	adds	r3, r7, #1
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d004      	beq.n	8000fba <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fb0:	1cbb      	adds	r3, r7, #2
 8000fb2:	881a      	ldrh	r2, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000fb8:	e003      	b.n	8000fc2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000fba:	1cbb      	adds	r3, r7, #2
 8000fbc:	881a      	ldrh	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fc2:	46c0      	nop			; (mov r8, r8)
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b002      	add	sp, #8
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	1dbb      	adds	r3, r7, #6
 8000fd6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000fd8:	4b09      	ldr	r3, [pc, #36]	; (8001000 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	1dba      	adds	r2, r7, #6
 8000fde:	8812      	ldrh	r2, [r2, #0]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	d008      	beq.n	8000ff6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000fe4:	4b06      	ldr	r3, [pc, #24]	; (8001000 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000fe6:	1dba      	adds	r2, r7, #6
 8000fe8:	8812      	ldrh	r2, [r2, #0]
 8000fea:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000fec:	1dbb      	adds	r3, r7, #6
 8000fee:	881b      	ldrh	r3, [r3, #0]
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	f000 f807 	bl	8001004 <HAL_GPIO_EXTI_Callback>
  }
}
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b002      	add	sp, #8
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	40010400 	.word	0x40010400

08001004 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	0002      	movs	r2, r0
 800100c:	1dbb      	adds	r3, r7, #6
 800100e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001010:	46c0      	nop			; (mov r8, r8)
 8001012:	46bd      	mov	sp, r7
 8001014:	b002      	add	sp, #8
 8001016:	bd80      	pop	{r7, pc}

08001018 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 800101c:	4b07      	ldr	r3, [pc, #28]	; (800103c <HAL_PWR_PVD_IRQHandler+0x24>)
 800101e:	695a      	ldr	r2, [r3, #20]
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	025b      	lsls	r3, r3, #9
 8001024:	4013      	ands	r3, r2
 8001026:	d005      	beq.n	8001034 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8001028:	f000 f80a 	bl	8001040 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800102c:	4b03      	ldr	r3, [pc, #12]	; (800103c <HAL_PWR_PVD_IRQHandler+0x24>)
 800102e:	2280      	movs	r2, #128	; 0x80
 8001030:	0252      	lsls	r2, r2, #9
 8001032:	615a      	str	r2, [r3, #20]
  }
}
 8001034:	46c0      	nop			; (mov r8, r8)
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	40010400 	.word	0x40010400

08001040 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8001044:	46c0      	nop			; (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800104c:	b5b0      	push	{r4, r5, r7, lr}
 800104e:	b08a      	sub	sp, #40	; 0x28
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d102      	bne.n	8001060 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	f000 fbbf 	bl	80017de <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001060:	4bc9      	ldr	r3, [pc, #804]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	220c      	movs	r2, #12
 8001066:	4013      	ands	r3, r2
 8001068:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800106a:	4bc7      	ldr	r3, [pc, #796]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 800106c:	68da      	ldr	r2, [r3, #12]
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	025b      	lsls	r3, r3, #9
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2201      	movs	r2, #1
 800107c:	4013      	ands	r3, r2
 800107e:	d100      	bne.n	8001082 <HAL_RCC_OscConfig+0x36>
 8001080:	e07e      	b.n	8001180 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	2b08      	cmp	r3, #8
 8001086:	d007      	beq.n	8001098 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	2b0c      	cmp	r3, #12
 800108c:	d112      	bne.n	80010b4 <HAL_RCC_OscConfig+0x68>
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	2380      	movs	r3, #128	; 0x80
 8001092:	025b      	lsls	r3, r3, #9
 8001094:	429a      	cmp	r2, r3
 8001096:	d10d      	bne.n	80010b4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001098:	4bbb      	ldr	r3, [pc, #748]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	2380      	movs	r3, #128	; 0x80
 800109e:	029b      	lsls	r3, r3, #10
 80010a0:	4013      	ands	r3, r2
 80010a2:	d100      	bne.n	80010a6 <HAL_RCC_OscConfig+0x5a>
 80010a4:	e06b      	b.n	800117e <HAL_RCC_OscConfig+0x132>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d167      	bne.n	800117e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	f000 fb95 	bl	80017de <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	685a      	ldr	r2, [r3, #4]
 80010b8:	2380      	movs	r3, #128	; 0x80
 80010ba:	025b      	lsls	r3, r3, #9
 80010bc:	429a      	cmp	r2, r3
 80010be:	d107      	bne.n	80010d0 <HAL_RCC_OscConfig+0x84>
 80010c0:	4bb1      	ldr	r3, [pc, #708]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4bb0      	ldr	r3, [pc, #704]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80010c6:	2180      	movs	r1, #128	; 0x80
 80010c8:	0249      	lsls	r1, r1, #9
 80010ca:	430a      	orrs	r2, r1
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	e027      	b.n	8001120 <HAL_RCC_OscConfig+0xd4>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685a      	ldr	r2, [r3, #4]
 80010d4:	23a0      	movs	r3, #160	; 0xa0
 80010d6:	02db      	lsls	r3, r3, #11
 80010d8:	429a      	cmp	r2, r3
 80010da:	d10e      	bne.n	80010fa <HAL_RCC_OscConfig+0xae>
 80010dc:	4baa      	ldr	r3, [pc, #680]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4ba9      	ldr	r3, [pc, #676]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80010e2:	2180      	movs	r1, #128	; 0x80
 80010e4:	02c9      	lsls	r1, r1, #11
 80010e6:	430a      	orrs	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	4ba7      	ldr	r3, [pc, #668]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	4ba6      	ldr	r3, [pc, #664]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80010f0:	2180      	movs	r1, #128	; 0x80
 80010f2:	0249      	lsls	r1, r1, #9
 80010f4:	430a      	orrs	r2, r1
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	e012      	b.n	8001120 <HAL_RCC_OscConfig+0xd4>
 80010fa:	4ba3      	ldr	r3, [pc, #652]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4ba2      	ldr	r3, [pc, #648]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001100:	49a2      	ldr	r1, [pc, #648]	; (800138c <HAL_RCC_OscConfig+0x340>)
 8001102:	400a      	ands	r2, r1
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	4ba0      	ldr	r3, [pc, #640]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	2380      	movs	r3, #128	; 0x80
 800110c:	025b      	lsls	r3, r3, #9
 800110e:	4013      	ands	r3, r2
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	4b9c      	ldr	r3, [pc, #624]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b9b      	ldr	r3, [pc, #620]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 800111a:	499d      	ldr	r1, [pc, #628]	; (8001390 <HAL_RCC_OscConfig+0x344>)
 800111c:	400a      	ands	r2, r1
 800111e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d015      	beq.n	8001154 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001128:	f7ff fc44 	bl	80009b4 <HAL_GetTick>
 800112c:	0003      	movs	r3, r0
 800112e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001130:	e009      	b.n	8001146 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001132:	f7ff fc3f 	bl	80009b4 <HAL_GetTick>
 8001136:	0002      	movs	r2, r0
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	2b64      	cmp	r3, #100	; 0x64
 800113e:	d902      	bls.n	8001146 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001140:	2303      	movs	r3, #3
 8001142:	f000 fb4c 	bl	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001146:	4b90      	ldr	r3, [pc, #576]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	2380      	movs	r3, #128	; 0x80
 800114c:	029b      	lsls	r3, r3, #10
 800114e:	4013      	ands	r3, r2
 8001150:	d0ef      	beq.n	8001132 <HAL_RCC_OscConfig+0xe6>
 8001152:	e015      	b.n	8001180 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001154:	f7ff fc2e 	bl	80009b4 <HAL_GetTick>
 8001158:	0003      	movs	r3, r0
 800115a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800115c:	e008      	b.n	8001170 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800115e:	f7ff fc29 	bl	80009b4 <HAL_GetTick>
 8001162:	0002      	movs	r2, r0
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	2b64      	cmp	r3, #100	; 0x64
 800116a:	d901      	bls.n	8001170 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e336      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001170:	4b85      	ldr	r3, [pc, #532]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	029b      	lsls	r3, r3, #10
 8001178:	4013      	ands	r3, r2
 800117a:	d1f0      	bne.n	800115e <HAL_RCC_OscConfig+0x112>
 800117c:	e000      	b.n	8001180 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2202      	movs	r2, #2
 8001186:	4013      	ands	r3, r2
 8001188:	d100      	bne.n	800118c <HAL_RCC_OscConfig+0x140>
 800118a:	e099      	b.n	80012c0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001194:	2220      	movs	r2, #32
 8001196:	4013      	ands	r3, r2
 8001198:	d009      	beq.n	80011ae <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800119a:	4b7b      	ldr	r3, [pc, #492]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	4b7a      	ldr	r3, [pc, #488]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80011a0:	2120      	movs	r1, #32
 80011a2:	430a      	orrs	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80011a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a8:	2220      	movs	r2, #32
 80011aa:	4393      	bics	r3, r2
 80011ac:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	2b04      	cmp	r3, #4
 80011b2:	d005      	beq.n	80011c0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	2b0c      	cmp	r3, #12
 80011b8:	d13e      	bne.n	8001238 <HAL_RCC_OscConfig+0x1ec>
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d13b      	bne.n	8001238 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80011c0:	4b71      	ldr	r3, [pc, #452]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2204      	movs	r2, #4
 80011c6:	4013      	ands	r3, r2
 80011c8:	d004      	beq.n	80011d4 <HAL_RCC_OscConfig+0x188>
 80011ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d101      	bne.n	80011d4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e304      	b.n	80017de <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d4:	4b6c      	ldr	r3, [pc, #432]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	4a6e      	ldr	r2, [pc, #440]	; (8001394 <HAL_RCC_OscConfig+0x348>)
 80011da:	4013      	ands	r3, r2
 80011dc:	0019      	movs	r1, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	691b      	ldr	r3, [r3, #16]
 80011e2:	021a      	lsls	r2, r3, #8
 80011e4:	4b68      	ldr	r3, [pc, #416]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80011e6:	430a      	orrs	r2, r1
 80011e8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80011ea:	4b67      	ldr	r3, [pc, #412]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2209      	movs	r2, #9
 80011f0:	4393      	bics	r3, r2
 80011f2:	0019      	movs	r1, r3
 80011f4:	4b64      	ldr	r3, [pc, #400]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80011f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011f8:	430a      	orrs	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011fc:	f000 fc42 	bl	8001a84 <HAL_RCC_GetSysClockFreq>
 8001200:	0001      	movs	r1, r0
 8001202:	4b61      	ldr	r3, [pc, #388]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	091b      	lsrs	r3, r3, #4
 8001208:	220f      	movs	r2, #15
 800120a:	4013      	ands	r3, r2
 800120c:	4a62      	ldr	r2, [pc, #392]	; (8001398 <HAL_RCC_OscConfig+0x34c>)
 800120e:	5cd3      	ldrb	r3, [r2, r3]
 8001210:	000a      	movs	r2, r1
 8001212:	40da      	lsrs	r2, r3
 8001214:	4b61      	ldr	r3, [pc, #388]	; (800139c <HAL_RCC_OscConfig+0x350>)
 8001216:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001218:	4b61      	ldr	r3, [pc, #388]	; (80013a0 <HAL_RCC_OscConfig+0x354>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2513      	movs	r5, #19
 800121e:	197c      	adds	r4, r7, r5
 8001220:	0018      	movs	r0, r3
 8001222:	f7ff fb81 	bl	8000928 <HAL_InitTick>
 8001226:	0003      	movs	r3, r0
 8001228:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800122a:	197b      	adds	r3, r7, r5
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d046      	beq.n	80012c0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001232:	197b      	adds	r3, r7, r5
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	e2d2      	b.n	80017de <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123a:	2b00      	cmp	r3, #0
 800123c:	d027      	beq.n	800128e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800123e:	4b52      	ldr	r3, [pc, #328]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	2209      	movs	r2, #9
 8001244:	4393      	bics	r3, r2
 8001246:	0019      	movs	r1, r3
 8001248:	4b4f      	ldr	r3, [pc, #316]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 800124a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800124c:	430a      	orrs	r2, r1
 800124e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001250:	f7ff fbb0 	bl	80009b4 <HAL_GetTick>
 8001254:	0003      	movs	r3, r0
 8001256:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001258:	e008      	b.n	800126c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125a:	f7ff fbab 	bl	80009b4 <HAL_GetTick>
 800125e:	0002      	movs	r2, r0
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	2b02      	cmp	r3, #2
 8001266:	d901      	bls.n	800126c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001268:	2303      	movs	r3, #3
 800126a:	e2b8      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800126c:	4b46      	ldr	r3, [pc, #280]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2204      	movs	r2, #4
 8001272:	4013      	ands	r3, r2
 8001274:	d0f1      	beq.n	800125a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001276:	4b44      	ldr	r3, [pc, #272]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	4a46      	ldr	r2, [pc, #280]	; (8001394 <HAL_RCC_OscConfig+0x348>)
 800127c:	4013      	ands	r3, r2
 800127e:	0019      	movs	r1, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	691b      	ldr	r3, [r3, #16]
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	4b40      	ldr	r3, [pc, #256]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001288:	430a      	orrs	r2, r1
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	e018      	b.n	80012c0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800128e:	4b3e      	ldr	r3, [pc, #248]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	4b3d      	ldr	r3, [pc, #244]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001294:	2101      	movs	r1, #1
 8001296:	438a      	bics	r2, r1
 8001298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129a:	f7ff fb8b 	bl	80009b4 <HAL_GetTick>
 800129e:	0003      	movs	r3, r0
 80012a0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012a4:	f7ff fb86 	bl	80009b4 <HAL_GetTick>
 80012a8:	0002      	movs	r2, r0
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e293      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80012b6:	4b34      	ldr	r3, [pc, #208]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2204      	movs	r2, #4
 80012bc:	4013      	ands	r3, r2
 80012be:	d1f1      	bne.n	80012a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2210      	movs	r2, #16
 80012c6:	4013      	ands	r3, r2
 80012c8:	d100      	bne.n	80012cc <HAL_RCC_OscConfig+0x280>
 80012ca:	e0a2      	b.n	8001412 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d140      	bne.n	8001354 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012d2:	4b2d      	ldr	r3, [pc, #180]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	2380      	movs	r3, #128	; 0x80
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	4013      	ands	r3, r2
 80012dc:	d005      	beq.n	80012ea <HAL_RCC_OscConfig+0x29e>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e279      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012ea:	4b27      	ldr	r3, [pc, #156]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	4a2d      	ldr	r2, [pc, #180]	; (80013a4 <HAL_RCC_OscConfig+0x358>)
 80012f0:	4013      	ands	r3, r2
 80012f2:	0019      	movs	r1, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012f8:	4b23      	ldr	r3, [pc, #140]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 80012fa:	430a      	orrs	r2, r1
 80012fc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012fe:	4b22      	ldr	r3, [pc, #136]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	0a19      	lsrs	r1, r3, #8
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a1b      	ldr	r3, [r3, #32]
 800130a:	061a      	lsls	r2, r3, #24
 800130c:	4b1e      	ldr	r3, [pc, #120]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 800130e:	430a      	orrs	r2, r1
 8001310:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001316:	0b5b      	lsrs	r3, r3, #13
 8001318:	3301      	adds	r3, #1
 800131a:	2280      	movs	r2, #128	; 0x80
 800131c:	0212      	lsls	r2, r2, #8
 800131e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001320:	4b19      	ldr	r3, [pc, #100]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	091b      	lsrs	r3, r3, #4
 8001326:	210f      	movs	r1, #15
 8001328:	400b      	ands	r3, r1
 800132a:	491b      	ldr	r1, [pc, #108]	; (8001398 <HAL_RCC_OscConfig+0x34c>)
 800132c:	5ccb      	ldrb	r3, [r1, r3]
 800132e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001330:	4b1a      	ldr	r3, [pc, #104]	; (800139c <HAL_RCC_OscConfig+0x350>)
 8001332:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001334:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <HAL_RCC_OscConfig+0x354>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2513      	movs	r5, #19
 800133a:	197c      	adds	r4, r7, r5
 800133c:	0018      	movs	r0, r3
 800133e:	f7ff faf3 	bl	8000928 <HAL_InitTick>
 8001342:	0003      	movs	r3, r0
 8001344:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001346:	197b      	adds	r3, r7, r5
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d061      	beq.n	8001412 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800134e:	197b      	adds	r3, r7, r5
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	e244      	b.n	80017de <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	69db      	ldr	r3, [r3, #28]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d040      	beq.n	80013de <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800135c:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b09      	ldr	r3, [pc, #36]	; (8001388 <HAL_RCC_OscConfig+0x33c>)
 8001362:	2180      	movs	r1, #128	; 0x80
 8001364:	0049      	lsls	r1, r1, #1
 8001366:	430a      	orrs	r2, r1
 8001368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136a:	f7ff fb23 	bl	80009b4 <HAL_GetTick>
 800136e:	0003      	movs	r3, r0
 8001370:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001372:	e019      	b.n	80013a8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001374:	f7ff fb1e 	bl	80009b4 <HAL_GetTick>
 8001378:	0002      	movs	r2, r0
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d912      	bls.n	80013a8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e22b      	b.n	80017de <HAL_RCC_OscConfig+0x792>
 8001386:	46c0      	nop			; (mov r8, r8)
 8001388:	40021000 	.word	0x40021000
 800138c:	fffeffff 	.word	0xfffeffff
 8001390:	fffbffff 	.word	0xfffbffff
 8001394:	ffffe0ff 	.word	0xffffe0ff
 8001398:	080038c8 	.word	0x080038c8
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000004 	.word	0x20000004
 80013a4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80013a8:	4bca      	ldr	r3, [pc, #808]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	2380      	movs	r3, #128	; 0x80
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4013      	ands	r3, r2
 80013b2:	d0df      	beq.n	8001374 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013b4:	4bc7      	ldr	r3, [pc, #796]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	4ac7      	ldr	r2, [pc, #796]	; (80016d8 <HAL_RCC_OscConfig+0x68c>)
 80013ba:	4013      	ands	r3, r2
 80013bc:	0019      	movs	r1, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013c2:	4bc4      	ldr	r3, [pc, #784]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80013c4:	430a      	orrs	r2, r1
 80013c6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013c8:	4bc2      	ldr	r3, [pc, #776]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	0a19      	lsrs	r1, r3, #8
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	061a      	lsls	r2, r3, #24
 80013d6:	4bbf      	ldr	r3, [pc, #764]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80013d8:	430a      	orrs	r2, r1
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	e019      	b.n	8001412 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013de:	4bbd      	ldr	r3, [pc, #756]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	4bbc      	ldr	r3, [pc, #752]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80013e4:	49bd      	ldr	r1, [pc, #756]	; (80016dc <HAL_RCC_OscConfig+0x690>)
 80013e6:	400a      	ands	r2, r1
 80013e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ea:	f7ff fae3 	bl	80009b4 <HAL_GetTick>
 80013ee:	0003      	movs	r3, r0
 80013f0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013f4:	f7ff fade 	bl	80009b4 <HAL_GetTick>
 80013f8:	0002      	movs	r2, r0
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e1eb      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001406:	4bb3      	ldr	r3, [pc, #716]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	2380      	movs	r3, #128	; 0x80
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	4013      	ands	r3, r2
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2208      	movs	r2, #8
 8001418:	4013      	ands	r3, r2
 800141a:	d036      	beq.n	800148a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	695b      	ldr	r3, [r3, #20]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d019      	beq.n	8001458 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001424:	4bab      	ldr	r3, [pc, #684]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001426:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001428:	4baa      	ldr	r3, [pc, #680]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800142a:	2101      	movs	r1, #1
 800142c:	430a      	orrs	r2, r1
 800142e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001430:	f7ff fac0 	bl	80009b4 <HAL_GetTick>
 8001434:	0003      	movs	r3, r0
 8001436:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001438:	e008      	b.n	800144c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800143a:	f7ff fabb 	bl	80009b4 <HAL_GetTick>
 800143e:	0002      	movs	r2, r0
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b02      	cmp	r3, #2
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e1c8      	b.n	80017de <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800144c:	4ba1      	ldr	r3, [pc, #644]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800144e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001450:	2202      	movs	r2, #2
 8001452:	4013      	ands	r3, r2
 8001454:	d0f1      	beq.n	800143a <HAL_RCC_OscConfig+0x3ee>
 8001456:	e018      	b.n	800148a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001458:	4b9e      	ldr	r3, [pc, #632]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800145a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800145c:	4b9d      	ldr	r3, [pc, #628]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800145e:	2101      	movs	r1, #1
 8001460:	438a      	bics	r2, r1
 8001462:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001464:	f7ff faa6 	bl	80009b4 <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800146c:	e008      	b.n	8001480 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800146e:	f7ff faa1 	bl	80009b4 <HAL_GetTick>
 8001472:	0002      	movs	r2, r0
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e1ae      	b.n	80017de <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001480:	4b94      	ldr	r3, [pc, #592]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001482:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001484:	2202      	movs	r2, #2
 8001486:	4013      	ands	r3, r2
 8001488:	d1f1      	bne.n	800146e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2204      	movs	r2, #4
 8001490:	4013      	ands	r3, r2
 8001492:	d100      	bne.n	8001496 <HAL_RCC_OscConfig+0x44a>
 8001494:	e0ae      	b.n	80015f4 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001496:	2023      	movs	r0, #35	; 0x23
 8001498:	183b      	adds	r3, r7, r0
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800149e:	4b8d      	ldr	r3, [pc, #564]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80014a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014a2:	2380      	movs	r3, #128	; 0x80
 80014a4:	055b      	lsls	r3, r3, #21
 80014a6:	4013      	ands	r3, r2
 80014a8:	d109      	bne.n	80014be <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014aa:	4b8a      	ldr	r3, [pc, #552]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80014ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014ae:	4b89      	ldr	r3, [pc, #548]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80014b0:	2180      	movs	r1, #128	; 0x80
 80014b2:	0549      	lsls	r1, r1, #21
 80014b4:	430a      	orrs	r2, r1
 80014b6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80014b8:	183b      	adds	r3, r7, r0
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014be:	4b88      	ldr	r3, [pc, #544]	; (80016e0 <HAL_RCC_OscConfig+0x694>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	2380      	movs	r3, #128	; 0x80
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	4013      	ands	r3, r2
 80014c8:	d11a      	bne.n	8001500 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ca:	4b85      	ldr	r3, [pc, #532]	; (80016e0 <HAL_RCC_OscConfig+0x694>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4b84      	ldr	r3, [pc, #528]	; (80016e0 <HAL_RCC_OscConfig+0x694>)
 80014d0:	2180      	movs	r1, #128	; 0x80
 80014d2:	0049      	lsls	r1, r1, #1
 80014d4:	430a      	orrs	r2, r1
 80014d6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014d8:	f7ff fa6c 	bl	80009b4 <HAL_GetTick>
 80014dc:	0003      	movs	r3, r0
 80014de:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e0:	e008      	b.n	80014f4 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014e2:	f7ff fa67 	bl	80009b4 <HAL_GetTick>
 80014e6:	0002      	movs	r2, r0
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	2b64      	cmp	r3, #100	; 0x64
 80014ee:	d901      	bls.n	80014f4 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	e174      	b.n	80017de <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f4:	4b7a      	ldr	r3, [pc, #488]	; (80016e0 <HAL_RCC_OscConfig+0x694>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	2380      	movs	r3, #128	; 0x80
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4013      	ands	r3, r2
 80014fe:	d0f0      	beq.n	80014e2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	429a      	cmp	r2, r3
 800150a:	d107      	bne.n	800151c <HAL_RCC_OscConfig+0x4d0>
 800150c:	4b71      	ldr	r3, [pc, #452]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800150e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001510:	4b70      	ldr	r3, [pc, #448]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001512:	2180      	movs	r1, #128	; 0x80
 8001514:	0049      	lsls	r1, r1, #1
 8001516:	430a      	orrs	r2, r1
 8001518:	651a      	str	r2, [r3, #80]	; 0x50
 800151a:	e031      	b.n	8001580 <HAL_RCC_OscConfig+0x534>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d10c      	bne.n	800153e <HAL_RCC_OscConfig+0x4f2>
 8001524:	4b6b      	ldr	r3, [pc, #428]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001526:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001528:	4b6a      	ldr	r3, [pc, #424]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800152a:	496c      	ldr	r1, [pc, #432]	; (80016dc <HAL_RCC_OscConfig+0x690>)
 800152c:	400a      	ands	r2, r1
 800152e:	651a      	str	r2, [r3, #80]	; 0x50
 8001530:	4b68      	ldr	r3, [pc, #416]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001532:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001534:	4b67      	ldr	r3, [pc, #412]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001536:	496b      	ldr	r1, [pc, #428]	; (80016e4 <HAL_RCC_OscConfig+0x698>)
 8001538:	400a      	ands	r2, r1
 800153a:	651a      	str	r2, [r3, #80]	; 0x50
 800153c:	e020      	b.n	8001580 <HAL_RCC_OscConfig+0x534>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	689a      	ldr	r2, [r3, #8]
 8001542:	23a0      	movs	r3, #160	; 0xa0
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	429a      	cmp	r2, r3
 8001548:	d10e      	bne.n	8001568 <HAL_RCC_OscConfig+0x51c>
 800154a:	4b62      	ldr	r3, [pc, #392]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800154c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800154e:	4b61      	ldr	r3, [pc, #388]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001550:	2180      	movs	r1, #128	; 0x80
 8001552:	00c9      	lsls	r1, r1, #3
 8001554:	430a      	orrs	r2, r1
 8001556:	651a      	str	r2, [r3, #80]	; 0x50
 8001558:	4b5e      	ldr	r3, [pc, #376]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800155a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800155c:	4b5d      	ldr	r3, [pc, #372]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800155e:	2180      	movs	r1, #128	; 0x80
 8001560:	0049      	lsls	r1, r1, #1
 8001562:	430a      	orrs	r2, r1
 8001564:	651a      	str	r2, [r3, #80]	; 0x50
 8001566:	e00b      	b.n	8001580 <HAL_RCC_OscConfig+0x534>
 8001568:	4b5a      	ldr	r3, [pc, #360]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800156a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800156c:	4b59      	ldr	r3, [pc, #356]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800156e:	495b      	ldr	r1, [pc, #364]	; (80016dc <HAL_RCC_OscConfig+0x690>)
 8001570:	400a      	ands	r2, r1
 8001572:	651a      	str	r2, [r3, #80]	; 0x50
 8001574:	4b57      	ldr	r3, [pc, #348]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001576:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001578:	4b56      	ldr	r3, [pc, #344]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800157a:	495a      	ldr	r1, [pc, #360]	; (80016e4 <HAL_RCC_OscConfig+0x698>)
 800157c:	400a      	ands	r2, r1
 800157e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d015      	beq.n	80015b4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001588:	f7ff fa14 	bl	80009b4 <HAL_GetTick>
 800158c:	0003      	movs	r3, r0
 800158e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001590:	e009      	b.n	80015a6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001592:	f7ff fa0f 	bl	80009b4 <HAL_GetTick>
 8001596:	0002      	movs	r2, r0
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	4a52      	ldr	r2, [pc, #328]	; (80016e8 <HAL_RCC_OscConfig+0x69c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e11b      	b.n	80017de <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80015a6:	4b4b      	ldr	r3, [pc, #300]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80015a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015aa:	2380      	movs	r3, #128	; 0x80
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4013      	ands	r3, r2
 80015b0:	d0ef      	beq.n	8001592 <HAL_RCC_OscConfig+0x546>
 80015b2:	e014      	b.n	80015de <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015b4:	f7ff f9fe 	bl	80009b4 <HAL_GetTick>
 80015b8:	0003      	movs	r3, r0
 80015ba:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80015bc:	e009      	b.n	80015d2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015be:	f7ff f9f9 	bl	80009b4 <HAL_GetTick>
 80015c2:	0002      	movs	r2, r0
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	4a47      	ldr	r2, [pc, #284]	; (80016e8 <HAL_RCC_OscConfig+0x69c>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e105      	b.n	80017de <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80015d2:	4b40      	ldr	r3, [pc, #256]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80015d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015d6:	2380      	movs	r3, #128	; 0x80
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4013      	ands	r3, r2
 80015dc:	d1ef      	bne.n	80015be <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015de:	2323      	movs	r3, #35	; 0x23
 80015e0:	18fb      	adds	r3, r7, r3
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d105      	bne.n	80015f4 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015e8:	4b3a      	ldr	r3, [pc, #232]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80015ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015ec:	4b39      	ldr	r3, [pc, #228]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80015ee:	493f      	ldr	r1, [pc, #252]	; (80016ec <HAL_RCC_OscConfig+0x6a0>)
 80015f0:	400a      	ands	r2, r1
 80015f2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2220      	movs	r2, #32
 80015fa:	4013      	ands	r3, r2
 80015fc:	d049      	beq.n	8001692 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d026      	beq.n	8001654 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001606:	4b33      	ldr	r3, [pc, #204]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001608:	689a      	ldr	r2, [r3, #8]
 800160a:	4b32      	ldr	r3, [pc, #200]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800160c:	2101      	movs	r1, #1
 800160e:	430a      	orrs	r2, r1
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	4b30      	ldr	r3, [pc, #192]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001614:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001616:	4b2f      	ldr	r3, [pc, #188]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001618:	2101      	movs	r1, #1
 800161a:	430a      	orrs	r2, r1
 800161c:	635a      	str	r2, [r3, #52]	; 0x34
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <HAL_RCC_OscConfig+0x6a4>)
 8001620:	6a1a      	ldr	r2, [r3, #32]
 8001622:	4b33      	ldr	r3, [pc, #204]	; (80016f0 <HAL_RCC_OscConfig+0x6a4>)
 8001624:	2180      	movs	r1, #128	; 0x80
 8001626:	0189      	lsls	r1, r1, #6
 8001628:	430a      	orrs	r2, r1
 800162a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162c:	f7ff f9c2 	bl	80009b4 <HAL_GetTick>
 8001630:	0003      	movs	r3, r0
 8001632:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001636:	f7ff f9bd 	bl	80009b4 <HAL_GetTick>
 800163a:	0002      	movs	r2, r0
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e0ca      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001648:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2202      	movs	r2, #2
 800164e:	4013      	ands	r3, r2
 8001650:	d0f1      	beq.n	8001636 <HAL_RCC_OscConfig+0x5ea>
 8001652:	e01e      	b.n	8001692 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001654:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 8001656:	689a      	ldr	r2, [r3, #8]
 8001658:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800165a:	2101      	movs	r1, #1
 800165c:	438a      	bics	r2, r1
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	4b23      	ldr	r3, [pc, #140]	; (80016f0 <HAL_RCC_OscConfig+0x6a4>)
 8001662:	6a1a      	ldr	r2, [r3, #32]
 8001664:	4b22      	ldr	r3, [pc, #136]	; (80016f0 <HAL_RCC_OscConfig+0x6a4>)
 8001666:	4923      	ldr	r1, [pc, #140]	; (80016f4 <HAL_RCC_OscConfig+0x6a8>)
 8001668:	400a      	ands	r2, r1
 800166a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166c:	f7ff f9a2 	bl	80009b4 <HAL_GetTick>
 8001670:	0003      	movs	r3, r0
 8001672:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001676:	f7ff f99d 	bl	80009b4 <HAL_GetTick>
 800167a:	0002      	movs	r2, r0
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e0aa      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001688:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	2202      	movs	r2, #2
 800168e:	4013      	ands	r3, r2
 8001690:	d1f1      	bne.n	8001676 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001696:	2b00      	cmp	r3, #0
 8001698:	d100      	bne.n	800169c <HAL_RCC_OscConfig+0x650>
 800169a:	e09f      	b.n	80017dc <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	2b0c      	cmp	r3, #12
 80016a0:	d100      	bne.n	80016a4 <HAL_RCC_OscConfig+0x658>
 80016a2:	e078      	b.n	8001796 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d159      	bne.n	8001760 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ac:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <HAL_RCC_OscConfig+0x688>)
 80016b2:	4911      	ldr	r1, [pc, #68]	; (80016f8 <HAL_RCC_OscConfig+0x6ac>)
 80016b4:	400a      	ands	r2, r1
 80016b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b8:	f7ff f97c 	bl	80009b4 <HAL_GetTick>
 80016bc:	0003      	movs	r3, r0
 80016be:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016c0:	e01c      	b.n	80016fc <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c2:	f7ff f977 	bl	80009b4 <HAL_GetTick>
 80016c6:	0002      	movs	r2, r0
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d915      	bls.n	80016fc <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e084      	b.n	80017de <HAL_RCC_OscConfig+0x792>
 80016d4:	40021000 	.word	0x40021000
 80016d8:	ffff1fff 	.word	0xffff1fff
 80016dc:	fffffeff 	.word	0xfffffeff
 80016e0:	40007000 	.word	0x40007000
 80016e4:	fffffbff 	.word	0xfffffbff
 80016e8:	00001388 	.word	0x00001388
 80016ec:	efffffff 	.word	0xefffffff
 80016f0:	40010000 	.word	0x40010000
 80016f4:	ffffdfff 	.word	0xffffdfff
 80016f8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016fc:	4b3a      	ldr	r3, [pc, #232]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	2380      	movs	r3, #128	; 0x80
 8001702:	049b      	lsls	r3, r3, #18
 8001704:	4013      	ands	r3, r2
 8001706:	d1dc      	bne.n	80016c2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001708:	4b37      	ldr	r3, [pc, #220]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	4a37      	ldr	r2, [pc, #220]	; (80017ec <HAL_RCC_OscConfig+0x7a0>)
 800170e:	4013      	ands	r3, r2
 8001710:	0019      	movs	r1, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	431a      	orrs	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001720:	431a      	orrs	r2, r3
 8001722:	4b31      	ldr	r3, [pc, #196]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 8001724:	430a      	orrs	r2, r1
 8001726:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001728:	4b2f      	ldr	r3, [pc, #188]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b2e      	ldr	r3, [pc, #184]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 800172e:	2180      	movs	r1, #128	; 0x80
 8001730:	0449      	lsls	r1, r1, #17
 8001732:	430a      	orrs	r2, r1
 8001734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001736:	f7ff f93d 	bl	80009b4 <HAL_GetTick>
 800173a:	0003      	movs	r3, r0
 800173c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001740:	f7ff f938 	bl	80009b4 <HAL_GetTick>
 8001744:	0002      	movs	r2, r0
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e045      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001752:	4b25      	ldr	r3, [pc, #148]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	2380      	movs	r3, #128	; 0x80
 8001758:	049b      	lsls	r3, r3, #18
 800175a:	4013      	ands	r3, r2
 800175c:	d0f0      	beq.n	8001740 <HAL_RCC_OscConfig+0x6f4>
 800175e:	e03d      	b.n	80017dc <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001760:	4b21      	ldr	r3, [pc, #132]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b20      	ldr	r3, [pc, #128]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 8001766:	4922      	ldr	r1, [pc, #136]	; (80017f0 <HAL_RCC_OscConfig+0x7a4>)
 8001768:	400a      	ands	r2, r1
 800176a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176c:	f7ff f922 	bl	80009b4 <HAL_GetTick>
 8001770:	0003      	movs	r3, r0
 8001772:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001776:	f7ff f91d 	bl	80009b4 <HAL_GetTick>
 800177a:	0002      	movs	r2, r0
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e02a      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001788:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	2380      	movs	r3, #128	; 0x80
 800178e:	049b      	lsls	r3, r3, #18
 8001790:	4013      	ands	r3, r2
 8001792:	d1f0      	bne.n	8001776 <HAL_RCC_OscConfig+0x72a>
 8001794:	e022      	b.n	80017dc <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800179a:	2b01      	cmp	r3, #1
 800179c:	d101      	bne.n	80017a2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e01d      	b.n	80017de <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <HAL_RCC_OscConfig+0x79c>)
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	2380      	movs	r3, #128	; 0x80
 80017ac:	025b      	lsls	r3, r3, #9
 80017ae:	401a      	ands	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d10f      	bne.n	80017d8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	23f0      	movs	r3, #240	; 0xf0
 80017bc:	039b      	lsls	r3, r3, #14
 80017be:	401a      	ands	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d107      	bne.n	80017d8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	23c0      	movs	r3, #192	; 0xc0
 80017cc:	041b      	lsls	r3, r3, #16
 80017ce:	401a      	ands	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d001      	beq.n	80017dc <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e000      	b.n	80017de <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	0018      	movs	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	b00a      	add	sp, #40	; 0x28
 80017e4:	bdb0      	pop	{r4, r5, r7, pc}
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	40021000 	.word	0x40021000
 80017ec:	ff02ffff 	.word	0xff02ffff
 80017f0:	feffffff 	.word	0xfeffffff

080017f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f4:	b5b0      	push	{r4, r5, r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e128      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001808:	4b96      	ldr	r3, [pc, #600]	; (8001a64 <HAL_RCC_ClockConfig+0x270>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2201      	movs	r2, #1
 800180e:	4013      	ands	r3, r2
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	d91e      	bls.n	8001854 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001816:	4b93      	ldr	r3, [pc, #588]	; (8001a64 <HAL_RCC_ClockConfig+0x270>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2201      	movs	r2, #1
 800181c:	4393      	bics	r3, r2
 800181e:	0019      	movs	r1, r3
 8001820:	4b90      	ldr	r3, [pc, #576]	; (8001a64 <HAL_RCC_ClockConfig+0x270>)
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001828:	f7ff f8c4 	bl	80009b4 <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001830:	e009      	b.n	8001846 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001832:	f7ff f8bf 	bl	80009b4 <HAL_GetTick>
 8001836:	0002      	movs	r2, r0
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	4a8a      	ldr	r2, [pc, #552]	; (8001a68 <HAL_RCC_ClockConfig+0x274>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e109      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001846:	4b87      	ldr	r3, [pc, #540]	; (8001a64 <HAL_RCC_ClockConfig+0x270>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2201      	movs	r2, #1
 800184c:	4013      	ands	r3, r2
 800184e:	683a      	ldr	r2, [r7, #0]
 8001850:	429a      	cmp	r2, r3
 8001852:	d1ee      	bne.n	8001832 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2202      	movs	r2, #2
 800185a:	4013      	ands	r3, r2
 800185c:	d009      	beq.n	8001872 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800185e:	4b83      	ldr	r3, [pc, #524]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	22f0      	movs	r2, #240	; 0xf0
 8001864:	4393      	bics	r3, r2
 8001866:	0019      	movs	r1, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	4b7f      	ldr	r3, [pc, #508]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 800186e:	430a      	orrs	r2, r1
 8001870:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2201      	movs	r2, #1
 8001878:	4013      	ands	r3, r2
 800187a:	d100      	bne.n	800187e <HAL_RCC_ClockConfig+0x8a>
 800187c:	e089      	b.n	8001992 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b02      	cmp	r3, #2
 8001884:	d107      	bne.n	8001896 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001886:	4b79      	ldr	r3, [pc, #484]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	2380      	movs	r3, #128	; 0x80
 800188c:	029b      	lsls	r3, r3, #10
 800188e:	4013      	ands	r3, r2
 8001890:	d120      	bne.n	80018d4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e0e1      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	2b03      	cmp	r3, #3
 800189c:	d107      	bne.n	80018ae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800189e:	4b73      	ldr	r3, [pc, #460]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	2380      	movs	r3, #128	; 0x80
 80018a4:	049b      	lsls	r3, r3, #18
 80018a6:	4013      	ands	r3, r2
 80018a8:	d114      	bne.n	80018d4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e0d5      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d106      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018b6:	4b6d      	ldr	r3, [pc, #436]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2204      	movs	r2, #4
 80018bc:	4013      	ands	r3, r2
 80018be:	d109      	bne.n	80018d4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e0ca      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80018c4:	4b69      	ldr	r3, [pc, #420]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	2380      	movs	r3, #128	; 0x80
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	4013      	ands	r3, r2
 80018ce:	d101      	bne.n	80018d4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e0c2      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018d4:	4b65      	ldr	r3, [pc, #404]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	2203      	movs	r2, #3
 80018da:	4393      	bics	r3, r2
 80018dc:	0019      	movs	r1, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	4b62      	ldr	r3, [pc, #392]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 80018e4:	430a      	orrs	r2, r1
 80018e6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018e8:	f7ff f864 	bl	80009b4 <HAL_GetTick>
 80018ec:	0003      	movs	r3, r0
 80018ee:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d111      	bne.n	800191c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80018f8:	e009      	b.n	800190e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018fa:	f7ff f85b 	bl	80009b4 <HAL_GetTick>
 80018fe:	0002      	movs	r2, r0
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	4a58      	ldr	r2, [pc, #352]	; (8001a68 <HAL_RCC_ClockConfig+0x274>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d901      	bls.n	800190e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e0a5      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800190e:	4b57      	ldr	r3, [pc, #348]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	220c      	movs	r2, #12
 8001914:	4013      	ands	r3, r2
 8001916:	2b08      	cmp	r3, #8
 8001918:	d1ef      	bne.n	80018fa <HAL_RCC_ClockConfig+0x106>
 800191a:	e03a      	b.n	8001992 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2b03      	cmp	r3, #3
 8001922:	d111      	bne.n	8001948 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001924:	e009      	b.n	800193a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001926:	f7ff f845 	bl	80009b4 <HAL_GetTick>
 800192a:	0002      	movs	r2, r0
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	4a4d      	ldr	r2, [pc, #308]	; (8001a68 <HAL_RCC_ClockConfig+0x274>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d901      	bls.n	800193a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e08f      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800193a:	4b4c      	ldr	r3, [pc, #304]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	220c      	movs	r2, #12
 8001940:	4013      	ands	r3, r2
 8001942:	2b0c      	cmp	r3, #12
 8001944:	d1ef      	bne.n	8001926 <HAL_RCC_ClockConfig+0x132>
 8001946:	e024      	b.n	8001992 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d11b      	bne.n	8001988 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001950:	e009      	b.n	8001966 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001952:	f7ff f82f 	bl	80009b4 <HAL_GetTick>
 8001956:	0002      	movs	r2, r0
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	4a42      	ldr	r2, [pc, #264]	; (8001a68 <HAL_RCC_ClockConfig+0x274>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e079      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001966:	4b41      	ldr	r3, [pc, #260]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	220c      	movs	r2, #12
 800196c:	4013      	ands	r3, r2
 800196e:	2b04      	cmp	r3, #4
 8001970:	d1ef      	bne.n	8001952 <HAL_RCC_ClockConfig+0x15e>
 8001972:	e00e      	b.n	8001992 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001974:	f7ff f81e 	bl	80009b4 <HAL_GetTick>
 8001978:	0002      	movs	r2, r0
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	4a3a      	ldr	r2, [pc, #232]	; (8001a68 <HAL_RCC_ClockConfig+0x274>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e068      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001988:	4b38      	ldr	r3, [pc, #224]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	220c      	movs	r2, #12
 800198e:	4013      	ands	r3, r2
 8001990:	d1f0      	bne.n	8001974 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001992:	4b34      	ldr	r3, [pc, #208]	; (8001a64 <HAL_RCC_ClockConfig+0x270>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2201      	movs	r2, #1
 8001998:	4013      	ands	r3, r2
 800199a:	683a      	ldr	r2, [r7, #0]
 800199c:	429a      	cmp	r2, r3
 800199e:	d21e      	bcs.n	80019de <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019a0:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <HAL_RCC_ClockConfig+0x270>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2201      	movs	r2, #1
 80019a6:	4393      	bics	r3, r2
 80019a8:	0019      	movs	r1, r3
 80019aa:	4b2e      	ldr	r3, [pc, #184]	; (8001a64 <HAL_RCC_ClockConfig+0x270>)
 80019ac:	683a      	ldr	r2, [r7, #0]
 80019ae:	430a      	orrs	r2, r1
 80019b0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019b2:	f7fe ffff 	bl	80009b4 <HAL_GetTick>
 80019b6:	0003      	movs	r3, r0
 80019b8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ba:	e009      	b.n	80019d0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019bc:	f7fe fffa 	bl	80009b4 <HAL_GetTick>
 80019c0:	0002      	movs	r2, r0
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	4a28      	ldr	r2, [pc, #160]	; (8001a68 <HAL_RCC_ClockConfig+0x274>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d901      	bls.n	80019d0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e044      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d0:	4b24      	ldr	r3, [pc, #144]	; (8001a64 <HAL_RCC_ClockConfig+0x270>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2201      	movs	r2, #1
 80019d6:	4013      	ands	r3, r2
 80019d8:	683a      	ldr	r2, [r7, #0]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d1ee      	bne.n	80019bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2204      	movs	r2, #4
 80019e4:	4013      	ands	r3, r2
 80019e6:	d009      	beq.n	80019fc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019e8:	4b20      	ldr	r3, [pc, #128]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	4a20      	ldr	r2, [pc, #128]	; (8001a70 <HAL_RCC_ClockConfig+0x27c>)
 80019ee:	4013      	ands	r3, r2
 80019f0:	0019      	movs	r1, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	68da      	ldr	r2, [r3, #12]
 80019f6:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 80019f8:	430a      	orrs	r2, r1
 80019fa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2208      	movs	r2, #8
 8001a02:	4013      	ands	r3, r2
 8001a04:	d00a      	beq.n	8001a1c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a06:	4b19      	ldr	r3, [pc, #100]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	4a1a      	ldr	r2, [pc, #104]	; (8001a74 <HAL_RCC_ClockConfig+0x280>)
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	0019      	movs	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	00da      	lsls	r2, r3, #3
 8001a16:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a1c:	f000 f832 	bl	8001a84 <HAL_RCC_GetSysClockFreq>
 8001a20:	0001      	movs	r1, r0
 8001a22:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <HAL_RCC_ClockConfig+0x278>)
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	091b      	lsrs	r3, r3, #4
 8001a28:	220f      	movs	r2, #15
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	4a12      	ldr	r2, [pc, #72]	; (8001a78 <HAL_RCC_ClockConfig+0x284>)
 8001a2e:	5cd3      	ldrb	r3, [r2, r3]
 8001a30:	000a      	movs	r2, r1
 8001a32:	40da      	lsrs	r2, r3
 8001a34:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <HAL_RCC_ClockConfig+0x288>)
 8001a36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a38:	4b11      	ldr	r3, [pc, #68]	; (8001a80 <HAL_RCC_ClockConfig+0x28c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	250b      	movs	r5, #11
 8001a3e:	197c      	adds	r4, r7, r5
 8001a40:	0018      	movs	r0, r3
 8001a42:	f7fe ff71 	bl	8000928 <HAL_InitTick>
 8001a46:	0003      	movs	r3, r0
 8001a48:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001a4a:	197b      	adds	r3, r7, r5
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d002      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001a52:	197b      	adds	r3, r7, r5
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	e000      	b.n	8001a5a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b004      	add	sp, #16
 8001a60:	bdb0      	pop	{r4, r5, r7, pc}
 8001a62:	46c0      	nop			; (mov r8, r8)
 8001a64:	40022000 	.word	0x40022000
 8001a68:	00001388 	.word	0x00001388
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	fffff8ff 	.word	0xfffff8ff
 8001a74:	ffffc7ff 	.word	0xffffc7ff
 8001a78:	080038c8 	.word	0x080038c8
 8001a7c:	20000000 	.word	0x20000000
 8001a80:	20000004 	.word	0x20000004

08001a84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a84:	b5b0      	push	{r4, r5, r7, lr}
 8001a86:	b08e      	sub	sp, #56	; 0x38
 8001a88:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001a8a:	4b4c      	ldr	r3, [pc, #304]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a92:	230c      	movs	r3, #12
 8001a94:	4013      	ands	r3, r2
 8001a96:	2b0c      	cmp	r3, #12
 8001a98:	d014      	beq.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x40>
 8001a9a:	d900      	bls.n	8001a9e <HAL_RCC_GetSysClockFreq+0x1a>
 8001a9c:	e07b      	b.n	8001b96 <HAL_RCC_GetSysClockFreq+0x112>
 8001a9e:	2b04      	cmp	r3, #4
 8001aa0:	d002      	beq.n	8001aa8 <HAL_RCC_GetSysClockFreq+0x24>
 8001aa2:	2b08      	cmp	r3, #8
 8001aa4:	d00b      	beq.n	8001abe <HAL_RCC_GetSysClockFreq+0x3a>
 8001aa6:	e076      	b.n	8001b96 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001aa8:	4b44      	ldr	r3, [pc, #272]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2210      	movs	r2, #16
 8001aae:	4013      	ands	r3, r2
 8001ab0:	d002      	beq.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001ab2:	4b43      	ldr	r3, [pc, #268]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001ab4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001ab6:	e07c      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001ab8:	4b42      	ldr	r3, [pc, #264]	; (8001bc4 <HAL_RCC_GetSysClockFreq+0x140>)
 8001aba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001abc:	e079      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001abe:	4b42      	ldr	r3, [pc, #264]	; (8001bc8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001ac0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ac2:	e076      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac6:	0c9a      	lsrs	r2, r3, #18
 8001ac8:	230f      	movs	r3, #15
 8001aca:	401a      	ands	r2, r3
 8001acc:	4b3f      	ldr	r3, [pc, #252]	; (8001bcc <HAL_RCC_GetSysClockFreq+0x148>)
 8001ace:	5c9b      	ldrb	r3, [r3, r2]
 8001ad0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad4:	0d9a      	lsrs	r2, r3, #22
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	4013      	ands	r3, r2
 8001ada:	3301      	adds	r3, #1
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ade:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8001ae0:	68da      	ldr	r2, [r3, #12]
 8001ae2:	2380      	movs	r3, #128	; 0x80
 8001ae4:	025b      	lsls	r3, r3, #9
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d01a      	beq.n	8001b20 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aec:	61bb      	str	r3, [r7, #24]
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
 8001af2:	4a35      	ldr	r2, [pc, #212]	; (8001bc8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001af4:	2300      	movs	r3, #0
 8001af6:	69b8      	ldr	r0, [r7, #24]
 8001af8:	69f9      	ldr	r1, [r7, #28]
 8001afa:	f7fe fbb1 	bl	8000260 <__aeabi_lmul>
 8001afe:	0002      	movs	r2, r0
 8001b00:	000b      	movs	r3, r1
 8001b02:	0010      	movs	r0, r2
 8001b04:	0019      	movs	r1, r3
 8001b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	f7fe fb85 	bl	8000220 <__aeabi_uldivmod>
 8001b16:	0002      	movs	r2, r0
 8001b18:	000b      	movs	r3, r1
 8001b1a:	0013      	movs	r3, r2
 8001b1c:	637b      	str	r3, [r7, #52]	; 0x34
 8001b1e:	e037      	b.n	8001b90 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001b20:	4b26      	ldr	r3, [pc, #152]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2210      	movs	r2, #16
 8001b26:	4013      	ands	r3, r2
 8001b28:	d01a      	beq.n	8001b60 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	4a23      	ldr	r2, [pc, #140]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001b34:	2300      	movs	r3, #0
 8001b36:	68b8      	ldr	r0, [r7, #8]
 8001b38:	68f9      	ldr	r1, [r7, #12]
 8001b3a:	f7fe fb91 	bl	8000260 <__aeabi_lmul>
 8001b3e:	0002      	movs	r2, r0
 8001b40:	000b      	movs	r3, r1
 8001b42:	0010      	movs	r0, r2
 8001b44:	0019      	movs	r1, r3
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	603b      	str	r3, [r7, #0]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f7fe fb65 	bl	8000220 <__aeabi_uldivmod>
 8001b56:	0002      	movs	r2, r0
 8001b58:	000b      	movs	r3, r1
 8001b5a:	0013      	movs	r3, r2
 8001b5c:	637b      	str	r3, [r7, #52]	; 0x34
 8001b5e:	e017      	b.n	8001b90 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b62:	0018      	movs	r0, r3
 8001b64:	2300      	movs	r3, #0
 8001b66:	0019      	movs	r1, r3
 8001b68:	4a16      	ldr	r2, [pc, #88]	; (8001bc4 <HAL_RCC_GetSysClockFreq+0x140>)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	f7fe fb78 	bl	8000260 <__aeabi_lmul>
 8001b70:	0002      	movs	r2, r0
 8001b72:	000b      	movs	r3, r1
 8001b74:	0010      	movs	r0, r2
 8001b76:	0019      	movs	r1, r3
 8001b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7a:	001c      	movs	r4, r3
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	001d      	movs	r5, r3
 8001b80:	0022      	movs	r2, r4
 8001b82:	002b      	movs	r3, r5
 8001b84:	f7fe fb4c 	bl	8000220 <__aeabi_uldivmod>
 8001b88:	0002      	movs	r2, r0
 8001b8a:	000b      	movs	r3, r1
 8001b8c:	0013      	movs	r3, r2
 8001b8e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b92:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b94:	e00d      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001b96:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x138>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	0b5b      	lsrs	r3, r3, #13
 8001b9c:	2207      	movs	r2, #7
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ba2:	6a3b      	ldr	r3, [r7, #32]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	2280      	movs	r2, #128	; 0x80
 8001ba8:	0212      	lsls	r2, r2, #8
 8001baa:	409a      	lsls	r2, r3
 8001bac:	0013      	movs	r3, r2
 8001bae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bb0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	b00e      	add	sp, #56	; 0x38
 8001bba:	bdb0      	pop	{r4, r5, r7, pc}
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	003d0900 	.word	0x003d0900
 8001bc4:	00f42400 	.word	0x00f42400
 8001bc8:	007a1200 	.word	0x007a1200
 8001bcc:	080038e0 	.word	0x080038e0

08001bd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bd4:	4b02      	ldr	r3, [pc, #8]	; (8001be0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
}
 8001bd8:	0018      	movs	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	20000000 	.word	0x20000000

08001be4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001be8:	f7ff fff2 	bl	8001bd0 <HAL_RCC_GetHCLKFreq>
 8001bec:	0001      	movs	r1, r0
 8001bee:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	0a1b      	lsrs	r3, r3, #8
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	4a04      	ldr	r2, [pc, #16]	; (8001c0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001bfa:	5cd3      	ldrb	r3, [r2, r3]
 8001bfc:	40d9      	lsrs	r1, r3
 8001bfe:	000b      	movs	r3, r1
}
 8001c00:	0018      	movs	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	46c0      	nop			; (mov r8, r8)
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	080038d8 	.word	0x080038d8

08001c10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c14:	f7ff ffdc 	bl	8001bd0 <HAL_RCC_GetHCLKFreq>
 8001c18:	0001      	movs	r1, r0
 8001c1a:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	0adb      	lsrs	r3, r3, #11
 8001c20:	2207      	movs	r2, #7
 8001c22:	4013      	ands	r3, r2
 8001c24:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001c26:	5cd3      	ldrb	r3, [r2, r3]
 8001c28:	40d9      	lsrs	r1, r3
 8001c2a:	000b      	movs	r3, r1
}
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	40021000 	.word	0x40021000
 8001c38:	080038d8 	.word	0x080038d8

08001c3c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001c44:	2317      	movs	r3, #23
 8001c46:	18fb      	adds	r3, r7, r3
 8001c48:	2200      	movs	r2, #0
 8001c4a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2220      	movs	r2, #32
 8001c52:	4013      	ands	r3, r2
 8001c54:	d106      	bne.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	2380      	movs	r3, #128	; 0x80
 8001c5c:	011b      	lsls	r3, r3, #4
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d100      	bne.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001c62:	e104      	b.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c64:	4bb9      	ldr	r3, [pc, #740]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	055b      	lsls	r3, r3, #21
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d10a      	bne.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c70:	4bb6      	ldr	r3, [pc, #728]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c74:	4bb5      	ldr	r3, [pc, #724]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c76:	2180      	movs	r1, #128	; 0x80
 8001c78:	0549      	lsls	r1, r1, #21
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001c7e:	2317      	movs	r3, #23
 8001c80:	18fb      	adds	r3, r7, r3
 8001c82:	2201      	movs	r2, #1
 8001c84:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c86:	4bb2      	ldr	r3, [pc, #712]	; (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	2380      	movs	r3, #128	; 0x80
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d11a      	bne.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c92:	4baf      	ldr	r3, [pc, #700]	; (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	4bae      	ldr	r3, [pc, #696]	; (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001c98:	2180      	movs	r1, #128	; 0x80
 8001c9a:	0049      	lsls	r1, r1, #1
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ca0:	f7fe fe88 	bl	80009b4 <HAL_GetTick>
 8001ca4:	0003      	movs	r3, r0
 8001ca6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca8:	e008      	b.n	8001cbc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001caa:	f7fe fe83 	bl	80009b4 <HAL_GetTick>
 8001cae:	0002      	movs	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b64      	cmp	r3, #100	; 0x64
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e143      	b.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cbc:	4ba4      	ldr	r3, [pc, #656]	; (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	2380      	movs	r3, #128	; 0x80
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d0f0      	beq.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001cc8:	4ba0      	ldr	r3, [pc, #640]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	23c0      	movs	r3, #192	; 0xc0
 8001cce:	039b      	lsls	r3, r3, #14
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	23c0      	movs	r3, #192	; 0xc0
 8001cda:	039b      	lsls	r3, r3, #14
 8001cdc:	4013      	ands	r3, r2
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d107      	bne.n	8001cf4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	23c0      	movs	r3, #192	; 0xc0
 8001cea:	039b      	lsls	r3, r3, #14
 8001cec:	4013      	ands	r3, r2
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d013      	beq.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	23c0      	movs	r3, #192	; 0xc0
 8001cfa:	029b      	lsls	r3, r3, #10
 8001cfc:	401a      	ands	r2, r3
 8001cfe:	23c0      	movs	r3, #192	; 0xc0
 8001d00:	029b      	lsls	r3, r3, #10
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d10a      	bne.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001d06:	4b91      	ldr	r3, [pc, #580]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	2380      	movs	r3, #128	; 0x80
 8001d0c:	029b      	lsls	r3, r3, #10
 8001d0e:	401a      	ands	r2, r3
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	029b      	lsls	r3, r3, #10
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d101      	bne.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e113      	b.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001d1c:	4b8b      	ldr	r3, [pc, #556]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d1e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d20:	23c0      	movs	r3, #192	; 0xc0
 8001d22:	029b      	lsls	r3, r3, #10
 8001d24:	4013      	ands	r3, r2
 8001d26:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d049      	beq.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	23c0      	movs	r3, #192	; 0xc0
 8001d34:	029b      	lsls	r3, r3, #10
 8001d36:	4013      	ands	r3, r2
 8001d38:	68fa      	ldr	r2, [r7, #12]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d004      	beq.n	8001d48 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2220      	movs	r2, #32
 8001d44:	4013      	ands	r3, r2
 8001d46:	d10d      	bne.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689a      	ldr	r2, [r3, #8]
 8001d4c:	23c0      	movs	r3, #192	; 0xc0
 8001d4e:	029b      	lsls	r3, r3, #10
 8001d50:	4013      	ands	r3, r2
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d034      	beq.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	2380      	movs	r3, #128	; 0x80
 8001d5e:	011b      	lsls	r3, r3, #4
 8001d60:	4013      	ands	r3, r2
 8001d62:	d02e      	beq.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001d64:	4b79      	ldr	r3, [pc, #484]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d68:	4a7a      	ldr	r2, [pc, #488]	; (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d6e:	4b77      	ldr	r3, [pc, #476]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d72:	4b76      	ldr	r3, [pc, #472]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d74:	2180      	movs	r1, #128	; 0x80
 8001d76:	0309      	lsls	r1, r1, #12
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d7c:	4b73      	ldr	r3, [pc, #460]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d80:	4b72      	ldr	r3, [pc, #456]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d82:	4975      	ldr	r1, [pc, #468]	; (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8001d84:	400a      	ands	r2, r1
 8001d86:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001d88:	4b70      	ldr	r3, [pc, #448]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	2380      	movs	r3, #128	; 0x80
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	4013      	ands	r3, r2
 8001d96:	d014      	beq.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d98:	f7fe fe0c 	bl	80009b4 <HAL_GetTick>
 8001d9c:	0003      	movs	r3, r0
 8001d9e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001da0:	e009      	b.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001da2:	f7fe fe07 	bl	80009b4 <HAL_GetTick>
 8001da6:	0002      	movs	r2, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	4a6b      	ldr	r2, [pc, #428]	; (8001f5c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e0c6      	b.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001db6:	4b65      	ldr	r3, [pc, #404]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001db8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d0ef      	beq.n	8001da2 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	2380      	movs	r3, #128	; 0x80
 8001dc8:	011b      	lsls	r3, r3, #4
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d01f      	beq.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689a      	ldr	r2, [r3, #8]
 8001dd2:	23c0      	movs	r3, #192	; 0xc0
 8001dd4:	029b      	lsls	r3, r3, #10
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	23c0      	movs	r3, #192	; 0xc0
 8001dda:	029b      	lsls	r3, r3, #10
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d10c      	bne.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001de0:	4b5a      	ldr	r3, [pc, #360]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a5e      	ldr	r2, [pc, #376]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8001de6:	4013      	ands	r3, r2
 8001de8:	0019      	movs	r1, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	23c0      	movs	r3, #192	; 0xc0
 8001df0:	039b      	lsls	r3, r3, #14
 8001df2:	401a      	ands	r2, r3
 8001df4:	4b55      	ldr	r3, [pc, #340]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001df6:	430a      	orrs	r2, r1
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	4b54      	ldr	r3, [pc, #336]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001dfc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689a      	ldr	r2, [r3, #8]
 8001e02:	23c0      	movs	r3, #192	; 0xc0
 8001e04:	029b      	lsls	r3, r3, #10
 8001e06:	401a      	ands	r2, r3
 8001e08:	4b50      	ldr	r3, [pc, #320]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2220      	movs	r2, #32
 8001e14:	4013      	ands	r3, r2
 8001e16:	d01f      	beq.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	23c0      	movs	r3, #192	; 0xc0
 8001e1e:	029b      	lsls	r3, r3, #10
 8001e20:	401a      	ands	r2, r3
 8001e22:	23c0      	movs	r3, #192	; 0xc0
 8001e24:	029b      	lsls	r3, r3, #10
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d10c      	bne.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001e2a:	4b48      	ldr	r3, [pc, #288]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a4c      	ldr	r2, [pc, #304]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	0019      	movs	r1, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	23c0      	movs	r3, #192	; 0xc0
 8001e3a:	039b      	lsls	r3, r3, #14
 8001e3c:	401a      	ands	r2, r3
 8001e3e:	4b43      	ldr	r3, [pc, #268]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e40:	430a      	orrs	r2, r1
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	4b41      	ldr	r3, [pc, #260]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e46:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	23c0      	movs	r3, #192	; 0xc0
 8001e4e:	029b      	lsls	r3, r3, #10
 8001e50:	401a      	ands	r2, r3
 8001e52:	4b3e      	ldr	r3, [pc, #248]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e54:	430a      	orrs	r2, r1
 8001e56:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e58:	2317      	movs	r3, #23
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d105      	bne.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e62:	4b3a      	ldr	r3, [pc, #232]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e66:	4b39      	ldr	r3, [pc, #228]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e68:	493e      	ldr	r1, [pc, #248]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001e6a:	400a      	ands	r2, r1
 8001e6c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2201      	movs	r2, #1
 8001e74:	4013      	ands	r3, r2
 8001e76:	d009      	beq.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e78:	4b34      	ldr	r3, [pc, #208]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e7c:	2203      	movs	r2, #3
 8001e7e:	4393      	bics	r3, r2
 8001e80:	0019      	movs	r1, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	68da      	ldr	r2, [r3, #12]
 8001e86:	4b31      	ldr	r3, [pc, #196]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2202      	movs	r2, #2
 8001e92:	4013      	ands	r3, r2
 8001e94:	d009      	beq.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001e96:	4b2d      	ldr	r3, [pc, #180]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9a:	220c      	movs	r2, #12
 8001e9c:	4393      	bics	r3, r2
 8001e9e:	0019      	movs	r1, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	691a      	ldr	r2, [r3, #16]
 8001ea4:	4b29      	ldr	r3, [pc, #164]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2204      	movs	r2, #4
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d009      	beq.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001eb4:	4b25      	ldr	r3, [pc, #148]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb8:	4a2b      	ldr	r2, [pc, #172]	; (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8001eba:	4013      	ands	r3, r2
 8001ebc:	0019      	movs	r1, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	4b22      	ldr	r3, [pc, #136]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2208      	movs	r2, #8
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d009      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ed2:	4b1e      	ldr	r3, [pc, #120]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ed6:	4a25      	ldr	r2, [pc, #148]	; (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	0019      	movs	r1, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	699a      	ldr	r2, [r3, #24]
 8001ee0:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	2380      	movs	r3, #128	; 0x80
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d009      	beq.n	8001f06 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001ef2:	4b16      	ldr	r3, [pc, #88]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef6:	4a17      	ldr	r2, [pc, #92]	; (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69da      	ldr	r2, [r3, #28]
 8001f00:	4b12      	ldr	r3, [pc, #72]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001f02:	430a      	orrs	r2, r1
 8001f04:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2240      	movs	r2, #64	; 0x40
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d009      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f10:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f14:	4a16      	ldr	r2, [pc, #88]	; (8001f70 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8001f16:	4013      	ands	r3, r2
 8001f18:	0019      	movs	r1, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001f20:	430a      	orrs	r2, r1
 8001f22:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2280      	movs	r2, #128	; 0x80
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d009      	beq.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001f2e:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f32:	4a10      	ldr	r2, [pc, #64]	; (8001f74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001f34:	4013      	ands	r3, r2
 8001f36:	0019      	movs	r1, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1a      	ldr	r2, [r3, #32]
 8001f3c:	4b03      	ldr	r3, [pc, #12]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	0018      	movs	r0, r3
 8001f46:	46bd      	mov	sp, r7
 8001f48:	b006      	add	sp, #24
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40007000 	.word	0x40007000
 8001f54:	fffcffff 	.word	0xfffcffff
 8001f58:	fff7ffff 	.word	0xfff7ffff
 8001f5c:	00001388 	.word	0x00001388
 8001f60:	ffcfffff 	.word	0xffcfffff
 8001f64:	efffffff 	.word	0xefffffff
 8001f68:	fffff3ff 	.word	0xfffff3ff
 8001f6c:	ffffcfff 	.word	0xffffcfff
 8001f70:	fbffffff 	.word	0xfbffffff
 8001f74:	fff3ffff 	.word	0xfff3ffff

08001f78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e044      	b.n	8002014 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d107      	bne.n	8001fa2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2278      	movs	r2, #120	; 0x78
 8001f96:	2100      	movs	r1, #0
 8001f98:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f7fe fc2d 	bl	80007fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2224      	movs	r2, #36	; 0x24
 8001fa6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	438a      	bics	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	0018      	movs	r0, r3
 8001fbc:	f000 fbf4 	bl	80027a8 <UART_SetConfig>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e024      	b.n	8002014 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	f000 fe85 	bl	8002ce4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685a      	ldr	r2, [r3, #4]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	490d      	ldr	r1, [pc, #52]	; (800201c <HAL_UART_Init+0xa4>)
 8001fe6:	400a      	ands	r2, r1
 8001fe8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	212a      	movs	r1, #42	; 0x2a
 8001ff6:	438a      	bics	r2, r1
 8001ff8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2101      	movs	r1, #1
 8002006:	430a      	orrs	r2, r1
 8002008:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	0018      	movs	r0, r3
 800200e:	f000 ff1d 	bl	8002e4c <UART_CheckIdleState>
 8002012:	0003      	movs	r3, r0
}
 8002014:	0018      	movs	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	b002      	add	sp, #8
 800201a:	bd80      	pop	{r7, pc}
 800201c:	ffffb7ff 	.word	0xffffb7ff

08002020 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b088      	sub	sp, #32
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	1dbb      	adds	r3, r7, #6
 800202c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002032:	2b20      	cmp	r3, #32
 8002034:	d15b      	bne.n	80020ee <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <HAL_UART_Transmit_IT+0x24>
 800203c:	1dbb      	adds	r3, r7, #6
 800203e:	881b      	ldrh	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e053      	b.n	80020f0 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	2380      	movs	r3, #128	; 0x80
 800204e:	015b      	lsls	r3, r3, #5
 8002050:	429a      	cmp	r2, r3
 8002052:	d109      	bne.n	8002068 <HAL_UART_Transmit_IT+0x48>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d105      	bne.n	8002068 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	2201      	movs	r2, #1
 8002060:	4013      	ands	r3, r2
 8002062:	d001      	beq.n	8002068 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e043      	b.n	80020f0 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	1dba      	adds	r2, r7, #6
 8002072:	2150      	movs	r1, #80	; 0x50
 8002074:	8812      	ldrh	r2, [r2, #0]
 8002076:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	1dba      	adds	r2, r7, #6
 800207c:	2152      	movs	r1, #82	; 0x52
 800207e:	8812      	ldrh	r2, [r2, #0]
 8002080:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2200      	movs	r2, #0
 8002086:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2284      	movs	r2, #132	; 0x84
 800208c:	2100      	movs	r1, #0
 800208e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2221      	movs	r2, #33	; 0x21
 8002094:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	689a      	ldr	r2, [r3, #8]
 800209a:	2380      	movs	r3, #128	; 0x80
 800209c:	015b      	lsls	r3, r3, #5
 800209e:	429a      	cmp	r2, r3
 80020a0:	d107      	bne.n	80020b2 <HAL_UART_Transmit_IT+0x92>
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d103      	bne.n	80020b2 <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4a12      	ldr	r2, [pc, #72]	; (80020f8 <HAL_UART_Transmit_IT+0xd8>)
 80020ae:	66da      	str	r2, [r3, #108]	; 0x6c
 80020b0:	e002      	b.n	80020b8 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	4a11      	ldr	r2, [pc, #68]	; (80020fc <HAL_UART_Transmit_IT+0xdc>)
 80020b6:	66da      	str	r2, [r3, #108]	; 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020b8:	f3ef 8310 	mrs	r3, PRIMASK
 80020bc:	613b      	str	r3, [r7, #16]
  return(result);
 80020be:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80020c0:	61fb      	str	r3, [r7, #28]
 80020c2:	2301      	movs	r3, #1
 80020c4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	f383 8810 	msr	PRIMASK, r3
}
 80020cc:	46c0      	nop			; (mov r8, r8)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2180      	movs	r1, #128	; 0x80
 80020da:	430a      	orrs	r2, r1
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	f383 8810 	msr	PRIMASK, r3
}
 80020e8:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e000      	b.n	80020f0 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 80020ee:	2302      	movs	r3, #2
  }
}
 80020f0:	0018      	movs	r0, r3
 80020f2:	46bd      	mov	sp, r7
 80020f4:	b008      	add	sp, #32
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	080033ad 	.word	0x080033ad
 80020fc:	080032fb 	.word	0x080032fb

08002100 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	1dbb      	adds	r3, r7, #6
 800210c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2280      	movs	r2, #128	; 0x80
 8002112:	589b      	ldr	r3, [r3, r2]
 8002114:	2b20      	cmp	r3, #32
 8002116:	d14a      	bne.n	80021ae <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_UART_Receive_IT+0x26>
 800211e:	1dbb      	adds	r3, r7, #6
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e042      	b.n	80021b0 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	2380      	movs	r3, #128	; 0x80
 8002130:	015b      	lsls	r3, r3, #5
 8002132:	429a      	cmp	r2, r3
 8002134:	d109      	bne.n	800214a <HAL_UART_Receive_IT+0x4a>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d105      	bne.n	800214a <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	2201      	movs	r2, #1
 8002142:	4013      	ands	r3, r2
 8002144:	d001      	beq.n	800214a <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e032      	b.n	80021b0 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a18      	ldr	r2, [pc, #96]	; (80021b8 <HAL_UART_Receive_IT+0xb8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d020      	beq.n	800219c <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	2380      	movs	r3, #128	; 0x80
 8002162:	041b      	lsls	r3, r3, #16
 8002164:	4013      	ands	r3, r2
 8002166:	d019      	beq.n	800219c <HAL_UART_Receive_IT+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002168:	f3ef 8310 	mrs	r3, PRIMASK
 800216c:	613b      	str	r3, [r7, #16]
  return(result);
 800216e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002170:	61fb      	str	r3, [r7, #28]
 8002172:	2301      	movs	r3, #1
 8002174:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	f383 8810 	msr	PRIMASK, r3
}
 800217c:	46c0      	nop			; (mov r8, r8)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2180      	movs	r1, #128	; 0x80
 800218a:	04c9      	lsls	r1, r1, #19
 800218c:	430a      	orrs	r2, r1
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	f383 8810 	msr	PRIMASK, r3
}
 800219a:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800219c:	1dbb      	adds	r3, r7, #6
 800219e:	881a      	ldrh	r2, [r3, #0]
 80021a0:	68b9      	ldr	r1, [r7, #8]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	0018      	movs	r0, r3
 80021a6:	f000 ff63 	bl	8003070 <UART_Start_Receive_IT>
 80021aa:	0003      	movs	r3, r0
 80021ac:	e000      	b.n	80021b0 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 80021ae:	2302      	movs	r3, #2
  }
}
 80021b0:	0018      	movs	r0, r3
 80021b2:	46bd      	mov	sp, r7
 80021b4:	b008      	add	sp, #32
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40004800 	.word	0x40004800

080021bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80021bc:	b590      	push	{r4, r7, lr}
 80021be:	b0ab      	sub	sp, #172	; 0xac
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	22a4      	movs	r2, #164	; 0xa4
 80021cc:	18b9      	adds	r1, r7, r2
 80021ce:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	20a0      	movs	r0, #160	; 0xa0
 80021d8:	1839      	adds	r1, r7, r0
 80021da:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	219c      	movs	r1, #156	; 0x9c
 80021e4:	1879      	adds	r1, r7, r1
 80021e6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80021e8:	0011      	movs	r1, r2
 80021ea:	18bb      	adds	r3, r7, r2
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a99      	ldr	r2, [pc, #612]	; (8002454 <HAL_UART_IRQHandler+0x298>)
 80021f0:	4013      	ands	r3, r2
 80021f2:	2298      	movs	r2, #152	; 0x98
 80021f4:	18bc      	adds	r4, r7, r2
 80021f6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80021f8:	18bb      	adds	r3, r7, r2
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d114      	bne.n	800222a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002200:	187b      	adds	r3, r7, r1
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2220      	movs	r2, #32
 8002206:	4013      	ands	r3, r2
 8002208:	d00f      	beq.n	800222a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800220a:	183b      	adds	r3, r7, r0
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2220      	movs	r2, #32
 8002210:	4013      	ands	r3, r2
 8002212:	d00a      	beq.n	800222a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002218:	2b00      	cmp	r3, #0
 800221a:	d100      	bne.n	800221e <HAL_UART_IRQHandler+0x62>
 800221c:	e2a0      	b.n	8002760 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	0010      	movs	r0, r2
 8002226:	4798      	blx	r3
      }
      return;
 8002228:	e29a      	b.n	8002760 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800222a:	2398      	movs	r3, #152	; 0x98
 800222c:	18fb      	adds	r3, r7, r3
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d100      	bne.n	8002236 <HAL_UART_IRQHandler+0x7a>
 8002234:	e114      	b.n	8002460 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002236:	239c      	movs	r3, #156	; 0x9c
 8002238:	18fb      	adds	r3, r7, r3
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2201      	movs	r2, #1
 800223e:	4013      	ands	r3, r2
 8002240:	d106      	bne.n	8002250 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002242:	23a0      	movs	r3, #160	; 0xa0
 8002244:	18fb      	adds	r3, r7, r3
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a83      	ldr	r2, [pc, #524]	; (8002458 <HAL_UART_IRQHandler+0x29c>)
 800224a:	4013      	ands	r3, r2
 800224c:	d100      	bne.n	8002250 <HAL_UART_IRQHandler+0x94>
 800224e:	e107      	b.n	8002460 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002250:	23a4      	movs	r3, #164	; 0xa4
 8002252:	18fb      	adds	r3, r7, r3
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2201      	movs	r2, #1
 8002258:	4013      	ands	r3, r2
 800225a:	d012      	beq.n	8002282 <HAL_UART_IRQHandler+0xc6>
 800225c:	23a0      	movs	r3, #160	; 0xa0
 800225e:	18fb      	adds	r3, r7, r3
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	2380      	movs	r3, #128	; 0x80
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	4013      	ands	r3, r2
 8002268:	d00b      	beq.n	8002282 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2201      	movs	r2, #1
 8002270:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2284      	movs	r2, #132	; 0x84
 8002276:	589b      	ldr	r3, [r3, r2]
 8002278:	2201      	movs	r2, #1
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2184      	movs	r1, #132	; 0x84
 8002280:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002282:	23a4      	movs	r3, #164	; 0xa4
 8002284:	18fb      	adds	r3, r7, r3
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2202      	movs	r2, #2
 800228a:	4013      	ands	r3, r2
 800228c:	d011      	beq.n	80022b2 <HAL_UART_IRQHandler+0xf6>
 800228e:	239c      	movs	r3, #156	; 0x9c
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2201      	movs	r2, #1
 8002296:	4013      	ands	r3, r2
 8002298:	d00b      	beq.n	80022b2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2202      	movs	r2, #2
 80022a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2284      	movs	r2, #132	; 0x84
 80022a6:	589b      	ldr	r3, [r3, r2]
 80022a8:	2204      	movs	r2, #4
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2184      	movs	r1, #132	; 0x84
 80022b0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80022b2:	23a4      	movs	r3, #164	; 0xa4
 80022b4:	18fb      	adds	r3, r7, r3
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2204      	movs	r2, #4
 80022ba:	4013      	ands	r3, r2
 80022bc:	d011      	beq.n	80022e2 <HAL_UART_IRQHandler+0x126>
 80022be:	239c      	movs	r3, #156	; 0x9c
 80022c0:	18fb      	adds	r3, r7, r3
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2201      	movs	r2, #1
 80022c6:	4013      	ands	r3, r2
 80022c8:	d00b      	beq.n	80022e2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2204      	movs	r2, #4
 80022d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2284      	movs	r2, #132	; 0x84
 80022d6:	589b      	ldr	r3, [r3, r2]
 80022d8:	2202      	movs	r2, #2
 80022da:	431a      	orrs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2184      	movs	r1, #132	; 0x84
 80022e0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80022e2:	23a4      	movs	r3, #164	; 0xa4
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2208      	movs	r2, #8
 80022ea:	4013      	ands	r3, r2
 80022ec:	d017      	beq.n	800231e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80022ee:	23a0      	movs	r3, #160	; 0xa0
 80022f0:	18fb      	adds	r3, r7, r3
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2220      	movs	r2, #32
 80022f6:	4013      	ands	r3, r2
 80022f8:	d105      	bne.n	8002306 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80022fa:	239c      	movs	r3, #156	; 0x9c
 80022fc:	18fb      	adds	r3, r7, r3
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2201      	movs	r2, #1
 8002302:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002304:	d00b      	beq.n	800231e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2208      	movs	r2, #8
 800230c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2284      	movs	r2, #132	; 0x84
 8002312:	589b      	ldr	r3, [r3, r2]
 8002314:	2208      	movs	r2, #8
 8002316:	431a      	orrs	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2184      	movs	r1, #132	; 0x84
 800231c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800231e:	23a4      	movs	r3, #164	; 0xa4
 8002320:	18fb      	adds	r3, r7, r3
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	2380      	movs	r3, #128	; 0x80
 8002326:	011b      	lsls	r3, r3, #4
 8002328:	4013      	ands	r3, r2
 800232a:	d013      	beq.n	8002354 <HAL_UART_IRQHandler+0x198>
 800232c:	23a0      	movs	r3, #160	; 0xa0
 800232e:	18fb      	adds	r3, r7, r3
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	2380      	movs	r3, #128	; 0x80
 8002334:	04db      	lsls	r3, r3, #19
 8002336:	4013      	ands	r3, r2
 8002338:	d00c      	beq.n	8002354 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2280      	movs	r2, #128	; 0x80
 8002340:	0112      	lsls	r2, r2, #4
 8002342:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2284      	movs	r2, #132	; 0x84
 8002348:	589b      	ldr	r3, [r3, r2]
 800234a:	2220      	movs	r2, #32
 800234c:	431a      	orrs	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2184      	movs	r1, #132	; 0x84
 8002352:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2284      	movs	r2, #132	; 0x84
 8002358:	589b      	ldr	r3, [r3, r2]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d100      	bne.n	8002360 <HAL_UART_IRQHandler+0x1a4>
 800235e:	e201      	b.n	8002764 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002360:	23a4      	movs	r3, #164	; 0xa4
 8002362:	18fb      	adds	r3, r7, r3
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2220      	movs	r2, #32
 8002368:	4013      	ands	r3, r2
 800236a:	d00e      	beq.n	800238a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800236c:	23a0      	movs	r3, #160	; 0xa0
 800236e:	18fb      	adds	r3, r7, r3
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2220      	movs	r2, #32
 8002374:	4013      	ands	r3, r2
 8002376:	d008      	beq.n	800238a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800237c:	2b00      	cmp	r3, #0
 800237e:	d004      	beq.n	800238a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	0010      	movs	r0, r2
 8002388:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2284      	movs	r2, #132	; 0x84
 800238e:	589b      	ldr	r3, [r3, r2]
 8002390:	2194      	movs	r1, #148	; 0x94
 8002392:	187a      	adds	r2, r7, r1
 8002394:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	2240      	movs	r2, #64	; 0x40
 800239e:	4013      	ands	r3, r2
 80023a0:	2b40      	cmp	r3, #64	; 0x40
 80023a2:	d004      	beq.n	80023ae <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80023a4:	187b      	adds	r3, r7, r1
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2228      	movs	r2, #40	; 0x28
 80023aa:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80023ac:	d047      	beq.n	800243e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	0018      	movs	r0, r3
 80023b2:	f000 ff27 	bl	8003204 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	2240      	movs	r2, #64	; 0x40
 80023be:	4013      	ands	r3, r2
 80023c0:	2b40      	cmp	r3, #64	; 0x40
 80023c2:	d137      	bne.n	8002434 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023c4:	f3ef 8310 	mrs	r3, PRIMASK
 80023c8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80023ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023cc:	2090      	movs	r0, #144	; 0x90
 80023ce:	183a      	adds	r2, r7, r0
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	2301      	movs	r3, #1
 80023d4:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023d8:	f383 8810 	msr	PRIMASK, r3
}
 80023dc:	46c0      	nop			; (mov r8, r8)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2140      	movs	r1, #64	; 0x40
 80023ea:	438a      	bics	r2, r1
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	183b      	adds	r3, r7, r0
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80023f6:	f383 8810 	msr	PRIMASK, r3
}
 80023fa:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002400:	2b00      	cmp	r3, #0
 8002402:	d012      	beq.n	800242a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002408:	4a14      	ldr	r2, [pc, #80]	; (800245c <HAL_UART_IRQHandler+0x2a0>)
 800240a:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002410:	0018      	movs	r0, r3
 8002412:	f7fe fbf7 	bl	8000c04 <HAL_DMA_Abort_IT>
 8002416:	1e03      	subs	r3, r0, #0
 8002418:	d01a      	beq.n	8002450 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800241e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002424:	0018      	movs	r0, r3
 8002426:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002428:	e012      	b.n	8002450 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	0018      	movs	r0, r3
 800242e:	f000 f9a7 	bl	8002780 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002432:	e00d      	b.n	8002450 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	0018      	movs	r0, r3
 8002438:	f000 f9a2 	bl	8002780 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800243c:	e008      	b.n	8002450 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	0018      	movs	r0, r3
 8002442:	f000 f99d 	bl	8002780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2284      	movs	r2, #132	; 0x84
 800244a:	2100      	movs	r1, #0
 800244c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800244e:	e189      	b.n	8002764 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002450:	46c0      	nop			; (mov r8, r8)
    return;
 8002452:	e187      	b.n	8002764 <HAL_UART_IRQHandler+0x5a8>
 8002454:	0000080f 	.word	0x0000080f
 8002458:	04000120 	.word	0x04000120
 800245c:	080032cd 	.word	0x080032cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002464:	2b01      	cmp	r3, #1
 8002466:	d000      	beq.n	800246a <HAL_UART_IRQHandler+0x2ae>
 8002468:	e13b      	b.n	80026e2 <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800246a:	23a4      	movs	r3, #164	; 0xa4
 800246c:	18fb      	adds	r3, r7, r3
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2210      	movs	r2, #16
 8002472:	4013      	ands	r3, r2
 8002474:	d100      	bne.n	8002478 <HAL_UART_IRQHandler+0x2bc>
 8002476:	e134      	b.n	80026e2 <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002478:	23a0      	movs	r3, #160	; 0xa0
 800247a:	18fb      	adds	r3, r7, r3
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2210      	movs	r2, #16
 8002480:	4013      	ands	r3, r2
 8002482:	d100      	bne.n	8002486 <HAL_UART_IRQHandler+0x2ca>
 8002484:	e12d      	b.n	80026e2 <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2210      	movs	r2, #16
 800248c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	2240      	movs	r2, #64	; 0x40
 8002496:	4013      	ands	r3, r2
 8002498:	2b40      	cmp	r3, #64	; 0x40
 800249a:	d000      	beq.n	800249e <HAL_UART_IRQHandler+0x2e2>
 800249c:	e0a1      	b.n	80025e2 <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	217e      	movs	r1, #126	; 0x7e
 80024a8:	187b      	adds	r3, r7, r1
 80024aa:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80024ac:	187b      	adds	r3, r7, r1
 80024ae:	881b      	ldrh	r3, [r3, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d100      	bne.n	80024b6 <HAL_UART_IRQHandler+0x2fa>
 80024b4:	e158      	b.n	8002768 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2258      	movs	r2, #88	; 0x58
 80024ba:	5a9b      	ldrh	r3, [r3, r2]
 80024bc:	187a      	adds	r2, r7, r1
 80024be:	8812      	ldrh	r2, [r2, #0]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d300      	bcc.n	80024c6 <HAL_UART_IRQHandler+0x30a>
 80024c4:	e150      	b.n	8002768 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	187a      	adds	r2, r7, r1
 80024ca:	215a      	movs	r1, #90	; 0x5a
 80024cc:	8812      	ldrh	r2, [r2, #0]
 80024ce:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2220      	movs	r2, #32
 80024da:	4013      	ands	r3, r2
 80024dc:	d16f      	bne.n	80025be <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024de:	f3ef 8310 	mrs	r3, PRIMASK
 80024e2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80024e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80024e6:	67bb      	str	r3, [r7, #120]	; 0x78
 80024e8:	2301      	movs	r3, #1
 80024ea:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ee:	f383 8810 	msr	PRIMASK, r3
}
 80024f2:	46c0      	nop			; (mov r8, r8)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	499e      	ldr	r1, [pc, #632]	; (8002778 <HAL_UART_IRQHandler+0x5bc>)
 8002500:	400a      	ands	r2, r1
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002506:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800250a:	f383 8810 	msr	PRIMASK, r3
}
 800250e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002510:	f3ef 8310 	mrs	r3, PRIMASK
 8002514:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002518:	677b      	str	r3, [r7, #116]	; 0x74
 800251a:	2301      	movs	r3, #1
 800251c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800251e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002520:	f383 8810 	msr	PRIMASK, r3
}
 8002524:	46c0      	nop			; (mov r8, r8)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2101      	movs	r1, #1
 8002532:	438a      	bics	r2, r1
 8002534:	609a      	str	r2, [r3, #8]
 8002536:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002538:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800253a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800253c:	f383 8810 	msr	PRIMASK, r3
}
 8002540:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002542:	f3ef 8310 	mrs	r3, PRIMASK
 8002546:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002548:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800254a:	673b      	str	r3, [r7, #112]	; 0x70
 800254c:	2301      	movs	r3, #1
 800254e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002552:	f383 8810 	msr	PRIMASK, r3
}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2140      	movs	r1, #64	; 0x40
 8002564:	438a      	bics	r2, r1
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800256a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800256c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800256e:	f383 8810 	msr	PRIMASK, r3
}
 8002572:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2280      	movs	r2, #128	; 0x80
 8002578:	2120      	movs	r1, #32
 800257a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002582:	f3ef 8310 	mrs	r3, PRIMASK
 8002586:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002588:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800258a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800258c:	2301      	movs	r3, #1
 800258e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002590:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002592:	f383 8810 	msr	PRIMASK, r3
}
 8002596:	46c0      	nop			; (mov r8, r8)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2110      	movs	r1, #16
 80025a4:	438a      	bics	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025aa:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025ae:	f383 8810 	msr	PRIMASK, r3
}
 80025b2:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025b8:	0018      	movs	r0, r3
 80025ba:	f7fe fae3 	bl	8000b84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2202      	movs	r2, #2
 80025c2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2258      	movs	r2, #88	; 0x58
 80025c8:	5a9a      	ldrh	r2, [r3, r2]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	215a      	movs	r1, #90	; 0x5a
 80025ce:	5a5b      	ldrh	r3, [r3, r1]
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	0011      	movs	r1, r2
 80025da:	0018      	movs	r0, r3
 80025dc:	f000 f8d8 	bl	8002790 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80025e0:	e0c2      	b.n	8002768 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2258      	movs	r2, #88	; 0x58
 80025e6:	5a99      	ldrh	r1, [r3, r2]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	225a      	movs	r2, #90	; 0x5a
 80025ec:	5a9b      	ldrh	r3, [r3, r2]
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	208e      	movs	r0, #142	; 0x8e
 80025f2:	183b      	adds	r3, r7, r0
 80025f4:	1a8a      	subs	r2, r1, r2
 80025f6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	225a      	movs	r2, #90	; 0x5a
 80025fc:	5a9b      	ldrh	r3, [r3, r2]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	d100      	bne.n	8002606 <HAL_UART_IRQHandler+0x44a>
 8002604:	e0b2      	b.n	800276c <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8002606:	183b      	adds	r3, r7, r0
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d100      	bne.n	8002610 <HAL_UART_IRQHandler+0x454>
 800260e:	e0ad      	b.n	800276c <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002610:	f3ef 8310 	mrs	r3, PRIMASK
 8002614:	60fb      	str	r3, [r7, #12]
  return(result);
 8002616:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002618:	2488      	movs	r4, #136	; 0x88
 800261a:	193a      	adds	r2, r7, r4
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	2301      	movs	r3, #1
 8002620:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f383 8810 	msr	PRIMASK, r3
}
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4951      	ldr	r1, [pc, #324]	; (800277c <HAL_UART_IRQHandler+0x5c0>)
 8002636:	400a      	ands	r2, r1
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	193b      	adds	r3, r7, r4
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	f383 8810 	msr	PRIMASK, r3
}
 8002646:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002648:	f3ef 8310 	mrs	r3, PRIMASK
 800264c:	61bb      	str	r3, [r7, #24]
  return(result);
 800264e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002650:	2484      	movs	r4, #132	; 0x84
 8002652:	193a      	adds	r2, r7, r4
 8002654:	6013      	str	r3, [r2, #0]
 8002656:	2301      	movs	r3, #1
 8002658:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	f383 8810 	msr	PRIMASK, r3
}
 8002660:	46c0      	nop			; (mov r8, r8)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2101      	movs	r1, #1
 800266e:	438a      	bics	r2, r1
 8002670:	609a      	str	r2, [r3, #8]
 8002672:	193b      	adds	r3, r7, r4
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002678:	6a3b      	ldr	r3, [r7, #32]
 800267a:	f383 8810 	msr	PRIMASK, r3
}
 800267e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2280      	movs	r2, #128	; 0x80
 8002684:	2120      	movs	r1, #32
 8002686:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002694:	f3ef 8310 	mrs	r3, PRIMASK
 8002698:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800269c:	2480      	movs	r4, #128	; 0x80
 800269e:	193a      	adds	r2, r7, r4
 80026a0:	6013      	str	r3, [r2, #0]
 80026a2:	2301      	movs	r3, #1
 80026a4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a8:	f383 8810 	msr	PRIMASK, r3
}
 80026ac:	46c0      	nop			; (mov r8, r8)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2110      	movs	r1, #16
 80026ba:	438a      	bics	r2, r1
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	193b      	adds	r3, r7, r4
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026c6:	f383 8810 	msr	PRIMASK, r3
}
 80026ca:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2202      	movs	r2, #2
 80026d0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80026d2:	183b      	adds	r3, r7, r0
 80026d4:	881a      	ldrh	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	0011      	movs	r1, r2
 80026da:	0018      	movs	r0, r3
 80026dc:	f000 f858 	bl	8002790 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80026e0:	e044      	b.n	800276c <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80026e2:	23a4      	movs	r3, #164	; 0xa4
 80026e4:	18fb      	adds	r3, r7, r3
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	2380      	movs	r3, #128	; 0x80
 80026ea:	035b      	lsls	r3, r3, #13
 80026ec:	4013      	ands	r3, r2
 80026ee:	d010      	beq.n	8002712 <HAL_UART_IRQHandler+0x556>
 80026f0:	239c      	movs	r3, #156	; 0x9c
 80026f2:	18fb      	adds	r3, r7, r3
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	2380      	movs	r3, #128	; 0x80
 80026f8:	03db      	lsls	r3, r3, #15
 80026fa:	4013      	ands	r3, r2
 80026fc:	d009      	beq.n	8002712 <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2280      	movs	r2, #128	; 0x80
 8002704:	0352      	lsls	r2, r2, #13
 8002706:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	0018      	movs	r0, r3
 800270c:	f001 f89c 	bl	8003848 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002710:	e02f      	b.n	8002772 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002712:	23a4      	movs	r3, #164	; 0xa4
 8002714:	18fb      	adds	r3, r7, r3
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2280      	movs	r2, #128	; 0x80
 800271a:	4013      	ands	r3, r2
 800271c:	d00f      	beq.n	800273e <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800271e:	23a0      	movs	r3, #160	; 0xa0
 8002720:	18fb      	adds	r3, r7, r3
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2280      	movs	r2, #128	; 0x80
 8002726:	4013      	ands	r3, r2
 8002728:	d009      	beq.n	800273e <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800272e:	2b00      	cmp	r3, #0
 8002730:	d01e      	beq.n	8002770 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	0010      	movs	r0, r2
 800273a:	4798      	blx	r3
    }
    return;
 800273c:	e018      	b.n	8002770 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800273e:	23a4      	movs	r3, #164	; 0xa4
 8002740:	18fb      	adds	r3, r7, r3
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2240      	movs	r2, #64	; 0x40
 8002746:	4013      	ands	r3, r2
 8002748:	d013      	beq.n	8002772 <HAL_UART_IRQHandler+0x5b6>
 800274a:	23a0      	movs	r3, #160	; 0xa0
 800274c:	18fb      	adds	r3, r7, r3
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2240      	movs	r2, #64	; 0x40
 8002752:	4013      	ands	r3, r2
 8002754:	d00d      	beq.n	8002772 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	0018      	movs	r0, r3
 800275a:	f000 fe85 	bl	8003468 <UART_EndTransmit_IT>
    return;
 800275e:	e008      	b.n	8002772 <HAL_UART_IRQHandler+0x5b6>
      return;
 8002760:	46c0      	nop			; (mov r8, r8)
 8002762:	e006      	b.n	8002772 <HAL_UART_IRQHandler+0x5b6>
    return;
 8002764:	46c0      	nop			; (mov r8, r8)
 8002766:	e004      	b.n	8002772 <HAL_UART_IRQHandler+0x5b6>
      return;
 8002768:	46c0      	nop			; (mov r8, r8)
 800276a:	e002      	b.n	8002772 <HAL_UART_IRQHandler+0x5b6>
      return;
 800276c:	46c0      	nop			; (mov r8, r8)
 800276e:	e000      	b.n	8002772 <HAL_UART_IRQHandler+0x5b6>
    return;
 8002770:	46c0      	nop			; (mov r8, r8)
  }

}
 8002772:	46bd      	mov	sp, r7
 8002774:	b02b      	add	sp, #172	; 0xac
 8002776:	bd90      	pop	{r4, r7, pc}
 8002778:	fffffeff 	.word	0xfffffeff
 800277c:	fffffedf 	.word	0xfffffedf

08002780 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002788:	46c0      	nop			; (mov r8, r8)
 800278a:	46bd      	mov	sp, r7
 800278c:	b002      	add	sp, #8
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	000a      	movs	r2, r1
 800279a:	1cbb      	adds	r3, r7, #2
 800279c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800279e:	46c0      	nop			; (mov r8, r8)
 80027a0:	46bd      	mov	sp, r7
 80027a2:	b002      	add	sp, #8
 80027a4:	bd80      	pop	{r7, pc}
	...

080027a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027a8:	b5b0      	push	{r4, r5, r7, lr}
 80027aa:	b08e      	sub	sp, #56	; 0x38
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80027b0:	231a      	movs	r3, #26
 80027b2:	2218      	movs	r2, #24
 80027b4:	189b      	adds	r3, r3, r2
 80027b6:	19db      	adds	r3, r3, r7
 80027b8:	2200      	movs	r2, #0
 80027ba:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	431a      	orrs	r2, r3
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	431a      	orrs	r2, r3
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4ac3      	ldr	r2, [pc, #780]	; (8002ae8 <UART_SetConfig+0x340>)
 80027dc:	4013      	ands	r3, r2
 80027de:	0019      	movs	r1, r3
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027e6:	430a      	orrs	r2, r1
 80027e8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4abe      	ldr	r2, [pc, #760]	; (8002aec <UART_SetConfig+0x344>)
 80027f2:	4013      	ands	r3, r2
 80027f4:	0019      	movs	r1, r3
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4ab8      	ldr	r2, [pc, #736]	; (8002af0 <UART_SetConfig+0x348>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d004      	beq.n	800281c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	6a1b      	ldr	r3, [r3, #32]
 8002816:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002818:	4313      	orrs	r3, r2
 800281a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	4ab4      	ldr	r2, [pc, #720]	; (8002af4 <UART_SetConfig+0x34c>)
 8002824:	4013      	ands	r3, r2
 8002826:	0019      	movs	r1, r3
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800282e:	430a      	orrs	r2, r1
 8002830:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4ab0      	ldr	r2, [pc, #704]	; (8002af8 <UART_SetConfig+0x350>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d131      	bne.n	80028a0 <UART_SetConfig+0xf8>
 800283c:	4baf      	ldr	r3, [pc, #700]	; (8002afc <UART_SetConfig+0x354>)
 800283e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002840:	2203      	movs	r2, #3
 8002842:	4013      	ands	r3, r2
 8002844:	2b03      	cmp	r3, #3
 8002846:	d01d      	beq.n	8002884 <UART_SetConfig+0xdc>
 8002848:	d823      	bhi.n	8002892 <UART_SetConfig+0xea>
 800284a:	2b02      	cmp	r3, #2
 800284c:	d00c      	beq.n	8002868 <UART_SetConfig+0xc0>
 800284e:	d820      	bhi.n	8002892 <UART_SetConfig+0xea>
 8002850:	2b00      	cmp	r3, #0
 8002852:	d002      	beq.n	800285a <UART_SetConfig+0xb2>
 8002854:	2b01      	cmp	r3, #1
 8002856:	d00e      	beq.n	8002876 <UART_SetConfig+0xce>
 8002858:	e01b      	b.n	8002892 <UART_SetConfig+0xea>
 800285a:	231b      	movs	r3, #27
 800285c:	2218      	movs	r2, #24
 800285e:	189b      	adds	r3, r3, r2
 8002860:	19db      	adds	r3, r3, r7
 8002862:	2201      	movs	r2, #1
 8002864:	701a      	strb	r2, [r3, #0]
 8002866:	e0b4      	b.n	80029d2 <UART_SetConfig+0x22a>
 8002868:	231b      	movs	r3, #27
 800286a:	2218      	movs	r2, #24
 800286c:	189b      	adds	r3, r3, r2
 800286e:	19db      	adds	r3, r3, r7
 8002870:	2202      	movs	r2, #2
 8002872:	701a      	strb	r2, [r3, #0]
 8002874:	e0ad      	b.n	80029d2 <UART_SetConfig+0x22a>
 8002876:	231b      	movs	r3, #27
 8002878:	2218      	movs	r2, #24
 800287a:	189b      	adds	r3, r3, r2
 800287c:	19db      	adds	r3, r3, r7
 800287e:	2204      	movs	r2, #4
 8002880:	701a      	strb	r2, [r3, #0]
 8002882:	e0a6      	b.n	80029d2 <UART_SetConfig+0x22a>
 8002884:	231b      	movs	r3, #27
 8002886:	2218      	movs	r2, #24
 8002888:	189b      	adds	r3, r3, r2
 800288a:	19db      	adds	r3, r3, r7
 800288c:	2208      	movs	r2, #8
 800288e:	701a      	strb	r2, [r3, #0]
 8002890:	e09f      	b.n	80029d2 <UART_SetConfig+0x22a>
 8002892:	231b      	movs	r3, #27
 8002894:	2218      	movs	r2, #24
 8002896:	189b      	adds	r3, r3, r2
 8002898:	19db      	adds	r3, r3, r7
 800289a:	2210      	movs	r2, #16
 800289c:	701a      	strb	r2, [r3, #0]
 800289e:	e098      	b.n	80029d2 <UART_SetConfig+0x22a>
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a96      	ldr	r2, [pc, #600]	; (8002b00 <UART_SetConfig+0x358>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d131      	bne.n	800290e <UART_SetConfig+0x166>
 80028aa:	4b94      	ldr	r3, [pc, #592]	; (8002afc <UART_SetConfig+0x354>)
 80028ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ae:	220c      	movs	r2, #12
 80028b0:	4013      	ands	r3, r2
 80028b2:	2b0c      	cmp	r3, #12
 80028b4:	d01d      	beq.n	80028f2 <UART_SetConfig+0x14a>
 80028b6:	d823      	bhi.n	8002900 <UART_SetConfig+0x158>
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	d00c      	beq.n	80028d6 <UART_SetConfig+0x12e>
 80028bc:	d820      	bhi.n	8002900 <UART_SetConfig+0x158>
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <UART_SetConfig+0x120>
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d00e      	beq.n	80028e4 <UART_SetConfig+0x13c>
 80028c6:	e01b      	b.n	8002900 <UART_SetConfig+0x158>
 80028c8:	231b      	movs	r3, #27
 80028ca:	2218      	movs	r2, #24
 80028cc:	189b      	adds	r3, r3, r2
 80028ce:	19db      	adds	r3, r3, r7
 80028d0:	2200      	movs	r2, #0
 80028d2:	701a      	strb	r2, [r3, #0]
 80028d4:	e07d      	b.n	80029d2 <UART_SetConfig+0x22a>
 80028d6:	231b      	movs	r3, #27
 80028d8:	2218      	movs	r2, #24
 80028da:	189b      	adds	r3, r3, r2
 80028dc:	19db      	adds	r3, r3, r7
 80028de:	2202      	movs	r2, #2
 80028e0:	701a      	strb	r2, [r3, #0]
 80028e2:	e076      	b.n	80029d2 <UART_SetConfig+0x22a>
 80028e4:	231b      	movs	r3, #27
 80028e6:	2218      	movs	r2, #24
 80028e8:	189b      	adds	r3, r3, r2
 80028ea:	19db      	adds	r3, r3, r7
 80028ec:	2204      	movs	r2, #4
 80028ee:	701a      	strb	r2, [r3, #0]
 80028f0:	e06f      	b.n	80029d2 <UART_SetConfig+0x22a>
 80028f2:	231b      	movs	r3, #27
 80028f4:	2218      	movs	r2, #24
 80028f6:	189b      	adds	r3, r3, r2
 80028f8:	19db      	adds	r3, r3, r7
 80028fa:	2208      	movs	r2, #8
 80028fc:	701a      	strb	r2, [r3, #0]
 80028fe:	e068      	b.n	80029d2 <UART_SetConfig+0x22a>
 8002900:	231b      	movs	r3, #27
 8002902:	2218      	movs	r2, #24
 8002904:	189b      	adds	r3, r3, r2
 8002906:	19db      	adds	r3, r3, r7
 8002908:	2210      	movs	r2, #16
 800290a:	701a      	strb	r2, [r3, #0]
 800290c:	e061      	b.n	80029d2 <UART_SetConfig+0x22a>
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a7c      	ldr	r2, [pc, #496]	; (8002b04 <UART_SetConfig+0x35c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d106      	bne.n	8002926 <UART_SetConfig+0x17e>
 8002918:	231b      	movs	r3, #27
 800291a:	2218      	movs	r2, #24
 800291c:	189b      	adds	r3, r3, r2
 800291e:	19db      	adds	r3, r3, r7
 8002920:	2200      	movs	r2, #0
 8002922:	701a      	strb	r2, [r3, #0]
 8002924:	e055      	b.n	80029d2 <UART_SetConfig+0x22a>
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a77      	ldr	r2, [pc, #476]	; (8002b08 <UART_SetConfig+0x360>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d106      	bne.n	800293e <UART_SetConfig+0x196>
 8002930:	231b      	movs	r3, #27
 8002932:	2218      	movs	r2, #24
 8002934:	189b      	adds	r3, r3, r2
 8002936:	19db      	adds	r3, r3, r7
 8002938:	2200      	movs	r2, #0
 800293a:	701a      	strb	r2, [r3, #0]
 800293c:	e049      	b.n	80029d2 <UART_SetConfig+0x22a>
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a6b      	ldr	r2, [pc, #428]	; (8002af0 <UART_SetConfig+0x348>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d13e      	bne.n	80029c6 <UART_SetConfig+0x21e>
 8002948:	4b6c      	ldr	r3, [pc, #432]	; (8002afc <UART_SetConfig+0x354>)
 800294a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800294c:	23c0      	movs	r3, #192	; 0xc0
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	4013      	ands	r3, r2
 8002952:	22c0      	movs	r2, #192	; 0xc0
 8002954:	0112      	lsls	r2, r2, #4
 8002956:	4293      	cmp	r3, r2
 8002958:	d027      	beq.n	80029aa <UART_SetConfig+0x202>
 800295a:	22c0      	movs	r2, #192	; 0xc0
 800295c:	0112      	lsls	r2, r2, #4
 800295e:	4293      	cmp	r3, r2
 8002960:	d82a      	bhi.n	80029b8 <UART_SetConfig+0x210>
 8002962:	2280      	movs	r2, #128	; 0x80
 8002964:	0112      	lsls	r2, r2, #4
 8002966:	4293      	cmp	r3, r2
 8002968:	d011      	beq.n	800298e <UART_SetConfig+0x1e6>
 800296a:	2280      	movs	r2, #128	; 0x80
 800296c:	0112      	lsls	r2, r2, #4
 800296e:	4293      	cmp	r3, r2
 8002970:	d822      	bhi.n	80029b8 <UART_SetConfig+0x210>
 8002972:	2b00      	cmp	r3, #0
 8002974:	d004      	beq.n	8002980 <UART_SetConfig+0x1d8>
 8002976:	2280      	movs	r2, #128	; 0x80
 8002978:	00d2      	lsls	r2, r2, #3
 800297a:	4293      	cmp	r3, r2
 800297c:	d00e      	beq.n	800299c <UART_SetConfig+0x1f4>
 800297e:	e01b      	b.n	80029b8 <UART_SetConfig+0x210>
 8002980:	231b      	movs	r3, #27
 8002982:	2218      	movs	r2, #24
 8002984:	189b      	adds	r3, r3, r2
 8002986:	19db      	adds	r3, r3, r7
 8002988:	2200      	movs	r2, #0
 800298a:	701a      	strb	r2, [r3, #0]
 800298c:	e021      	b.n	80029d2 <UART_SetConfig+0x22a>
 800298e:	231b      	movs	r3, #27
 8002990:	2218      	movs	r2, #24
 8002992:	189b      	adds	r3, r3, r2
 8002994:	19db      	adds	r3, r3, r7
 8002996:	2202      	movs	r2, #2
 8002998:	701a      	strb	r2, [r3, #0]
 800299a:	e01a      	b.n	80029d2 <UART_SetConfig+0x22a>
 800299c:	231b      	movs	r3, #27
 800299e:	2218      	movs	r2, #24
 80029a0:	189b      	adds	r3, r3, r2
 80029a2:	19db      	adds	r3, r3, r7
 80029a4:	2204      	movs	r2, #4
 80029a6:	701a      	strb	r2, [r3, #0]
 80029a8:	e013      	b.n	80029d2 <UART_SetConfig+0x22a>
 80029aa:	231b      	movs	r3, #27
 80029ac:	2218      	movs	r2, #24
 80029ae:	189b      	adds	r3, r3, r2
 80029b0:	19db      	adds	r3, r3, r7
 80029b2:	2208      	movs	r2, #8
 80029b4:	701a      	strb	r2, [r3, #0]
 80029b6:	e00c      	b.n	80029d2 <UART_SetConfig+0x22a>
 80029b8:	231b      	movs	r3, #27
 80029ba:	2218      	movs	r2, #24
 80029bc:	189b      	adds	r3, r3, r2
 80029be:	19db      	adds	r3, r3, r7
 80029c0:	2210      	movs	r2, #16
 80029c2:	701a      	strb	r2, [r3, #0]
 80029c4:	e005      	b.n	80029d2 <UART_SetConfig+0x22a>
 80029c6:	231b      	movs	r3, #27
 80029c8:	2218      	movs	r2, #24
 80029ca:	189b      	adds	r3, r3, r2
 80029cc:	19db      	adds	r3, r3, r7
 80029ce:	2210      	movs	r2, #16
 80029d0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a46      	ldr	r2, [pc, #280]	; (8002af0 <UART_SetConfig+0x348>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d000      	beq.n	80029de <UART_SetConfig+0x236>
 80029dc:	e09a      	b.n	8002b14 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80029de:	231b      	movs	r3, #27
 80029e0:	2218      	movs	r2, #24
 80029e2:	189b      	adds	r3, r3, r2
 80029e4:	19db      	adds	r3, r3, r7
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2b08      	cmp	r3, #8
 80029ea:	d01d      	beq.n	8002a28 <UART_SetConfig+0x280>
 80029ec:	dc20      	bgt.n	8002a30 <UART_SetConfig+0x288>
 80029ee:	2b04      	cmp	r3, #4
 80029f0:	d015      	beq.n	8002a1e <UART_SetConfig+0x276>
 80029f2:	dc1d      	bgt.n	8002a30 <UART_SetConfig+0x288>
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d002      	beq.n	80029fe <UART_SetConfig+0x256>
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d005      	beq.n	8002a08 <UART_SetConfig+0x260>
 80029fc:	e018      	b.n	8002a30 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029fe:	f7ff f8f1 	bl	8001be4 <HAL_RCC_GetPCLK1Freq>
 8002a02:	0003      	movs	r3, r0
 8002a04:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a06:	e01c      	b.n	8002a42 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a08:	4b3c      	ldr	r3, [pc, #240]	; (8002afc <UART_SetConfig+0x354>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2210      	movs	r2, #16
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d002      	beq.n	8002a18 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002a12:	4b3e      	ldr	r3, [pc, #248]	; (8002b0c <UART_SetConfig+0x364>)
 8002a14:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002a16:	e014      	b.n	8002a42 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8002a18:	4b3d      	ldr	r3, [pc, #244]	; (8002b10 <UART_SetConfig+0x368>)
 8002a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a1c:	e011      	b.n	8002a42 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a1e:	f7ff f831 	bl	8001a84 <HAL_RCC_GetSysClockFreq>
 8002a22:	0003      	movs	r3, r0
 8002a24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a26:	e00c      	b.n	8002a42 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a28:	2380      	movs	r3, #128	; 0x80
 8002a2a:	021b      	lsls	r3, r3, #8
 8002a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a2e:	e008      	b.n	8002a42 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8002a30:	2300      	movs	r3, #0
 8002a32:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002a34:	231a      	movs	r3, #26
 8002a36:	2218      	movs	r2, #24
 8002a38:	189b      	adds	r3, r3, r2
 8002a3a:	19db      	adds	r3, r3, r7
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
        break;
 8002a40:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d100      	bne.n	8002a4a <UART_SetConfig+0x2a2>
 8002a48:	e133      	b.n	8002cb2 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	0013      	movs	r3, r2
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	189b      	adds	r3, r3, r2
 8002a54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d305      	bcc.n	8002a66 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002a60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d906      	bls.n	8002a74 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8002a66:	231a      	movs	r3, #26
 8002a68:	2218      	movs	r2, #24
 8002a6a:	189b      	adds	r3, r3, r2
 8002a6c:	19db      	adds	r3, r3, r7
 8002a6e:	2201      	movs	r2, #1
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	e11e      	b.n	8002cb2 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	2300      	movs	r3, #0
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	6939      	ldr	r1, [r7, #16]
 8002a7e:	697a      	ldr	r2, [r7, #20]
 8002a80:	000b      	movs	r3, r1
 8002a82:	0e1b      	lsrs	r3, r3, #24
 8002a84:	0010      	movs	r0, r2
 8002a86:	0205      	lsls	r5, r0, #8
 8002a88:	431d      	orrs	r5, r3
 8002a8a:	000b      	movs	r3, r1
 8002a8c:	021c      	lsls	r4, r3, #8
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	085b      	lsrs	r3, r3, #1
 8002a94:	60bb      	str	r3, [r7, #8]
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
 8002a9a:	68b8      	ldr	r0, [r7, #8]
 8002a9c:	68f9      	ldr	r1, [r7, #12]
 8002a9e:	1900      	adds	r0, r0, r4
 8002aa0:	4169      	adcs	r1, r5
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	607b      	str	r3, [r7, #4]
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f7fd fbb6 	bl	8000220 <__aeabi_uldivmod>
 8002ab4:	0002      	movs	r2, r0
 8002ab6:	000b      	movs	r3, r1
 8002ab8:	0013      	movs	r3, r2
 8002aba:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002abc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002abe:	23c0      	movs	r3, #192	; 0xc0
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d309      	bcc.n	8002ada <UART_SetConfig+0x332>
 8002ac6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ac8:	2380      	movs	r3, #128	; 0x80
 8002aca:	035b      	lsls	r3, r3, #13
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d204      	bcs.n	8002ada <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ad6:	60da      	str	r2, [r3, #12]
 8002ad8:	e0eb      	b.n	8002cb2 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8002ada:	231a      	movs	r3, #26
 8002adc:	2218      	movs	r2, #24
 8002ade:	189b      	adds	r3, r3, r2
 8002ae0:	19db      	adds	r3, r3, r7
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	701a      	strb	r2, [r3, #0]
 8002ae6:	e0e4      	b.n	8002cb2 <UART_SetConfig+0x50a>
 8002ae8:	efff69f3 	.word	0xefff69f3
 8002aec:	ffffcfff 	.word	0xffffcfff
 8002af0:	40004800 	.word	0x40004800
 8002af4:	fffff4ff 	.word	0xfffff4ff
 8002af8:	40013800 	.word	0x40013800
 8002afc:	40021000 	.word	0x40021000
 8002b00:	40004400 	.word	0x40004400
 8002b04:	40004c00 	.word	0x40004c00
 8002b08:	40005000 	.word	0x40005000
 8002b0c:	003d0900 	.word	0x003d0900
 8002b10:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	69da      	ldr	r2, [r3, #28]
 8002b18:	2380      	movs	r3, #128	; 0x80
 8002b1a:	021b      	lsls	r3, r3, #8
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d000      	beq.n	8002b22 <UART_SetConfig+0x37a>
 8002b20:	e070      	b.n	8002c04 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8002b22:	231b      	movs	r3, #27
 8002b24:	2218      	movs	r2, #24
 8002b26:	189b      	adds	r3, r3, r2
 8002b28:	19db      	adds	r3, r3, r7
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b08      	cmp	r3, #8
 8002b2e:	d822      	bhi.n	8002b76 <UART_SetConfig+0x3ce>
 8002b30:	009a      	lsls	r2, r3, #2
 8002b32:	4b67      	ldr	r3, [pc, #412]	; (8002cd0 <UART_SetConfig+0x528>)
 8002b34:	18d3      	adds	r3, r2, r3
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b3a:	f7ff f853 	bl	8001be4 <HAL_RCC_GetPCLK1Freq>
 8002b3e:	0003      	movs	r3, r0
 8002b40:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b42:	e021      	b.n	8002b88 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b44:	f7ff f864 	bl	8001c10 <HAL_RCC_GetPCLK2Freq>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b4c:	e01c      	b.n	8002b88 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b4e:	4b61      	ldr	r3, [pc, #388]	; (8002cd4 <UART_SetConfig+0x52c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2210      	movs	r2, #16
 8002b54:	4013      	ands	r3, r2
 8002b56:	d002      	beq.n	8002b5e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002b58:	4b5f      	ldr	r3, [pc, #380]	; (8002cd8 <UART_SetConfig+0x530>)
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002b5c:	e014      	b.n	8002b88 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8002b5e:	4b5f      	ldr	r3, [pc, #380]	; (8002cdc <UART_SetConfig+0x534>)
 8002b60:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b62:	e011      	b.n	8002b88 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b64:	f7fe ff8e 	bl	8001a84 <HAL_RCC_GetSysClockFreq>
 8002b68:	0003      	movs	r3, r0
 8002b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b6c:	e00c      	b.n	8002b88 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b6e:	2380      	movs	r3, #128	; 0x80
 8002b70:	021b      	lsls	r3, r3, #8
 8002b72:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b74:	e008      	b.n	8002b88 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8002b76:	2300      	movs	r3, #0
 8002b78:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002b7a:	231a      	movs	r3, #26
 8002b7c:	2218      	movs	r2, #24
 8002b7e:	189b      	adds	r3, r3, r2
 8002b80:	19db      	adds	r3, r3, r7
 8002b82:	2201      	movs	r2, #1
 8002b84:	701a      	strb	r2, [r3, #0]
        break;
 8002b86:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d100      	bne.n	8002b90 <UART_SetConfig+0x3e8>
 8002b8e:	e090      	b.n	8002cb2 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b92:	005a      	lsls	r2, r3, #1
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	085b      	lsrs	r3, r3, #1
 8002b9a:	18d2      	adds	r2, r2, r3
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	0019      	movs	r1, r3
 8002ba2:	0010      	movs	r0, r2
 8002ba4:	f7fd fab0 	bl	8000108 <__udivsi3>
 8002ba8:	0003      	movs	r3, r0
 8002baa:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bae:	2b0f      	cmp	r3, #15
 8002bb0:	d921      	bls.n	8002bf6 <UART_SetConfig+0x44e>
 8002bb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002bb4:	2380      	movs	r3, #128	; 0x80
 8002bb6:	025b      	lsls	r3, r3, #9
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d21c      	bcs.n	8002bf6 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	200e      	movs	r0, #14
 8002bc2:	2418      	movs	r4, #24
 8002bc4:	1903      	adds	r3, r0, r4
 8002bc6:	19db      	adds	r3, r3, r7
 8002bc8:	210f      	movs	r1, #15
 8002bca:	438a      	bics	r2, r1
 8002bcc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd0:	085b      	lsrs	r3, r3, #1
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	2207      	movs	r2, #7
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	b299      	uxth	r1, r3
 8002bda:	1903      	adds	r3, r0, r4
 8002bdc:	19db      	adds	r3, r3, r7
 8002bde:	1902      	adds	r2, r0, r4
 8002be0:	19d2      	adds	r2, r2, r7
 8002be2:	8812      	ldrh	r2, [r2, #0]
 8002be4:	430a      	orrs	r2, r1
 8002be6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	1902      	adds	r2, r0, r4
 8002bee:	19d2      	adds	r2, r2, r7
 8002bf0:	8812      	ldrh	r2, [r2, #0]
 8002bf2:	60da      	str	r2, [r3, #12]
 8002bf4:	e05d      	b.n	8002cb2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8002bf6:	231a      	movs	r3, #26
 8002bf8:	2218      	movs	r2, #24
 8002bfa:	189b      	adds	r3, r3, r2
 8002bfc:	19db      	adds	r3, r3, r7
 8002bfe:	2201      	movs	r2, #1
 8002c00:	701a      	strb	r2, [r3, #0]
 8002c02:	e056      	b.n	8002cb2 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c04:	231b      	movs	r3, #27
 8002c06:	2218      	movs	r2, #24
 8002c08:	189b      	adds	r3, r3, r2
 8002c0a:	19db      	adds	r3, r3, r7
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d822      	bhi.n	8002c58 <UART_SetConfig+0x4b0>
 8002c12:	009a      	lsls	r2, r3, #2
 8002c14:	4b32      	ldr	r3, [pc, #200]	; (8002ce0 <UART_SetConfig+0x538>)
 8002c16:	18d3      	adds	r3, r2, r3
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c1c:	f7fe ffe2 	bl	8001be4 <HAL_RCC_GetPCLK1Freq>
 8002c20:	0003      	movs	r3, r0
 8002c22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c24:	e021      	b.n	8002c6a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c26:	f7fe fff3 	bl	8001c10 <HAL_RCC_GetPCLK2Freq>
 8002c2a:	0003      	movs	r3, r0
 8002c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c2e:	e01c      	b.n	8002c6a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c30:	4b28      	ldr	r3, [pc, #160]	; (8002cd4 <UART_SetConfig+0x52c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2210      	movs	r2, #16
 8002c36:	4013      	ands	r3, r2
 8002c38:	d002      	beq.n	8002c40 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002c3a:	4b27      	ldr	r3, [pc, #156]	; (8002cd8 <UART_SetConfig+0x530>)
 8002c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002c3e:	e014      	b.n	8002c6a <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8002c40:	4b26      	ldr	r3, [pc, #152]	; (8002cdc <UART_SetConfig+0x534>)
 8002c42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c44:	e011      	b.n	8002c6a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c46:	f7fe ff1d 	bl	8001a84 <HAL_RCC_GetSysClockFreq>
 8002c4a:	0003      	movs	r3, r0
 8002c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c4e:	e00c      	b.n	8002c6a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c50:	2380      	movs	r3, #128	; 0x80
 8002c52:	021b      	lsls	r3, r3, #8
 8002c54:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c56:	e008      	b.n	8002c6a <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002c5c:	231a      	movs	r3, #26
 8002c5e:	2218      	movs	r2, #24
 8002c60:	189b      	adds	r3, r3, r2
 8002c62:	19db      	adds	r3, r3, r7
 8002c64:	2201      	movs	r2, #1
 8002c66:	701a      	strb	r2, [r3, #0]
        break;
 8002c68:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d020      	beq.n	8002cb2 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	085a      	lsrs	r2, r3, #1
 8002c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c78:	18d2      	adds	r2, r2, r3
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	0019      	movs	r1, r3
 8002c80:	0010      	movs	r0, r2
 8002c82:	f7fd fa41 	bl	8000108 <__udivsi3>
 8002c86:	0003      	movs	r3, r0
 8002c88:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8c:	2b0f      	cmp	r3, #15
 8002c8e:	d90a      	bls.n	8002ca6 <UART_SetConfig+0x4fe>
 8002c90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c92:	2380      	movs	r3, #128	; 0x80
 8002c94:	025b      	lsls	r3, r3, #9
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d205      	bcs.n	8002ca6 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	60da      	str	r2, [r3, #12]
 8002ca4:	e005      	b.n	8002cb2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8002ca6:	231a      	movs	r3, #26
 8002ca8:	2218      	movs	r2, #24
 8002caa:	189b      	adds	r3, r3, r2
 8002cac:	19db      	adds	r3, r3, r7
 8002cae:	2201      	movs	r2, #1
 8002cb0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002cbe:	231a      	movs	r3, #26
 8002cc0:	2218      	movs	r2, #24
 8002cc2:	189b      	adds	r3, r3, r2
 8002cc4:	19db      	adds	r3, r3, r7
 8002cc6:	781b      	ldrb	r3, [r3, #0]
}
 8002cc8:	0018      	movs	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	b00e      	add	sp, #56	; 0x38
 8002cce:	bdb0      	pop	{r4, r5, r7, pc}
 8002cd0:	080038ec 	.word	0x080038ec
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	003d0900 	.word	0x003d0900
 8002cdc:	00f42400 	.word	0x00f42400
 8002ce0:	08003910 	.word	0x08003910

08002ce4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	d00b      	beq.n	8002d0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	4a4a      	ldr	r2, [pc, #296]	; (8002e28 <UART_AdvFeatureConfig+0x144>)
 8002cfe:	4013      	ands	r3, r2
 8002d00:	0019      	movs	r1, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	2202      	movs	r2, #2
 8002d14:	4013      	ands	r3, r2
 8002d16:	d00b      	beq.n	8002d30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	4a43      	ldr	r2, [pc, #268]	; (8002e2c <UART_AdvFeatureConfig+0x148>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	0019      	movs	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d34:	2204      	movs	r2, #4
 8002d36:	4013      	ands	r3, r2
 8002d38:	d00b      	beq.n	8002d52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	4a3b      	ldr	r2, [pc, #236]	; (8002e30 <UART_AdvFeatureConfig+0x14c>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	0019      	movs	r1, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d56:	2208      	movs	r2, #8
 8002d58:	4013      	ands	r3, r2
 8002d5a:	d00b      	beq.n	8002d74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	4a34      	ldr	r2, [pc, #208]	; (8002e34 <UART_AdvFeatureConfig+0x150>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	0019      	movs	r1, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	2210      	movs	r2, #16
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	d00b      	beq.n	8002d96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	4a2c      	ldr	r2, [pc, #176]	; (8002e38 <UART_AdvFeatureConfig+0x154>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	0019      	movs	r1, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d00b      	beq.n	8002db8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	4a25      	ldr	r2, [pc, #148]	; (8002e3c <UART_AdvFeatureConfig+0x158>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbc:	2240      	movs	r2, #64	; 0x40
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	d01d      	beq.n	8002dfe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	4a1d      	ldr	r2, [pc, #116]	; (8002e40 <UART_AdvFeatureConfig+0x15c>)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	0019      	movs	r1, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dde:	2380      	movs	r3, #128	; 0x80
 8002de0:	035b      	lsls	r3, r3, #13
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d10b      	bne.n	8002dfe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	4a15      	ldr	r2, [pc, #84]	; (8002e44 <UART_AdvFeatureConfig+0x160>)
 8002dee:	4013      	ands	r3, r2
 8002df0:	0019      	movs	r1, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	2280      	movs	r2, #128	; 0x80
 8002e04:	4013      	ands	r3, r2
 8002e06:	d00b      	beq.n	8002e20 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	4a0e      	ldr	r2, [pc, #56]	; (8002e48 <UART_AdvFeatureConfig+0x164>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	605a      	str	r2, [r3, #4]
  }
}
 8002e20:	46c0      	nop			; (mov r8, r8)
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b002      	add	sp, #8
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	fffdffff 	.word	0xfffdffff
 8002e2c:	fffeffff 	.word	0xfffeffff
 8002e30:	fffbffff 	.word	0xfffbffff
 8002e34:	ffff7fff 	.word	0xffff7fff
 8002e38:	ffffefff 	.word	0xffffefff
 8002e3c:	ffffdfff 	.word	0xffffdfff
 8002e40:	ffefffff 	.word	0xffefffff
 8002e44:	ff9fffff 	.word	0xff9fffff
 8002e48:	fff7ffff 	.word	0xfff7ffff

08002e4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b092      	sub	sp, #72	; 0x48
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2284      	movs	r2, #132	; 0x84
 8002e58:	2100      	movs	r1, #0
 8002e5a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e5c:	f7fd fdaa 	bl	80009b4 <HAL_GetTick>
 8002e60:	0003      	movs	r3, r0
 8002e62:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2208      	movs	r2, #8
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	2b08      	cmp	r3, #8
 8002e70:	d12c      	bne.n	8002ecc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e74:	2280      	movs	r2, #128	; 0x80
 8002e76:	0391      	lsls	r1, r2, #14
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	4a46      	ldr	r2, [pc, #280]	; (8002f94 <UART_CheckIdleState+0x148>)
 8002e7c:	9200      	str	r2, [sp, #0]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f000 f88c 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 8002e84:	1e03      	subs	r3, r0, #0
 8002e86:	d021      	beq.n	8002ecc <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e88:	f3ef 8310 	mrs	r3, PRIMASK
 8002e8c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002e90:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e92:	2301      	movs	r3, #1
 8002e94:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e98:	f383 8810 	msr	PRIMASK, r3
}
 8002e9c:	46c0      	nop			; (mov r8, r8)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2180      	movs	r1, #128	; 0x80
 8002eaa:	438a      	bics	r2, r1
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb4:	f383 8810 	msr	PRIMASK, r3
}
 8002eb8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2278      	movs	r2, #120	; 0x78
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e05f      	b.n	8002f8c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2204      	movs	r2, #4
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d146      	bne.n	8002f68 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002eda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002edc:	2280      	movs	r2, #128	; 0x80
 8002ede:	03d1      	lsls	r1, r2, #15
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	4a2c      	ldr	r2, [pc, #176]	; (8002f94 <UART_CheckIdleState+0x148>)
 8002ee4:	9200      	str	r2, [sp, #0]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f000 f858 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 8002eec:	1e03      	subs	r3, r0, #0
 8002eee:	d03b      	beq.n	8002f68 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ef0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ef4:	60fb      	str	r3, [r7, #12]
  return(result);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8002efa:	2301      	movs	r3, #1
 8002efc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	f383 8810 	msr	PRIMASK, r3
}
 8002f04:	46c0      	nop			; (mov r8, r8)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4921      	ldr	r1, [pc, #132]	; (8002f98 <UART_CheckIdleState+0x14c>)
 8002f12:	400a      	ands	r2, r1
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	f383 8810 	msr	PRIMASK, r3
}
 8002f20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f22:	f3ef 8310 	mrs	r3, PRIMASK
 8002f26:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f28:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f2a:	633b      	str	r3, [r7, #48]	; 0x30
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f383 8810 	msr	PRIMASK, r3
}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2101      	movs	r1, #1
 8002f44:	438a      	bics	r2, r1
 8002f46:	609a      	str	r2, [r3, #8]
 8002f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f4a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
 8002f4e:	f383 8810 	msr	PRIMASK, r3
}
 8002f52:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2280      	movs	r2, #128	; 0x80
 8002f58:	2120      	movs	r1, #32
 8002f5a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2278      	movs	r2, #120	; 0x78
 8002f60:	2100      	movs	r1, #0
 8002f62:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e011      	b.n	8002f8c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2280      	movs	r2, #128	; 0x80
 8002f72:	2120      	movs	r1, #32
 8002f74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2278      	movs	r2, #120	; 0x78
 8002f86:	2100      	movs	r1, #0
 8002f88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	b010      	add	sp, #64	; 0x40
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	01ffffff 	.word	0x01ffffff
 8002f98:	fffffedf 	.word	0xfffffedf

08002f9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	603b      	str	r3, [r7, #0]
 8002fa8:	1dfb      	adds	r3, r7, #7
 8002faa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fac:	e04b      	b.n	8003046 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	d048      	beq.n	8003046 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fb4:	f7fd fcfe 	bl	80009b4 <HAL_GetTick>
 8002fb8:	0002      	movs	r2, r0
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d302      	bcc.n	8002fca <UART_WaitOnFlagUntilTimeout+0x2e>
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e04b      	b.n	8003066 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2204      	movs	r2, #4
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	d035      	beq.n	8003046 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	2208      	movs	r2, #8
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b08      	cmp	r3, #8
 8002fe6:	d111      	bne.n	800300c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2208      	movs	r2, #8
 8002fee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 f906 	bl	8003204 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2284      	movs	r2, #132	; 0x84
 8002ffc:	2108      	movs	r1, #8
 8002ffe:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2278      	movs	r2, #120	; 0x78
 8003004:	2100      	movs	r1, #0
 8003006:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e02c      	b.n	8003066 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	69da      	ldr	r2, [r3, #28]
 8003012:	2380      	movs	r3, #128	; 0x80
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	401a      	ands	r2, r3
 8003018:	2380      	movs	r3, #128	; 0x80
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	429a      	cmp	r2, r3
 800301e:	d112      	bne.n	8003046 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2280      	movs	r2, #128	; 0x80
 8003026:	0112      	lsls	r2, r2, #4
 8003028:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	0018      	movs	r0, r3
 800302e:	f000 f8e9 	bl	8003204 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2284      	movs	r2, #132	; 0x84
 8003036:	2120      	movs	r1, #32
 8003038:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2278      	movs	r2, #120	; 0x78
 800303e:	2100      	movs	r1, #0
 8003040:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e00f      	b.n	8003066 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	4013      	ands	r3, r2
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	425a      	negs	r2, r3
 8003056:	4153      	adcs	r3, r2
 8003058:	b2db      	uxtb	r3, r3
 800305a:	001a      	movs	r2, r3
 800305c:	1dfb      	adds	r3, r7, #7
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	429a      	cmp	r2, r3
 8003062:	d0a4      	beq.n	8002fae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	0018      	movs	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	b004      	add	sp, #16
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b090      	sub	sp, #64	; 0x40
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	1dbb      	adds	r3, r7, #6
 800307c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	68ba      	ldr	r2, [r7, #8]
 8003082:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	1dba      	adds	r2, r7, #6
 8003088:	2158      	movs	r1, #88	; 0x58
 800308a:	8812      	ldrh	r2, [r2, #0]
 800308c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	1dba      	adds	r2, r7, #6
 8003092:	215a      	movs	r1, #90	; 0x5a
 8003094:	8812      	ldrh	r2, [r2, #0]
 8003096:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	2380      	movs	r3, #128	; 0x80
 80030a4:	015b      	lsls	r3, r3, #5
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d10d      	bne.n	80030c6 <UART_Start_Receive_IT+0x56>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d104      	bne.n	80030bc <UART_Start_Receive_IT+0x4c>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	225c      	movs	r2, #92	; 0x5c
 80030b6:	4950      	ldr	r1, [pc, #320]	; (80031f8 <UART_Start_Receive_IT+0x188>)
 80030b8:	5299      	strh	r1, [r3, r2]
 80030ba:	e02e      	b.n	800311a <UART_Start_Receive_IT+0xaa>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	225c      	movs	r2, #92	; 0x5c
 80030c0:	21ff      	movs	r1, #255	; 0xff
 80030c2:	5299      	strh	r1, [r3, r2]
 80030c4:	e029      	b.n	800311a <UART_Start_Receive_IT+0xaa>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d10d      	bne.n	80030ea <UART_Start_Receive_IT+0x7a>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d104      	bne.n	80030e0 <UART_Start_Receive_IT+0x70>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	225c      	movs	r2, #92	; 0x5c
 80030da:	21ff      	movs	r1, #255	; 0xff
 80030dc:	5299      	strh	r1, [r3, r2]
 80030de:	e01c      	b.n	800311a <UART_Start_Receive_IT+0xaa>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	225c      	movs	r2, #92	; 0x5c
 80030e4:	217f      	movs	r1, #127	; 0x7f
 80030e6:	5299      	strh	r1, [r3, r2]
 80030e8:	e017      	b.n	800311a <UART_Start_Receive_IT+0xaa>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	2380      	movs	r3, #128	; 0x80
 80030f0:	055b      	lsls	r3, r3, #21
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d10d      	bne.n	8003112 <UART_Start_Receive_IT+0xa2>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d104      	bne.n	8003108 <UART_Start_Receive_IT+0x98>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	225c      	movs	r2, #92	; 0x5c
 8003102:	217f      	movs	r1, #127	; 0x7f
 8003104:	5299      	strh	r1, [r3, r2]
 8003106:	e008      	b.n	800311a <UART_Start_Receive_IT+0xaa>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	225c      	movs	r2, #92	; 0x5c
 800310c:	213f      	movs	r1, #63	; 0x3f
 800310e:	5299      	strh	r1, [r3, r2]
 8003110:	e003      	b.n	800311a <UART_Start_Receive_IT+0xaa>
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	225c      	movs	r2, #92	; 0x5c
 8003116:	2100      	movs	r1, #0
 8003118:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2284      	movs	r2, #132	; 0x84
 800311e:	2100      	movs	r1, #0
 8003120:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2280      	movs	r2, #128	; 0x80
 8003126:	2122      	movs	r1, #34	; 0x22
 8003128:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800312a:	f3ef 8310 	mrs	r3, PRIMASK
 800312e:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003130:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003132:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003134:	2301      	movs	r3, #1
 8003136:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313a:	f383 8810 	msr	PRIMASK, r3
}
 800313e:	46c0      	nop			; (mov r8, r8)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689a      	ldr	r2, [r3, #8]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2101      	movs	r1, #1
 800314c:	430a      	orrs	r2, r1
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003152:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003156:	f383 8810 	msr	PRIMASK, r3
}
 800315a:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	2380      	movs	r3, #128	; 0x80
 8003162:	015b      	lsls	r3, r3, #5
 8003164:	429a      	cmp	r2, r3
 8003166:	d107      	bne.n	8003178 <UART_Start_Receive_IT+0x108>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d103      	bne.n	8003178 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4a22      	ldr	r2, [pc, #136]	; (80031fc <UART_Start_Receive_IT+0x18c>)
 8003174:	669a      	str	r2, [r3, #104]	; 0x68
 8003176:	e002      	b.n	800317e <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4a21      	ldr	r2, [pc, #132]	; (8003200 <UART_Start_Receive_IT+0x190>)
 800317c:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d019      	beq.n	80031ba <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003186:	f3ef 8310 	mrs	r3, PRIMASK
 800318a:	61fb      	str	r3, [r7, #28]
  return(result);
 800318c:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800318e:	637b      	str	r3, [r7, #52]	; 0x34
 8003190:	2301      	movs	r3, #1
 8003192:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003194:	6a3b      	ldr	r3, [r7, #32]
 8003196:	f383 8810 	msr	PRIMASK, r3
}
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2190      	movs	r1, #144	; 0x90
 80031a8:	0049      	lsls	r1, r1, #1
 80031aa:	430a      	orrs	r2, r1
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031b0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b4:	f383 8810 	msr	PRIMASK, r3
}
 80031b8:	e018      	b.n	80031ec <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ba:	f3ef 8310 	mrs	r3, PRIMASK
 80031be:	613b      	str	r3, [r7, #16]
  return(result);
 80031c0:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80031c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80031c4:	2301      	movs	r3, #1
 80031c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	f383 8810 	msr	PRIMASK, r3
}
 80031ce:	46c0      	nop			; (mov r8, r8)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2120      	movs	r1, #32
 80031dc:	430a      	orrs	r2, r1
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	f383 8810 	msr	PRIMASK, r3
}
 80031ea:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	0018      	movs	r0, r3
 80031f0:	46bd      	mov	sp, r7
 80031f2:	b010      	add	sp, #64	; 0x40
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	000001ff 	.word	0x000001ff
 80031fc:	08003685 	.word	0x08003685
 8003200:	080034c1 	.word	0x080034c1

08003204 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b08e      	sub	sp, #56	; 0x38
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800320c:	f3ef 8310 	mrs	r3, PRIMASK
 8003210:	617b      	str	r3, [r7, #20]
  return(result);
 8003212:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003214:	637b      	str	r3, [r7, #52]	; 0x34
 8003216:	2301      	movs	r3, #1
 8003218:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	f383 8810 	msr	PRIMASK, r3
}
 8003220:	46c0      	nop			; (mov r8, r8)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4926      	ldr	r1, [pc, #152]	; (80032c8 <UART_EndRxTransfer+0xc4>)
 800322e:	400a      	ands	r2, r1
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003234:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	f383 8810 	msr	PRIMASK, r3
}
 800323c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800323e:	f3ef 8310 	mrs	r3, PRIMASK
 8003242:	623b      	str	r3, [r7, #32]
  return(result);
 8003244:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003246:	633b      	str	r3, [r7, #48]	; 0x30
 8003248:	2301      	movs	r3, #1
 800324a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	f383 8810 	msr	PRIMASK, r3
}
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2101      	movs	r1, #1
 8003260:	438a      	bics	r2, r1
 8003262:	609a      	str	r2, [r3, #8]
 8003264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003266:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800326a:	f383 8810 	msr	PRIMASK, r3
}
 800326e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003274:	2b01      	cmp	r3, #1
 8003276:	d118      	bne.n	80032aa <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003278:	f3ef 8310 	mrs	r3, PRIMASK
 800327c:	60bb      	str	r3, [r7, #8]
  return(result);
 800327e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003280:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003282:	2301      	movs	r3, #1
 8003284:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f383 8810 	msr	PRIMASK, r3
}
 800328c:	46c0      	nop			; (mov r8, r8)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2110      	movs	r1, #16
 800329a:	438a      	bics	r2, r1
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	f383 8810 	msr	PRIMASK, r3
}
 80032a8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2280      	movs	r2, #128	; 0x80
 80032ae:	2120      	movs	r1, #32
 80032b0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b00e      	add	sp, #56	; 0x38
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	fffffedf 	.word	0xfffffedf

080032cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	225a      	movs	r2, #90	; 0x5a
 80032de:	2100      	movs	r1, #0
 80032e0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2252      	movs	r2, #82	; 0x52
 80032e6:	2100      	movs	r1, #0
 80032e8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7ff fa47 	bl	8002780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	46bd      	mov	sp, r7
 80032f6:	b004      	add	sp, #16
 80032f8:	bd80      	pop	{r7, pc}

080032fa <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b08a      	sub	sp, #40	; 0x28
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003306:	2b21      	cmp	r3, #33	; 0x21
 8003308:	d14c      	bne.n	80033a4 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2252      	movs	r2, #82	; 0x52
 800330e:	5a9b      	ldrh	r3, [r3, r2]
 8003310:	b29b      	uxth	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d132      	bne.n	800337c <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003316:	f3ef 8310 	mrs	r3, PRIMASK
 800331a:	60bb      	str	r3, [r7, #8]
  return(result);
 800331c:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800331e:	627b      	str	r3, [r7, #36]	; 0x24
 8003320:	2301      	movs	r3, #1
 8003322:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f383 8810 	msr	PRIMASK, r3
}
 800332a:	46c0      	nop			; (mov r8, r8)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2180      	movs	r1, #128	; 0x80
 8003338:	438a      	bics	r2, r1
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	f383 8810 	msr	PRIMASK, r3
}
 8003346:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003348:	f3ef 8310 	mrs	r3, PRIMASK
 800334c:	617b      	str	r3, [r7, #20]
  return(result);
 800334e:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003350:	623b      	str	r3, [r7, #32]
 8003352:	2301      	movs	r3, #1
 8003354:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	f383 8810 	msr	PRIMASK, r3
}
 800335c:	46c0      	nop			; (mov r8, r8)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2140      	movs	r1, #64	; 0x40
 800336a:	430a      	orrs	r2, r1
 800336c:	601a      	str	r2, [r3, #0]
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	f383 8810 	msr	PRIMASK, r3
}
 8003378:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800337a:	e013      	b.n	80033a4 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003380:	781a      	ldrb	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800338c:	1c5a      	adds	r2, r3, #1
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2252      	movs	r2, #82	; 0x52
 8003396:	5a9b      	ldrh	r3, [r3, r2]
 8003398:	b29b      	uxth	r3, r3
 800339a:	3b01      	subs	r3, #1
 800339c:	b299      	uxth	r1, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2252      	movs	r2, #82	; 0x52
 80033a2:	5299      	strh	r1, [r3, r2]
}
 80033a4:	46c0      	nop			; (mov r8, r8)
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b00a      	add	sp, #40	; 0x28
 80033aa:	bd80      	pop	{r7, pc}

080033ac <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08c      	sub	sp, #48	; 0x30
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033b8:	2b21      	cmp	r3, #33	; 0x21
 80033ba:	d151      	bne.n	8003460 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2252      	movs	r2, #82	; 0x52
 80033c0:	5a9b      	ldrh	r3, [r3, r2]
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d132      	bne.n	800342e <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033c8:	f3ef 8310 	mrs	r3, PRIMASK
 80033cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80033ce:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80033d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80033d2:	2301      	movs	r3, #1
 80033d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	f383 8810 	msr	PRIMASK, r3
}
 80033dc:	46c0      	nop			; (mov r8, r8)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2180      	movs	r1, #128	; 0x80
 80033ea:	438a      	bics	r2, r1
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f383 8810 	msr	PRIMASK, r3
}
 80033f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033fa:	f3ef 8310 	mrs	r3, PRIMASK
 80033fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8003400:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003402:	627b      	str	r3, [r7, #36]	; 0x24
 8003404:	2301      	movs	r3, #1
 8003406:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f383 8810 	msr	PRIMASK, r3
}
 800340e:	46c0      	nop			; (mov r8, r8)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2140      	movs	r1, #64	; 0x40
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003424:	6a3b      	ldr	r3, [r7, #32]
 8003426:	f383 8810 	msr	PRIMASK, r3
}
 800342a:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800342c:	e018      	b.n	8003460 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003432:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003436:	881b      	ldrh	r3, [r3, #0]
 8003438:	001a      	movs	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	05d2      	lsls	r2, r2, #23
 8003440:	0dd2      	lsrs	r2, r2, #23
 8003442:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003448:	1c9a      	adds	r2, r3, #2
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2252      	movs	r2, #82	; 0x52
 8003452:	5a9b      	ldrh	r3, [r3, r2]
 8003454:	b29b      	uxth	r3, r3
 8003456:	3b01      	subs	r3, #1
 8003458:	b299      	uxth	r1, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2252      	movs	r2, #82	; 0x52
 800345e:	5299      	strh	r1, [r3, r2]
}
 8003460:	46c0      	nop			; (mov r8, r8)
 8003462:	46bd      	mov	sp, r7
 8003464:	b00c      	add	sp, #48	; 0x30
 8003466:	bd80      	pop	{r7, pc}

08003468 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003470:	f3ef 8310 	mrs	r3, PRIMASK
 8003474:	60bb      	str	r3, [r7, #8]
  return(result);
 8003476:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003478:	617b      	str	r3, [r7, #20]
 800347a:	2301      	movs	r3, #1
 800347c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f383 8810 	msr	PRIMASK, r3
}
 8003484:	46c0      	nop			; (mov r8, r8)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2140      	movs	r1, #64	; 0x40
 8003492:	438a      	bics	r2, r1
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	f383 8810 	msr	PRIMASK, r3
}
 80034a0:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2220      	movs	r2, #32
 80034a6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	0018      	movs	r0, r3
 80034b2:	f7fd f865 	bl	8000580 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034b6:	46c0      	nop			; (mov r8, r8)
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b006      	add	sp, #24
 80034bc:	bd80      	pop	{r7, pc}
	...

080034c0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b094      	sub	sp, #80	; 0x50
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80034c8:	204e      	movs	r0, #78	; 0x4e
 80034ca:	183b      	adds	r3, r7, r0
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	215c      	movs	r1, #92	; 0x5c
 80034d0:	5a52      	ldrh	r2, [r2, r1]
 80034d2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2280      	movs	r2, #128	; 0x80
 80034d8:	589b      	ldr	r3, [r3, r2]
 80034da:	2b22      	cmp	r3, #34	; 0x22
 80034dc:	d000      	beq.n	80034e0 <UART_RxISR_8BIT+0x20>
 80034de:	e0bf      	b.n	8003660 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034e6:	214c      	movs	r1, #76	; 0x4c
 80034e8:	187b      	adds	r3, r7, r1
 80034ea:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80034ec:	187b      	adds	r3, r7, r1
 80034ee:	881b      	ldrh	r3, [r3, #0]
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	183b      	adds	r3, r7, r0
 80034f4:	881b      	ldrh	r3, [r3, #0]
 80034f6:	b2d9      	uxtb	r1, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fc:	400a      	ands	r2, r1
 80034fe:	b2d2      	uxtb	r2, r2
 8003500:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003506:	1c5a      	adds	r2, r3, #1
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	225a      	movs	r2, #90	; 0x5a
 8003510:	5a9b      	ldrh	r3, [r3, r2]
 8003512:	b29b      	uxth	r3, r3
 8003514:	3b01      	subs	r3, #1
 8003516:	b299      	uxth	r1, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	225a      	movs	r2, #90	; 0x5a
 800351c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	225a      	movs	r2, #90	; 0x5a
 8003522:	5a9b      	ldrh	r3, [r3, r2]
 8003524:	b29b      	uxth	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d000      	beq.n	800352c <UART_RxISR_8BIT+0x6c>
 800352a:	e0a1      	b.n	8003670 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800352c:	f3ef 8310 	mrs	r3, PRIMASK
 8003530:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003534:	64bb      	str	r3, [r7, #72]	; 0x48
 8003536:	2301      	movs	r3, #1
 8003538:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800353a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800353c:	f383 8810 	msr	PRIMASK, r3
}
 8003540:	46c0      	nop			; (mov r8, r8)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	494a      	ldr	r1, [pc, #296]	; (8003678 <UART_RxISR_8BIT+0x1b8>)
 800354e:	400a      	ands	r2, r1
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003554:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003558:	f383 8810 	msr	PRIMASK, r3
}
 800355c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800355e:	f3ef 8310 	mrs	r3, PRIMASK
 8003562:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003564:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003566:	647b      	str	r3, [r7, #68]	; 0x44
 8003568:	2301      	movs	r3, #1
 800356a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800356c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356e:	f383 8810 	msr	PRIMASK, r3
}
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689a      	ldr	r2, [r3, #8]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2101      	movs	r1, #1
 8003580:	438a      	bics	r2, r1
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003586:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800358a:	f383 8810 	msr	PRIMASK, r3
}
 800358e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2280      	movs	r2, #128	; 0x80
 8003594:	2120      	movs	r1, #32
 8003596:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a34      	ldr	r2, [pc, #208]	; (800367c <UART_RxISR_8BIT+0x1bc>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d01f      	beq.n	80035ee <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	2380      	movs	r3, #128	; 0x80
 80035b6:	041b      	lsls	r3, r3, #16
 80035b8:	4013      	ands	r3, r2
 80035ba:	d018      	beq.n	80035ee <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035bc:	f3ef 8310 	mrs	r3, PRIMASK
 80035c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80035c2:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80035c4:	643b      	str	r3, [r7, #64]	; 0x40
 80035c6:	2301      	movs	r3, #1
 80035c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	f383 8810 	msr	PRIMASK, r3
}
 80035d0:	46c0      	nop			; (mov r8, r8)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4928      	ldr	r1, [pc, #160]	; (8003680 <UART_RxISR_8BIT+0x1c0>)
 80035de:	400a      	ands	r2, r1
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035e6:	6a3b      	ldr	r3, [r7, #32]
 80035e8:	f383 8810 	msr	PRIMASK, r3
}
 80035ec:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d12f      	bne.n	8003656 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035fc:	f3ef 8310 	mrs	r3, PRIMASK
 8003600:	60fb      	str	r3, [r7, #12]
  return(result);
 8003602:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003604:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003606:	2301      	movs	r3, #1
 8003608:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	f383 8810 	msr	PRIMASK, r3
}
 8003610:	46c0      	nop			; (mov r8, r8)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2110      	movs	r1, #16
 800361e:	438a      	bics	r2, r1
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003624:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	f383 8810 	msr	PRIMASK, r3
}
 800362c:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	2210      	movs	r2, #16
 8003636:	4013      	ands	r3, r2
 8003638:	2b10      	cmp	r3, #16
 800363a:	d103      	bne.n	8003644 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2210      	movs	r2, #16
 8003642:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2258      	movs	r2, #88	; 0x58
 8003648:	5a9a      	ldrh	r2, [r3, r2]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	0011      	movs	r1, r2
 800364e:	0018      	movs	r0, r3
 8003650:	f7ff f89e 	bl	8002790 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003654:	e00c      	b.n	8003670 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	0018      	movs	r0, r3
 800365a:	f7fc ffa7 	bl	80005ac <HAL_UART_RxCpltCallback>
}
 800365e:	e007      	b.n	8003670 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	699a      	ldr	r2, [r3, #24]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2108      	movs	r1, #8
 800366c:	430a      	orrs	r2, r1
 800366e:	619a      	str	r2, [r3, #24]
}
 8003670:	46c0      	nop			; (mov r8, r8)
 8003672:	46bd      	mov	sp, r7
 8003674:	b014      	add	sp, #80	; 0x50
 8003676:	bd80      	pop	{r7, pc}
 8003678:	fffffedf 	.word	0xfffffedf
 800367c:	40004800 	.word	0x40004800
 8003680:	fbffffff 	.word	0xfbffffff

08003684 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b094      	sub	sp, #80	; 0x50
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800368c:	204e      	movs	r0, #78	; 0x4e
 800368e:	183b      	adds	r3, r7, r0
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	215c      	movs	r1, #92	; 0x5c
 8003694:	5a52      	ldrh	r2, [r2, r1]
 8003696:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2280      	movs	r2, #128	; 0x80
 800369c:	589b      	ldr	r3, [r3, r2]
 800369e:	2b22      	cmp	r3, #34	; 0x22
 80036a0:	d000      	beq.n	80036a4 <UART_RxISR_16BIT+0x20>
 80036a2:	e0bf      	b.n	8003824 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036aa:	214c      	movs	r1, #76	; 0x4c
 80036ac:	187b      	adds	r3, r7, r1
 80036ae:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b4:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80036b6:	187b      	adds	r3, r7, r1
 80036b8:	183a      	adds	r2, r7, r0
 80036ba:	881b      	ldrh	r3, [r3, #0]
 80036bc:	8812      	ldrh	r2, [r2, #0]
 80036be:	4013      	ands	r3, r2
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036c4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ca:	1c9a      	adds	r2, r3, #2
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	225a      	movs	r2, #90	; 0x5a
 80036d4:	5a9b      	ldrh	r3, [r3, r2]
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	b299      	uxth	r1, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	225a      	movs	r2, #90	; 0x5a
 80036e0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	225a      	movs	r2, #90	; 0x5a
 80036e6:	5a9b      	ldrh	r3, [r3, r2]
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d000      	beq.n	80036f0 <UART_RxISR_16BIT+0x6c>
 80036ee:	e0a1      	b.n	8003834 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f0:	f3ef 8310 	mrs	r3, PRIMASK
 80036f4:	623b      	str	r3, [r7, #32]
  return(result);
 80036f6:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036f8:	647b      	str	r3, [r7, #68]	; 0x44
 80036fa:	2301      	movs	r3, #1
 80036fc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003700:	f383 8810 	msr	PRIMASK, r3
}
 8003704:	46c0      	nop			; (mov r8, r8)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	494a      	ldr	r1, [pc, #296]	; (800383c <UART_RxISR_16BIT+0x1b8>)
 8003712:	400a      	ands	r2, r1
 8003714:	601a      	str	r2, [r3, #0]
 8003716:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003718:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800371c:	f383 8810 	msr	PRIMASK, r3
}
 8003720:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003722:	f3ef 8310 	mrs	r3, PRIMASK
 8003726:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003728:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800372a:	643b      	str	r3, [r7, #64]	; 0x40
 800372c:	2301      	movs	r3, #1
 800372e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003732:	f383 8810 	msr	PRIMASK, r3
}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2101      	movs	r1, #1
 8003744:	438a      	bics	r2, r1
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800374a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800374c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800374e:	f383 8810 	msr	PRIMASK, r3
}
 8003752:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2280      	movs	r2, #128	; 0x80
 8003758:	2120      	movs	r1, #32
 800375a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a34      	ldr	r2, [pc, #208]	; (8003840 <UART_RxISR_16BIT+0x1bc>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d01f      	beq.n	80037b2 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	2380      	movs	r3, #128	; 0x80
 800377a:	041b      	lsls	r3, r3, #16
 800377c:	4013      	ands	r3, r2
 800377e:	d018      	beq.n	80037b2 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003780:	f3ef 8310 	mrs	r3, PRIMASK
 8003784:	617b      	str	r3, [r7, #20]
  return(result);
 8003786:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003788:	63fb      	str	r3, [r7, #60]	; 0x3c
 800378a:	2301      	movs	r3, #1
 800378c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	f383 8810 	msr	PRIMASK, r3
}
 8003794:	46c0      	nop			; (mov r8, r8)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4928      	ldr	r1, [pc, #160]	; (8003844 <UART_RxISR_16BIT+0x1c0>)
 80037a2:	400a      	ands	r2, r1
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	f383 8810 	msr	PRIMASK, r3
}
 80037b0:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d12f      	bne.n	800381a <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037c0:	f3ef 8310 	mrs	r3, PRIMASK
 80037c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80037c6:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80037ca:	2301      	movs	r3, #1
 80037cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f383 8810 	msr	PRIMASK, r3
}
 80037d4:	46c0      	nop			; (mov r8, r8)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2110      	movs	r1, #16
 80037e2:	438a      	bics	r2, r1
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	f383 8810 	msr	PRIMASK, r3
}
 80037f0:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	2210      	movs	r2, #16
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b10      	cmp	r3, #16
 80037fe:	d103      	bne.n	8003808 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2210      	movs	r2, #16
 8003806:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2258      	movs	r2, #88	; 0x58
 800380c:	5a9a      	ldrh	r2, [r3, r2]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	0011      	movs	r1, r2
 8003812:	0018      	movs	r0, r3
 8003814:	f7fe ffbc 	bl	8002790 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003818:	e00c      	b.n	8003834 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	0018      	movs	r0, r3
 800381e:	f7fc fec5 	bl	80005ac <HAL_UART_RxCpltCallback>
}
 8003822:	e007      	b.n	8003834 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2108      	movs	r1, #8
 8003830:	430a      	orrs	r2, r1
 8003832:	619a      	str	r2, [r3, #24]
}
 8003834:	46c0      	nop			; (mov r8, r8)
 8003836:	46bd      	mov	sp, r7
 8003838:	b014      	add	sp, #80	; 0x50
 800383a:	bd80      	pop	{r7, pc}
 800383c:	fffffedf 	.word	0xfffffedf
 8003840:	40004800 	.word	0x40004800
 8003844:	fbffffff 	.word	0xfbffffff

08003848 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003850:	46c0      	nop			; (mov r8, r8)
 8003852:	46bd      	mov	sp, r7
 8003854:	b002      	add	sp, #8
 8003856:	bd80      	pop	{r7, pc}

08003858 <memset>:
 8003858:	0003      	movs	r3, r0
 800385a:	1882      	adds	r2, r0, r2
 800385c:	4293      	cmp	r3, r2
 800385e:	d100      	bne.n	8003862 <memset+0xa>
 8003860:	4770      	bx	lr
 8003862:	7019      	strb	r1, [r3, #0]
 8003864:	3301      	adds	r3, #1
 8003866:	e7f9      	b.n	800385c <memset+0x4>

08003868 <__libc_init_array>:
 8003868:	b570      	push	{r4, r5, r6, lr}
 800386a:	2600      	movs	r6, #0
 800386c:	4c0c      	ldr	r4, [pc, #48]	; (80038a0 <__libc_init_array+0x38>)
 800386e:	4d0d      	ldr	r5, [pc, #52]	; (80038a4 <__libc_init_array+0x3c>)
 8003870:	1b64      	subs	r4, r4, r5
 8003872:	10a4      	asrs	r4, r4, #2
 8003874:	42a6      	cmp	r6, r4
 8003876:	d109      	bne.n	800388c <__libc_init_array+0x24>
 8003878:	2600      	movs	r6, #0
 800387a:	f000 f819 	bl	80038b0 <_init>
 800387e:	4c0a      	ldr	r4, [pc, #40]	; (80038a8 <__libc_init_array+0x40>)
 8003880:	4d0a      	ldr	r5, [pc, #40]	; (80038ac <__libc_init_array+0x44>)
 8003882:	1b64      	subs	r4, r4, r5
 8003884:	10a4      	asrs	r4, r4, #2
 8003886:	42a6      	cmp	r6, r4
 8003888:	d105      	bne.n	8003896 <__libc_init_array+0x2e>
 800388a:	bd70      	pop	{r4, r5, r6, pc}
 800388c:	00b3      	lsls	r3, r6, #2
 800388e:	58eb      	ldr	r3, [r5, r3]
 8003890:	4798      	blx	r3
 8003892:	3601      	adds	r6, #1
 8003894:	e7ee      	b.n	8003874 <__libc_init_array+0xc>
 8003896:	00b3      	lsls	r3, r6, #2
 8003898:	58eb      	ldr	r3, [r5, r3]
 800389a:	4798      	blx	r3
 800389c:	3601      	adds	r6, #1
 800389e:	e7f2      	b.n	8003886 <__libc_init_array+0x1e>
 80038a0:	0800393c 	.word	0x0800393c
 80038a4:	0800393c 	.word	0x0800393c
 80038a8:	08003940 	.word	0x08003940
 80038ac:	0800393c 	.word	0x0800393c

080038b0 <_init>:
 80038b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b2:	46c0      	nop			; (mov r8, r8)
 80038b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038b6:	bc08      	pop	{r3}
 80038b8:	469e      	mov	lr, r3
 80038ba:	4770      	bx	lr

080038bc <_fini>:
 80038bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038c2:	bc08      	pop	{r3}
 80038c4:	469e      	mov	lr, r3
 80038c6:	4770      	bx	lr
