13:29:26 **** Build of configuration Debug for project test_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 62686 D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm standalone_domain D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/test_system/Debug/system.bif
sdcard_gen --xpfm D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm --sys_config system_wrapper --bif D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/test_system/Debug/system.bif --bitstream D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/test/_ide/bitstream/system_wrapper.bit --elf D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/test/Debug/test.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/test/_ide/bitstream/system_wrapper.bit
Running D:/Vivado/Vitis/2020.2/bin/bootgen  -image D:/workdir/Git_repository_FPGA/ZYNQ/7020/Vitis/test_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

13:29:32 Build Finished (took 5s.428ms)

