Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 21 13:05:35 2024
| Host         : XXSnipezXX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_7seg_timing_summary_routed.rpt -pb wrapper_7seg_timing_summary_routed.pb -rpx wrapper_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.818        0.000                      0                  111        0.259        0.000                      0                  111        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.818        0.000                      0                   76        0.259        0.000                      0                   76        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.528        0.000                      0                   35        0.657        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.828ns (20.022%)  route 3.307ns (79.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  i_seg7_ctler/s_refresh_counter_reg[21]/Q
                         net (fo=2, routed)           0.823     6.424    i_seg7_ctler/s_refresh_counter[21]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.548 r  i_seg7_ctler/s_refresh_counter[31]_i_9/O
                         net (fo=1, routed)           0.714     7.262    i_seg7_ctler/s_refresh_counter[31]_i_9_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.386 r  i_seg7_ctler/s_refresh_counter[31]_i_5/O
                         net (fo=34, routed)          1.770     9.157    i_seg7_ctler/s_refresh_counter[31]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.281 r  i_seg7_ctler/s_refresh_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.281    i_seg7_ctler/s_refresh_counter_0[8]
    SLICE_X65Y24         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    i_seg7_ctler/s_refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_seg7_led_scanner_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.828ns (20.143%)  route 3.283ns (79.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  i_seg7_ctler/s_refresh_counter_reg[21]/Q
                         net (fo=2, routed)           0.823     6.424    i_seg7_ctler/s_refresh_counter[21]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.548 r  i_seg7_ctler/s_refresh_counter[31]_i_9/O
                         net (fo=1, routed)           0.714     7.262    i_seg7_ctler/s_refresh_counter[31]_i_9_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.386 r  i_seg7_ctler/s_refresh_counter[31]_i_5/O
                         net (fo=34, routed)          1.745     9.132    i_seg7_ctler/s_refresh_counter[31]_i_5_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.256 r  i_seg7_ctler/s_seg7_led_scanner[0]_i_1/O
                         net (fo=1, routed)           0.000     9.256    i_seg7_ctler/s_seg7_led_scanner[0]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    i_seg7_ctler/s_seg7_led_scanner_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.828ns (20.998%)  route 3.115ns (79.002%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  i_seg7_ctler/s_refresh_counter_reg[21]/Q
                         net (fo=2, routed)           0.823     6.424    i_seg7_ctler/s_refresh_counter[21]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.548 r  i_seg7_ctler/s_refresh_counter[31]_i_9/O
                         net (fo=1, routed)           0.714     7.262    i_seg7_ctler/s_refresh_counter[31]_i_9_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.386 r  i_seg7_ctler/s_refresh_counter[31]_i_5/O
                         net (fo=34, routed)          1.578     8.964    i_seg7_ctler/s_refresh_counter[31]_i_5_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.088 r  i_seg7_ctler/s_refresh_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.088    i_seg7_ctler/s_refresh_counter_0[9]
    SLICE_X63Y25         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[9]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.029    15.111    i_seg7_ctler/s_refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.704ns (18.201%)  route 3.164ns (81.799%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_refresh_counter_reg[4]/Q
                         net (fo=2, routed)           1.314     6.912    i_seg7_ctler/s_refresh_counter[4]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.036 r  i_seg7_ctler/s_refresh_counter[31]_i_4/O
                         net (fo=34, routed)          1.849     8.885    i_seg7_ctler/s_refresh_counter[31]_i_4_n_0
    SLICE_X65Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.009 r  i_seg7_ctler/s_refresh_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.009    i_seg7_ctler/s_refresh_counter_0[31]
    SLICE_X65Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDCE (Setup_fdce_C_D)        0.031    15.105    i_seg7_ctler/s_refresh_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.704ns (18.211%)  route 3.162ns (81.789%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_refresh_counter_reg[4]/Q
                         net (fo=2, routed)           1.314     6.912    i_seg7_ctler/s_refresh_counter[4]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.036 r  i_seg7_ctler/s_refresh_counter[31]_i_4/O
                         net (fo=34, routed)          1.847     8.883    i_seg7_ctler/s_refresh_counter[31]_i_4_n_0
    SLICE_X65Y30         LUT5 (Prop_lut5_I2_O)        0.124     9.007 r  i_seg7_ctler/s_refresh_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.007    i_seg7_ctler/s_refresh_counter_0[29]
    SLICE_X65Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDCE (Setup_fdce_C_D)        0.029    15.103    i_seg7_ctler/s_refresh_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 2.452ns (63.446%)  route 1.413ns (36.554%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.601     6.198    i_seg7_ctler/s_refresh_counter[1]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.835 r  i_seg7_ctler/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    i_seg7_ctler/plusOp_carry_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.952 r  i_seg7_ctler/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.961    i_seg7_ctler/plusOp_carry__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  i_seg7_ctler/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.078    i_seg7_ctler/plusOp_carry__1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  i_seg7_ctler/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.195    i_seg7_ctler/plusOp_carry__2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  i_seg7_ctler/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.312    i_seg7_ctler/plusOp_carry__3_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  i_seg7_ctler/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.429    i_seg7_ctler/plusOp_carry__4_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  i_seg7_ctler/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.546    i_seg7_ctler/plusOp_carry__5_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.869 r  i_seg7_ctler/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.803     8.672    i_seg7_ctler/data0[30]
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.334     9.006 r  i_seg7_ctler/s_refresh_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.006    i_seg7_ctler/s_refresh_counter_0[30]
    SLICE_X63Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDCE (Setup_fdce_C_D)        0.075    15.149    i_seg7_ctler/s_refresh_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.828ns (21.749%)  route 2.979ns (78.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  i_seg7_ctler/s_refresh_counter_reg[21]/Q
                         net (fo=2, routed)           0.823     6.424    i_seg7_ctler/s_refresh_counter[21]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.548 r  i_seg7_ctler/s_refresh_counter[31]_i_9/O
                         net (fo=1, routed)           0.714     7.262    i_seg7_ctler/s_refresh_counter[31]_i_9_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.386 r  i_seg7_ctler/s_refresh_counter[31]_i_5/O
                         net (fo=34, routed)          1.442     8.828    i_seg7_ctler/s_refresh_counter[31]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.952 r  i_seg7_ctler/s_refresh_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.952    i_seg7_ctler/s_refresh_counter_0[15]
    SLICE_X65Y26         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[15]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.115    i_seg7_ctler/s_refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.828ns (21.761%)  route 2.977ns (78.239%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  i_seg7_ctler/s_refresh_counter_reg[21]/Q
                         net (fo=2, routed)           0.823     6.424    i_seg7_ctler/s_refresh_counter[21]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.548 r  i_seg7_ctler/s_refresh_counter[31]_i_9/O
                         net (fo=1, routed)           0.714     7.262    i_seg7_ctler/s_refresh_counter[31]_i_9_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.386 r  i_seg7_ctler/s_refresh_counter[31]_i_5/O
                         net (fo=34, routed)          1.440     8.826    i_seg7_ctler/s_refresh_counter[31]_i_5_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I3_O)        0.124     8.950 r  i_seg7_ctler/s_refresh_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.950    i_seg7_ctler/s_refresh_counter_0[14]
    SLICE_X65Y26         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.029    15.113    i_seg7_ctler/s_refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.963%)  route 2.942ns (78.037%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  i_seg7_ctler/s_refresh_counter_reg[21]/Q
                         net (fo=2, routed)           0.823     6.424    i_seg7_ctler/s_refresh_counter[21]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.548 r  i_seg7_ctler/s_refresh_counter[31]_i_9/O
                         net (fo=1, routed)           0.714     7.262    i_seg7_ctler/s_refresh_counter[31]_i_9_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.386 r  i_seg7_ctler/s_refresh_counter[31]_i_5/O
                         net (fo=34, routed)          1.405     8.791    i_seg7_ctler/s_refresh_counter[31]_i_5_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I3_O)        0.124     8.915 r  i_seg7_ctler/s_refresh_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.915    i_seg7_ctler/s_refresh_counter_0[20]
    SLICE_X63Y27         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.846    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[20]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.029    15.114    i_seg7_ctler/s_refresh_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.172%)  route 2.906ns (77.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y28         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  i_seg7_ctler/s_refresh_counter_reg[21]/Q
                         net (fo=2, routed)           0.823     6.424    i_seg7_ctler/s_refresh_counter[21]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.548 r  i_seg7_ctler/s_refresh_counter[31]_i_9/O
                         net (fo=1, routed)           0.714     7.262    i_seg7_ctler/s_refresh_counter[31]_i_9_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.386 r  i_seg7_ctler/s_refresh_counter[31]_i_5/O
                         net (fo=34, routed)          1.369     8.756    i_seg7_ctler/s_refresh_counter[31]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.880 r  i_seg7_ctler/s_refresh_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.880    i_seg7_ctler/s_refresh_counter_0[7]
    SLICE_X65Y24         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    i_seg7_ctler/s_refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 i_seg7_ctler/s_refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  i_seg7_ctler/s_refresh_counter_reg[0]/Q
                         net (fo=35, routed)          0.183     1.794    i_seg7_ctler/s_refresh_counter[0]
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.042     1.836 r  i_seg7_ctler/s_refresh_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     1.836    i_seg7_ctler/s_refresh_counter_0[30]
    SLICE_X63Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[30]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.107     1.577    i_seg7_ctler/s_refresh_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 s_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  s_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s_counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.725    s_counter_reg[15]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  s_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    s_counter_reg[12]_i_1_n_4
    SLICE_X61Y27         FDRE                                         r  s_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  s_counter_reg[15]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    s_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 s_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.727    s_counter_reg[19]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  s_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    s_counter_reg[16]_i_1_n_4
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[19]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    s_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  s_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.724    s_counter_reg[3]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  s_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.832    s_counter_reg[0]_i_2_n_4
    SLICE_X61Y24         FDRE                                         r  s_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  s_counter_reg[3]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 s_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  s_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  s_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.725    s_counter_reg[7]
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  s_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    s_counter_reg[4]_i_1_n_4
    SLICE_X61Y25         FDRE                                         r  s_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  s_counter_reg[7]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  s_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.726    s_counter_reg[11]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  s_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    s_counter_reg[8]_i_1_n_4
    SLICE_X61Y26         FDRE                                         r  s_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  s_counter_reg[11]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    s_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 s_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s_counter_reg[16]/Q
                         net (fo=2, routed)           0.116     1.724    s_counter_reg[16]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  s_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    s_counter_reg[16]_i_1_n_7
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[16]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    s_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  s_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s_counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.724    s_counter_reg[12]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  s_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    s_counter_reg[12]_i_1_n_7
    SLICE_X61Y27         FDRE                                         r  s_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  s_counter_reg[12]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    s_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  s_counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.722    s_counter_reg[8]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  s_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    s_counter_reg[8]_i_1_n_7
    SLICE_X61Y26         FDRE                                         r  s_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  s_counter_reg[8]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    s_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 s_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.729    s_counter_reg[18]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  s_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    s_counter_reg[16]_i_1_n_5
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[18]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    s_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   rst_n_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   s_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   s_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   s_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   s_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   s_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   s_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   s_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   rst_n_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   rst_n_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   s_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   s_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   s_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   s_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   s_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   s_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   s_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   s_counter_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   rst_n_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   rst_n_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   s_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   s_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   s_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   s_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   s_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   s_counter_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_n_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.704ns (23.051%)  route 2.350ns (76.949%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.619     5.140    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  s_counter_reg[11]/Q
                         net (fo=2, routed)           0.823     6.420    s_counter_reg[11]
    SLICE_X60Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.544 r  rst_n_i_2/O
                         net (fo=2, routed)           0.897     7.440    rst_n_i_2_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  rst_n_i_1/O
                         net (fo=1, routed)           0.630     8.194    p_0_in
    SLICE_X60Y27         FDPE                                         f  rst_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDPE (Recov_fdpe_C_PRE)     -0.361    14.723    rst_n_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.642ns (22.275%)  route 2.240ns (77.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.647     8.023    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y24         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[6]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    i_seg7_ctler/s_refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.642ns (22.275%)  route 2.240ns (77.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.647     8.023    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y24         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    i_seg7_ctler/s_refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.642ns (22.275%)  route 2.240ns (77.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.647     8.023    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y24         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.663    i_seg7_ctler/s_refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.642ns (22.912%)  route 2.160ns (77.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.567     7.943    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y30         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    i_seg7_ctler/s_refresh_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.642ns (22.912%)  route 2.160ns (77.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.567     7.943    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y30         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    i_seg7_ctler/s_refresh_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.642ns (23.016%)  route 2.147ns (76.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.554     7.931    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X63Y30         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    i_seg7_ctler/s_refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.642ns (23.016%)  route 2.147ns (76.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.554     7.931    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X63Y30         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    i_seg7_ctler/s_refresh_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.642ns (24.103%)  route 2.022ns (75.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.429     7.805    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y29         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[25]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    i_seg7_ctler/s_refresh_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.642ns (24.103%)  route 2.022ns (75.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.518     5.659 r  rst_n_reg/Q
                         net (fo=1, routed)           0.593     6.252    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.376 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          1.429     7.805    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y29         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[26]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.669    i_seg7_ctler/s_refresh_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  6.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.844%)  route 0.391ns (65.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.184     2.067    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X63Y27         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[20]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    i_seg7_ctler/s_refresh_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.137%)  route 0.484ns (69.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.277     2.161    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X63Y26         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[13]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_seg7_ctler/s_refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_seg7_led_scanner_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.137%)  route 0.484ns (69.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.277     2.161    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X63Y26         FDCE                                         f  i_seg7_ctler/s_seg7_led_scanner_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_seg7_ctler/s_seg7_led_scanner_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 s_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_n_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.231ns (32.103%)  route 0.489ns (67.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  s_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  s_counter_reg[18]/Q
                         net (fo=2, routed)           0.067     1.675    s_counter_reg[18]
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.720 f  rst_n_i_3/O
                         net (fo=2, routed)           0.196     1.917    rst_n_i_3_n_0
    SLICE_X60Y27         LUT4 (Prop_lut4_I1_O)        0.045     1.962 f  rst_n_i_1/O
                         net (fo=1, routed)           0.225     2.187    p_0_in
    SLICE_X60Y27         FDPE                                         f  rst_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.409    rst_n_reg
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.965%)  route 0.538ns (72.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.331     2.214    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X63Y25         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     1.977    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[9]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    i_seg7_ctler/s_refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_seg7_led_scanner_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.678%)  route 0.574ns (73.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.367     2.251    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X63Y24         FDCE                                         f  i_seg7_ctler/s_seg7_led_scanner_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.850     1.977    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    i_seg7_ctler/s_seg7_led_scanner_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.209ns (26.097%)  route 0.592ns (73.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.385     2.268    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y26         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[14]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X65Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_seg7_ctler/s_refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.209ns (26.097%)  route 0.592ns (73.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.385     2.268    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y26         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[15]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X65Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_seg7_ctler/s_refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.209ns (26.097%)  route 0.592ns (73.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.385     2.268    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X65Y26         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[16]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X65Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_seg7_ctler/s_refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_seg7_ctler/s_refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.209ns (24.639%)  route 0.639ns (75.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y27         FDPE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  rst_n_reg/Q
                         net (fo=1, routed)           0.207     1.838    i_seg7_ctler/rst_n
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  i_seg7_ctler/s_refresh_counter[31]_i_2/O
                         net (fo=34, routed)          0.432     2.315    i_seg7_ctler/s_refresh_counter[31]_i_2_n_0
    SLICE_X63Y23         FDCE                                         f  i_seg7_ctler/s_refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  i_seg7_ctler/s_refresh_counter_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_seg7_ctler/s_refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.907    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.962ns  (logic 5.484ns (45.846%)  route 6.478ns (54.154%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.648     5.096    i_seg7_ctler/sw_IBUF[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.220 f  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     6.243    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.395 r  i_seg7_ctler/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.202    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    11.962 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.962    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.949ns  (logic 5.437ns (45.500%)  route 6.512ns (54.500%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.648     5.096    i_seg7_ctler/sw_IBUF[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.220 r  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     6.228    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.153     6.381 r  i_seg7_ctler/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.857     8.238    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    11.949 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.949    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.838ns  (logic 5.438ns (45.940%)  route 6.400ns (54.060%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.750     5.200    i_seg7_ctler/sw_IBUF[6]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  i_seg7_ctler/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843     6.167    i_seg7_ctler/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.150     6.317 r  i_seg7_ctler/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.124    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    11.838 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.838    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.732ns  (logic 5.232ns (44.598%)  route 6.500ns (55.402%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.728     5.180    i_seg7_ctler/sw_IBUF[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.850     6.154    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.278 r  i_seg7_ctler/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     8.201    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.732 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.732    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.585ns  (logic 5.216ns (45.025%)  route 6.369ns (54.975%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.648     5.096    i_seg7_ctler/sw_IBUF[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.220 f  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     6.228    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.352 r  i_seg7_ctler/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     8.066    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.585 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.585    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.493ns  (logic 5.227ns (45.478%)  route 6.266ns (54.522%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.750     5.200    i_seg7_ctler/sw_IBUF[6]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  i_seg7_ctler/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843     6.167    i_seg7_ctler/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  i_seg7_ctler/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     7.964    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.493 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.493    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.427ns  (logic 5.232ns (45.783%)  route 6.195ns (54.217%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.648     5.096    i_seg7_ctler/sw_IBUF[3]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.220 r  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     6.243    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.367 r  i_seg7_ctler/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.892    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.427 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.427    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.543ns (58.185%)  route 1.109ns (41.815%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.621     0.844    i_seg7_ctler/sw_IBUF[8]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.159     1.048    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.093 r  i_seg7_ctler/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.421    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.651 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.651    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.549ns (57.670%)  route 1.137ns (42.330%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.621     0.844    i_seg7_ctler/sw_IBUF[8]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.889 f  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     1.124    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.169 r  i_seg7_ctler/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.449    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.685 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.685    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.534ns (56.480%)  route 1.182ns (43.520%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.662     0.886    i_seg7_ctler/sw_IBUF[14]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.931 r  i_seg7_ctler/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.166     1.097    i_seg7_ctler/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.142 r  i_seg7_ctler/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.495    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.716 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.716    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.593ns (57.552%)  route 1.175ns (42.448%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.621     0.844    i_seg7_ctler/sw_IBUF[8]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.159     1.048    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.048     1.096 r  i_seg7_ctler/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.491    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     2.769 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.769    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.546ns (54.965%)  route 1.266ns (45.035%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.662     0.886    i_seg7_ctler/sw_IBUF[14]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.931 r  i_seg7_ctler/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.157     1.088    i_seg7_ctler/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.133 r  i_seg7_ctler/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.447     1.580    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.812 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.812    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.591ns (56.190%)  route 1.240ns (43.810%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.662     0.886    i_seg7_ctler/sw_IBUF[14]
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.931 r  i_seg7_ctler/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.166     1.097    i_seg7_ctler/sel0[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.049     1.146 r  i_seg7_ctler/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.558    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     2.831 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.831    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.620ns (56.428%)  route 1.251ns (43.572%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.621     0.844    i_seg7_ctler/sw_IBUF[8]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     1.124    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.043     1.167 r  i_seg7_ctler/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.562    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     2.871 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.871    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.492ns (54.187%)  route 3.797ns (45.813%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.968     6.565    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.689 f  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     7.711    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.152     7.863 r  i_seg7_ctler/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.671    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.430 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.430    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.276ns  (logic 4.444ns (53.700%)  route 3.832ns (46.300%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.968     6.565    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     7.696    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.153     7.849 r  i_seg7_ctler/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.857     9.706    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.418 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.418    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.000ns  (logic 4.443ns (55.537%)  route 3.557ns (44.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.880     6.477    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.601 r  i_seg7_ctler/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.870     7.471    i_seg7_ctler/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.148     7.619 r  i_seg7_ctler/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     9.426    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.141 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.141    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.973ns  (logic 4.235ns (53.121%)  route 3.738ns (46.879%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.966     6.563    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.687 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.850     7.537    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.661 r  i_seg7_ctler/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     9.583    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.115 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.115    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 4.224ns (53.382%)  route 3.689ns (46.618%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.968     6.565    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.689 f  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     7.696    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.820 r  i_seg7_ctler/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     9.534    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.054 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.054    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 4.239ns (54.669%)  route 3.515ns (45.331%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.968     6.565    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     7.711    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.835 r  i_seg7_ctler/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     9.360    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.896 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.896    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.656ns  (logic 4.233ns (55.289%)  route 3.423ns (44.711%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.880     6.477    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.601 r  i_seg7_ctler/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.870     7.471    i_seg7_ctler/sel0[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.595 r  i_seg7_ctler/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     9.269    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.798 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.798    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.311ns (62.614%)  route 2.574ns (37.386%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.708     6.304    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.150     6.454 r  i_seg7_ctler/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866     8.319    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.024 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.024    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 4.326ns (63.153%)  route 2.524ns (36.847%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.713     6.309    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.152     6.461 r  i_seg7_ctler/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.811     8.272    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    11.990 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.990    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 4.079ns (61.717%)  route 2.530ns (38.283%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.708     6.304    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.428 r  i_seg7_ctler/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.822     8.250    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.749 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.749    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.410ns (72.037%)  route 0.547ns (27.963%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.224     1.831    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  i_seg7_ctler/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.199    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.423 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.423    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.386ns (70.632%)  route 0.576ns (29.368%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.171     1.778    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  i_seg7_ctler/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.229    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.429 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.429    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.455ns (71.742%)  route 0.573ns (28.258%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.171     1.778    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.048     1.826 r  i_seg7_ctler/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.228    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.494 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.494    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.464ns (71.025%)  route 0.597ns (28.975%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  i_seg7_ctler/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.224     1.831    i_seg7_ctler/s_seg7_led_scanner[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  i_seg7_ctler/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.374     2.250    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.528 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.528    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.461ns (68.183%)  route 0.682ns (31.817%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.194     1.800    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.159     2.005    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.050 r  i_seg7_ctler/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.378    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.608 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.608    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.467ns (67.392%)  route 0.710ns (32.608%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.194     1.800    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.845 f  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.081    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.126 r  i_seg7_ctler/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.406    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.642 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.642    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.463ns (65.944%)  route 0.756ns (34.056%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.193     1.799    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  i_seg7_ctler/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.115     1.960    i_seg7_ctler/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.005 r  i_seg7_ctler/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.452    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.684 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.684    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.512ns (66.889%)  route 0.748ns (33.111%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.194     1.800    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.159     2.005    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.048     2.053 r  i_seg7_ctler/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.447    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.725 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.725    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.452ns (63.202%)  route 0.845ns (36.798%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.194     1.800    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.297     2.143    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.188 r  i_seg7_ctler/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.541    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.762 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.762    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.538ns (65.118%)  route 0.824ns (34.882%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    i_seg7_ctler/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  i_seg7_ctler/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.194     1.800    i_seg7_ctler/s_seg7_led_scanner[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  i_seg7_ctler/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.235     2.081    i_seg7_ctler/sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.043     2.124 r  i_seg7_ctler/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.518    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.828 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.828    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





