<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CMP.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CTR.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CTR.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CTR.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CTR.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CTR.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CTR.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="D2E.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="E2M.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="F2D.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IFU.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="M2W.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NPC.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="NPC.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NPC.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="STL.tfi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mips.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636901319" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636901319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636901436" xil_pn:in_ck="3180877282500997343" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1636901436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../CTR.v"/>
      <outfile xil_pn:name="../D2E.v"/>
      <outfile xil_pn:name="../D_CMP.v"/>
      <outfile xil_pn:name="../D_EXT.v"/>
      <outfile xil_pn:name="../D_NPC.v"/>
      <outfile xil_pn:name="../D_RF.v"/>
      <outfile xil_pn:name="../E2M.v"/>
      <outfile xil_pn:name="../E_ALU.v"/>
      <outfile xil_pn:name="../F2D.v"/>
      <outfile xil_pn:name="../F_IFU.v"/>
      <outfile xil_pn:name="../M2W.v"/>
      <outfile xil_pn:name="../M_DM.v"/>
      <outfile xil_pn:name="../STL.v"/>
      <outfile xil_pn:name="../const.v"/>
      <outfile xil_pn:name="../mips.v"/>
      <outfile xil_pn:name="../mips_tb.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1636901324" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1636901324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636901324" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5891769492316264291" xil_pn:start_ts="1636901324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636901324" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1636901324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636901440" xil_pn:in_ck="3180877282500997343" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1636901440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../CTR.v"/>
      <outfile xil_pn:name="../D2E.v"/>
      <outfile xil_pn:name="../D_CMP.v"/>
      <outfile xil_pn:name="../D_EXT.v"/>
      <outfile xil_pn:name="../D_NPC.v"/>
      <outfile xil_pn:name="../D_RF.v"/>
      <outfile xil_pn:name="../E2M.v"/>
      <outfile xil_pn:name="../E_ALU.v"/>
      <outfile xil_pn:name="../F2D.v"/>
      <outfile xil_pn:name="../F_IFU.v"/>
      <outfile xil_pn:name="../M2W.v"/>
      <outfile xil_pn:name="../M_DM.v"/>
      <outfile xil_pn:name="../STL.v"/>
      <outfile xil_pn:name="../const.v"/>
      <outfile xil_pn:name="../mips.v"/>
      <outfile xil_pn:name="../mips_tb.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1636901444" xil_pn:in_ck="3180877282500997343" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1224921198226451161" xil_pn:start_ts="1636901440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1636901445" xil_pn:in_ck="5516639572954650237" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2047243927697981372" xil_pn:start_ts="1636901444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
