{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 12:59:43 2009 " "Info: Processing started: Sun Nov 08 12:59:43 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2key -c ps2key --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2key -c ps2key --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 38 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps2_key_clk " "Info: Assuming node \"ps2_key_clk\" is an undefined clock" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_key_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_2 " "Info: Detected ripple clock \"clk_2\" as buffer" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 56 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_4 " "Info: Detected ripple clock \"clk_4\" as buffer" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 57 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_8 " "Info: Detected ripple clock \"clk_8\" as buffer" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_16 " "Info: Detected ripple clock \"clk_16\" as buffer" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 59 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_32 " "Info: Detected ripple clock \"clk_32\" as buffer" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 60 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_64 " "Info: Detected ripple clock \"clk_64\" as buffer" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 61 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_64" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_128 " "Info: Detected ripple clock \"clk_128\" as buffer" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 62 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_128" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_256~reg0 " "Info: Detected ripple clock \"clk_256~reg0\" as buffer" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 144 0 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_256~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[6\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[10\] 130.01 MHz 7.692 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 130.01 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[6\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[10\]\" (period= 7.692 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.426 ns + Longest register register " "Info: + Longest register to register delay is 7.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[6\] 1 REG LCFF_X14_Y7_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y7_N21; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.202 ns) 2.141 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal0~119 2 COMB LCCOMB_X13_Y7_N22 2 " "Info: 2: + IC(1.939 ns) + CELL(0.202 ns) = 2.141 ns; Loc. = LCCOMB_X13_Y7_N22; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal0~119'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~119 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1903 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.615 ns) 3.901 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~52 3 COMB LCCOMB_X13_Y6_N30 14 " "Info: 3: + IC(1.145 ns) + CELL(0.615 ns) = 3.901 ns; Loc. = LCCOMB_X13_Y6_N30; Fanout = 14; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~52'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~119 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.604 ns) 5.836 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~147 4 COMB LCCOMB_X14_Y5_N2 3 " "Info: 4: + IC(1.331 ns) + CELL(0.604 ns) = 5.836 ns; Loc. = LCCOMB_X14_Y5_N2; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~147'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~147 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.460 ns) 7.426 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[10\] 5 REG LCFF_X14_Y6_N29 8 " "Info: 5: + IC(1.130 ns) + CELL(0.460 ns) = 7.426 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 8; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~147 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 25.33 % ) " "Info: Total cell delay = 1.881 ns ( 25.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.545 ns ( 74.67 % ) " "Info: Total interconnect delay = 5.545 ns ( 74.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.426 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~119 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~147 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.426 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~119 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~147 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] {} } { 0.000ns 1.939ns 1.145ns 1.331ns 1.130ns } { 0.000ns 0.202ns 0.615ns 0.604ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 15.777 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 15.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns clk_2 2 REG LCFF_X1_Y6_N3 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 2; REG Node = 'clk_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { sys_clk clk_2 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 3.951 ns clk_4 3 REG LCFF_X1_Y6_N1 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 3.951 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 2; REG Node = 'clk_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_2 clk_4 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.970 ns) 5.939 ns clk_8 4 REG LCFF_X4_Y6_N1 2 " "Info: 4: + IC(1.018 ns) + CELL(0.970 ns) = 5.939 ns; Loc. = LCFF_X4_Y6_N1; Fanout = 2; REG Node = 'clk_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { clk_4 clk_8 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.296 ns clk_16 5 REG LCFF_X4_Y6_N15 2 " "Info: 5: + IC(0.387 ns) + CELL(0.970 ns) = 7.296 ns; Loc. = LCFF_X4_Y6_N15; Fanout = 2; REG Node = 'clk_16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_8 clk_16 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 8.867 ns clk_32 6 REG LCFF_X3_Y6_N1 2 " "Info: 6: + IC(0.601 ns) + CELL(0.970 ns) = 8.867 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 2; REG Node = 'clk_32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_16 clk_32 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.224 ns clk_64 7 REG LCFF_X3_Y6_N15 2 " "Info: 7: + IC(0.387 ns) + CELL(0.970 ns) = 10.224 ns; Loc. = LCFF_X3_Y6_N15; Fanout = 2; REG Node = 'clk_64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_32 clk_64 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 11.795 ns clk_128 8 REG LCFF_X2_Y6_N1 2 " "Info: 8: + IC(0.601 ns) + CELL(0.970 ns) = 11.795 ns; Loc. = LCFF_X2_Y6_N1; Fanout = 2; REG Node = 'clk_128'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_64 clk_128 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 13.152 ns clk_256~reg0 9 REG LCFF_X2_Y6_N21 4 " "Info: 9: + IC(0.387 ns) + CELL(0.970 ns) = 13.152 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 4; REG Node = 'clk_256~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_128 clk_256~reg0 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 144 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 14.302 ns clk_256~reg0clkctrl 10 COMB CLKCTRL_G3 291 " "Info: 10: + IC(1.150 ns) + CELL(0.000 ns) = 14.302 ns; Loc. = CLKCTRL_G3; Fanout = 291; COMB Node = 'clk_256~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { clk_256~reg0 clk_256~reg0clkctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.666 ns) 15.777 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[10\] 11 REG LCFF_X14_Y6_N29 8 " "Info: 11: + IC(0.809 ns) + CELL(0.666 ns) = 15.777 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 8; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.526 ns ( 60.38 % ) " "Info: Total cell delay = 9.526 ns ( 60.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.251 ns ( 39.62 % ) " "Info: Total interconnect delay = 6.251 ns ( 39.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.777 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.777 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} clk_256~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns 1.150ns 0.809ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 15.779 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 15.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns clk_2 2 REG LCFF_X1_Y6_N3 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 2; REG Node = 'clk_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { sys_clk clk_2 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 3.951 ns clk_4 3 REG LCFF_X1_Y6_N1 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 3.951 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 2; REG Node = 'clk_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_2 clk_4 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.970 ns) 5.939 ns clk_8 4 REG LCFF_X4_Y6_N1 2 " "Info: 4: + IC(1.018 ns) + CELL(0.970 ns) = 5.939 ns; Loc. = LCFF_X4_Y6_N1; Fanout = 2; REG Node = 'clk_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { clk_4 clk_8 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.296 ns clk_16 5 REG LCFF_X4_Y6_N15 2 " "Info: 5: + IC(0.387 ns) + CELL(0.970 ns) = 7.296 ns; Loc. = LCFF_X4_Y6_N15; Fanout = 2; REG Node = 'clk_16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_8 clk_16 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 8.867 ns clk_32 6 REG LCFF_X3_Y6_N1 2 " "Info: 6: + IC(0.601 ns) + CELL(0.970 ns) = 8.867 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 2; REG Node = 'clk_32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_16 clk_32 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.224 ns clk_64 7 REG LCFF_X3_Y6_N15 2 " "Info: 7: + IC(0.387 ns) + CELL(0.970 ns) = 10.224 ns; Loc. = LCFF_X3_Y6_N15; Fanout = 2; REG Node = 'clk_64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_32 clk_64 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 11.795 ns clk_128 8 REG LCFF_X2_Y6_N1 2 " "Info: 8: + IC(0.601 ns) + CELL(0.970 ns) = 11.795 ns; Loc. = LCFF_X2_Y6_N1; Fanout = 2; REG Node = 'clk_128'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_64 clk_128 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 13.152 ns clk_256~reg0 9 REG LCFF_X2_Y6_N21 4 " "Info: 9: + IC(0.387 ns) + CELL(0.970 ns) = 13.152 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 4; REG Node = 'clk_256~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_128 clk_256~reg0 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 144 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 14.302 ns clk_256~reg0clkctrl 10 COMB CLKCTRL_G3 291 " "Info: 10: + IC(1.150 ns) + CELL(0.000 ns) = 14.302 ns; Loc. = CLKCTRL_G3; Fanout = 291; COMB Node = 'clk_256~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { clk_256~reg0 clk_256~reg0clkctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 15.779 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[6\] 11 REG LCFF_X14_Y7_N21 4 " "Info: 11: + IC(0.811 ns) + CELL(0.666 ns) = 15.779 ns; Loc. = LCFF_X14_Y7_N21; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.526 ns ( 60.37 % ) " "Info: Total cell delay = 9.526 ns ( 60.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.253 ns ( 39.63 % ) " "Info: Total interconnect delay = 6.253 ns ( 39.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.779 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.779 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} clk_256~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns 1.150ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.777 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.777 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} clk_256~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns 1.150ns 0.809ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.779 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.779 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} clk_256~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns 1.150ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.426 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~119 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~147 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.426 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~119 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~52 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~147 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] {} } { 0.000ns 1.939ns 1.145ns 1.331ns 1.130ns } { 0.000ns 0.202ns 0.615ns 0.604ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.777 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.777 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} clk_256~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10] {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns 1.150ns 0.809ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.779 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.779 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} clk_256~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns 1.150ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ps2_key_clk register register buff\[8\] buff\[9\] 360.1 MHz Internal " "Info: Clock \"ps2_key_clk\" Internal fmax is restricted to 360.1 MHz between source register \"buff\[8\]\" and destination register \"buff\[9\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.226 ns + Longest register register " "Info: + Longest register to register delay is 1.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buff\[8\] 1 REG LCFF_X18_Y5_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y5_N11; Fanout = 6; REG Node = 'buff\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff[8] } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.460 ns) 1.226 ns buff\[9\] 2 REG LCFF_X18_Y5_N1 5 " "Info: 2: + IC(0.766 ns) + CELL(0.460 ns) = 1.226 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 5; REG Node = 'buff\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { buff[8] buff[9] } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.52 % ) " "Info: Total cell delay = 0.460 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.766 ns ( 62.48 % ) " "Info: Total interconnect delay = 0.766 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { buff[8] buff[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.226 ns" { buff[8] {} buff[9] {} } { 0.000ns 0.766ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ps2_key_clk destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"ps2_key_clk\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns ps2_key_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'ps2_key_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_key_clk } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.051 ns) + CELL(0.187 ns) 1.183 ns ps2_key_clk~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G1 1 " "Info: 2: + IC(0.051 ns) + CELL(0.187 ns) = 1.183 ns; Loc. = CLKDELAYCTRL_G1; Fanout = 1; COMB Node = 'ps2_key_clk~clk_delay_ctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.183 ns ps2_key_clk~clkctrl 3 COMB CLKCTRL_G1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'ps2_key_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.677 ns buff\[9\] 4 REG LCFF_X18_Y5_N1 5 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 2.677 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 5; REG Node = 'buff\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ps2_key_clk~clkctrl buff[9] } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.798 ns ( 67.16 % ) " "Info: Total cell delay = 1.798 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 32.84 % ) " "Info: Total interconnect delay = 0.879 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl buff[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { ps2_key_clk {} ps2_key_clk~combout {} ps2_key_clk~clk_delay_ctrl {} ps2_key_clk~clkctrl {} buff[9] {} } { 0.000ns 0.000ns 0.051ns 0.000ns 0.828ns } { 0.000ns 0.945ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ps2_key_clk source 2.677 ns - Longest register " "Info: - Longest clock path from clock \"ps2_key_clk\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns ps2_key_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'ps2_key_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_key_clk } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.051 ns) + CELL(0.187 ns) 1.183 ns ps2_key_clk~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G1 1 " "Info: 2: + IC(0.051 ns) + CELL(0.187 ns) = 1.183 ns; Loc. = CLKDELAYCTRL_G1; Fanout = 1; COMB Node = 'ps2_key_clk~clk_delay_ctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.183 ns ps2_key_clk~clkctrl 3 COMB CLKCTRL_G1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'ps2_key_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.677 ns buff\[8\] 4 REG LCFF_X18_Y5_N11 6 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 2.677 ns; Loc. = LCFF_X18_Y5_N11; Fanout = 6; REG Node = 'buff\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ps2_key_clk~clkctrl buff[8] } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.798 ns ( 67.16 % ) " "Info: Total cell delay = 1.798 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 32.84 % ) " "Info: Total interconnect delay = 0.879 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl buff[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { ps2_key_clk {} ps2_key_clk~combout {} ps2_key_clk~clk_delay_ctrl {} ps2_key_clk~clkctrl {} buff[8] {} } { 0.000ns 0.000ns 0.051ns 0.000ns 0.828ns } { 0.000ns 0.945ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl buff[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { ps2_key_clk {} ps2_key_clk~combout {} ps2_key_clk~clk_delay_ctrl {} ps2_key_clk~clkctrl {} buff[9] {} } { 0.000ns 0.000ns 0.051ns 0.000ns 0.828ns } { 0.000ns 0.945ns 0.187ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl buff[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { ps2_key_clk {} ps2_key_clk~combout {} ps2_key_clk~clk_delay_ctrl {} ps2_key_clk~clkctrl {} buff[8] {} } { 0.000ns 0.000ns 0.051ns 0.000ns 0.828ns } { 0.000ns 0.945ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { buff[8] buff[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.226 ns" { buff[8] {} buff[9] {} } { 0.000ns 0.766ns } { 0.000ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl buff[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { ps2_key_clk {} ps2_key_clk~combout {} ps2_key_clk~clk_delay_ctrl {} ps2_key_clk~clkctrl {} buff[9] {} } { 0.000ns 0.000ns 0.051ns 0.000ns 0.828ns } { 0.000ns 0.945ns 0.187ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl buff[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { ps2_key_clk {} ps2_key_clk~combout {} ps2_key_clk~clk_delay_ctrl {} ps2_key_clk~clkctrl {} buff[8] {} } { 0.000ns 0.000ns 0.051ns 0.000ns 0.828ns } { 0.000ns 0.945ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { buff[9] {} } {  } {  } "" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 90.11 MHz 11.098 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 90.11 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 11.098 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.286 ns + Longest register register " "Info: + Longest register to register delay is 5.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] 1 REG LCFF_X17_Y11_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N29; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.505 ns) 0.964 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X17_Y11_N14 6 " "Info: 2: + IC(0.459 ns) + CELL(0.505 ns) = 0.964 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.206 ns) 1.808 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 3 COMB LCCOMB_X18_Y11_N0 4 " "Info: 3: + IC(0.638 ns) + CELL(0.206 ns) = 1.808 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 2.410 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 4 COMB LCCOMB_X18_Y11_N2 18 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 2.410 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 2.988 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X18_Y11_N6 1 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 2.988 ns; Loc. = LCCOMB_X18_Y11_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 4.036 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X18_Y11_N12 1 " "Info: 6: + IC(0.397 ns) + CELL(0.651 ns) = 4.036 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 4.606 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X18_Y11_N10 1 " "Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 4.606 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 5.178 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X18_Y11_N26 1 " "Info: 8: + IC(0.366 ns) + CELL(0.206 ns) = 5.178 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.286 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG LCFF_X18_Y11_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.286 ns; Loc. = LCFF_X18_Y11_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 43.40 % ) " "Info: Total cell delay = 2.294 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.992 ns ( 56.60 % ) " "Info: Total interconnect delay = 2.992 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.459ns 0.638ns 0.396ns 0.372ns 0.397ns 0.364ns 0.366ns 0.000ns } { 0.000ns 0.505ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.326 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 329 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G2; Fanout = 329; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 5.326 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X18_Y11_N27 2 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 5.326 ns; Loc. = LCFF_X18_Y11_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.50 % ) " "Info: Total cell delay = 0.666 ns ( 12.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.660 ns ( 87.50 % ) " "Info: Total interconnect delay = 4.660 ns ( 87.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.326 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.325 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 329 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G2; Fanout = 329; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 5.325 ns sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] 3 REG LCFF_X17_Y11_N29 12 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 5.325 ns; Loc. = LCFF_X17_Y11_N29; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.51 % ) " "Info: Total cell delay = 0.666 ns ( 12.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.659 ns ( 87.49 % ) " "Info: Total interconnect delay = 4.659 ns ( 87.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.325 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.325 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 3.811ns 0.848ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.326 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.325 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.325 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 3.811ns 0.848ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.459ns 0.638ns 0.396ns 0.372ns 0.397ns 0.364ns 0.366ns 0.000ns } { 0.000ns 0.505ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.326 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.325 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.325 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 3.811ns 0.848ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "buff\[0\] ps2_key_data ps2_key_clk 5.440 ns register " "Info: tsu for register \"buff\[0\]\" (data pin = \"ps2_key_data\", clock pin = \"ps2_key_clk\") is 5.440 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.157 ns + Longest pin register " "Info: + Longest pin to register delay is 8.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns ps2_key_data 1 PIN PIN_9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_9; Fanout = 4; PIN Node = 'ps2_key_data'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_key_data } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.752 ns) + CELL(0.460 ns) 8.157 ns buff\[0\] 2 REG LCFF_X18_Y5_N3 4 " "Info: 2: + IC(6.752 ns) + CELL(0.460 ns) = 8.157 ns; Loc. = LCFF_X18_Y5_N3; Fanout = 4; REG Node = 'buff\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.212 ns" { ps2_key_data buff[0] } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 17.22 % ) " "Info: Total cell delay = 1.405 ns ( 17.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.752 ns ( 82.78 % ) " "Info: Total interconnect delay = 6.752 ns ( 82.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { ps2_key_data buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { ps2_key_data {} ps2_key_data~combout {} buff[0] {} } { 0.000ns 0.000ns 6.752ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ps2_key_clk destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"ps2_key_clk\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns ps2_key_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'ps2_key_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_key_clk } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.051 ns) + CELL(0.187 ns) 1.183 ns ps2_key_clk~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G1 1 " "Info: 2: + IC(0.051 ns) + CELL(0.187 ns) = 1.183 ns; Loc. = CLKDELAYCTRL_G1; Fanout = 1; COMB Node = 'ps2_key_clk~clk_delay_ctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.183 ns ps2_key_clk~clkctrl 3 COMB CLKCTRL_G1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'ps2_key_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.677 ns buff\[0\] 4 REG LCFF_X18_Y5_N3 4 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 2.677 ns; Loc. = LCFF_X18_Y5_N3; Fanout = 4; REG Node = 'buff\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ps2_key_clk~clkctrl buff[0] } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.798 ns ( 67.16 % ) " "Info: Total cell delay = 1.798 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 32.84 % ) " "Info: Total interconnect delay = 0.879 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { ps2_key_clk {} ps2_key_clk~combout {} ps2_key_clk~clk_delay_ctrl {} ps2_key_clk~clkctrl {} buff[0] {} } { 0.000ns 0.000ns 0.051ns 0.000ns 0.828ns } { 0.000ns 0.945ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { ps2_key_data buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { ps2_key_data {} ps2_key_data~combout {} buff[0] {} } { 0.000ns 0.000ns 6.752ns } { 0.000ns 0.945ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { ps2_key_clk ps2_key_clk~clk_delay_ctrl ps2_key_clk~clkctrl buff[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { ps2_key_clk {} ps2_key_clk~combout {} ps2_key_clk~clk_delay_ctrl {} ps2_key_clk~clkctrl {} buff[0] {} } { 0.000ns 0.000ns 0.051ns 0.000ns 0.828ns } { 0.000ns 0.945ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk clk_256 clk_256~reg0 17.968 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"clk_256\" through register \"clk_256~reg0\" is 17.968 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 12.848 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 12.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns clk_2 2 REG LCFF_X1_Y6_N3 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 2; REG Node = 'clk_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { sys_clk clk_2 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 3.951 ns clk_4 3 REG LCFF_X1_Y6_N1 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 3.951 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 2; REG Node = 'clk_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_2 clk_4 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.970 ns) 5.939 ns clk_8 4 REG LCFF_X4_Y6_N1 2 " "Info: 4: + IC(1.018 ns) + CELL(0.970 ns) = 5.939 ns; Loc. = LCFF_X4_Y6_N1; Fanout = 2; REG Node = 'clk_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { clk_4 clk_8 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.296 ns clk_16 5 REG LCFF_X4_Y6_N15 2 " "Info: 5: + IC(0.387 ns) + CELL(0.970 ns) = 7.296 ns; Loc. = LCFF_X4_Y6_N15; Fanout = 2; REG Node = 'clk_16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_8 clk_16 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 8.867 ns clk_32 6 REG LCFF_X3_Y6_N1 2 " "Info: 6: + IC(0.601 ns) + CELL(0.970 ns) = 8.867 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 2; REG Node = 'clk_32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_16 clk_32 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.224 ns clk_64 7 REG LCFF_X3_Y6_N15 2 " "Info: 7: + IC(0.387 ns) + CELL(0.970 ns) = 10.224 ns; Loc. = LCFF_X3_Y6_N15; Fanout = 2; REG Node = 'clk_64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_32 clk_64 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 11.795 ns clk_128 8 REG LCFF_X2_Y6_N1 2 " "Info: 8: + IC(0.601 ns) + CELL(0.970 ns) = 11.795 ns; Loc. = LCFF_X2_Y6_N1; Fanout = 2; REG Node = 'clk_128'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_64 clk_128 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.666 ns) 12.848 ns clk_256~reg0 9 REG LCFF_X2_Y6_N21 4 " "Info: 9: + IC(0.387 ns) + CELL(0.666 ns) = 12.848 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 4; REG Node = 'clk_256~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { clk_128 clk_256~reg0 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 144 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.556 ns ( 66.59 % ) " "Info: Total cell delay = 8.556 ns ( 66.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.292 ns ( 33.41 % ) " "Info: Total interconnect delay = 4.292 ns ( 33.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.848 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.848 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 144 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.816 ns + Longest register pin " "Info: + Longest register to pin delay is 4.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_256~reg0 1 REG LCFF_X2_Y6_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 4; REG Node = 'clk_256~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_256~reg0 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 144 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(3.056 ns) 4.816 ns clk_256 2 PIN PIN_8 0 " "Info: 2: + IC(1.760 ns) + CELL(3.056 ns) = 4.816 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'clk_256'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { clk_256~reg0 clk_256 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 63.46 % ) " "Info: Total cell delay = 3.056 ns ( 63.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.760 ns ( 36.54 % ) " "Info: Total interconnect delay = 1.760 ns ( 36.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { clk_256~reg0 clk_256 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.816 ns" { clk_256~reg0 {} clk_256 {} } { 0.000ns 1.760ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.848 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.848 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { clk_256~reg0 clk_256 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.816 ns" { clk_256~reg0 {} clk_256 {} } { 0.000ns 1.760ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ps2_key_data altera_auto_signaltap_0_ps2_key_data_ae 8.606 ns Longest " "Info: Longest tpd from source pin \"ps2_key_data\" to destination pin \"altera_auto_signaltap_0_ps2_key_data_ae\" is 8.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns ps2_key_data 1 PIN PIN_9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_9; Fanout = 4; PIN Node = 'ps2_key_data'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_key_data } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.333 ns) + CELL(0.319 ns) 7.597 ns altera_auto_signaltap_0_ps2_key_data_signaltap_lcell 2 COMB LCCOMB_X18_Y7_N16 1 " "Info: 2: + IC(6.333 ns) + CELL(0.319 ns) = 7.597 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 1; COMB Node = 'altera_auto_signaltap_0_ps2_key_data_signaltap_lcell'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.652 ns" { ps2_key_data altera_auto_signaltap_0_ps2_key_data_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.000 ns) 8.606 ns altera_auto_signaltap_0_ps2_key_data_ae 3 PIN LCCOMB_X21_Y7_N0 0 " "Info: 3: + IC(1.009 ns) + CELL(0.000 ns) = 8.606 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 0; PIN Node = 'altera_auto_signaltap_0_ps2_key_data_ae'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { altera_auto_signaltap_0_ps2_key_data_signaltap_lcell altera_auto_signaltap_0_ps2_key_data_ae } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.264 ns ( 14.69 % ) " "Info: Total cell delay = 1.264 ns ( 14.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.342 ns ( 85.31 % ) " "Info: Total interconnect delay = 7.342 ns ( 85.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.606 ns" { ps2_key_data altera_auto_signaltap_0_ps2_key_data_signaltap_lcell altera_auto_signaltap_0_ps2_key_data_ae } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.606 ns" { ps2_key_data {} ps2_key_data~combout {} altera_auto_signaltap_0_ps2_key_data_signaltap_lcell {} altera_auto_signaltap_0_ps2_key_data_ae {} } { 0.000ns 0.000ns 6.333ns 1.009ns } { 0.000ns 0.945ns 0.319ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\] ps2_key_clk sys_clk 8.513 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\]\" (data pin = \"ps2_key_clk\", clock pin = \"sys_clk\") is 8.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 15.812 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 15.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns clk_2 2 REG LCFF_X1_Y6_N3 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 2; REG Node = 'clk_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { sys_clk clk_2 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 3.951 ns clk_4 3 REG LCFF_X1_Y6_N1 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 3.951 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 2; REG Node = 'clk_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_2 clk_4 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.970 ns) 5.939 ns clk_8 4 REG LCFF_X4_Y6_N1 2 " "Info: 4: + IC(1.018 ns) + CELL(0.970 ns) = 5.939 ns; Loc. = LCFF_X4_Y6_N1; Fanout = 2; REG Node = 'clk_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { clk_4 clk_8 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.296 ns clk_16 5 REG LCFF_X4_Y6_N15 2 " "Info: 5: + IC(0.387 ns) + CELL(0.970 ns) = 7.296 ns; Loc. = LCFF_X4_Y6_N15; Fanout = 2; REG Node = 'clk_16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_8 clk_16 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 8.867 ns clk_32 6 REG LCFF_X3_Y6_N1 2 " "Info: 6: + IC(0.601 ns) + CELL(0.970 ns) = 8.867 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 2; REG Node = 'clk_32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_16 clk_32 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 10.224 ns clk_64 7 REG LCFF_X3_Y6_N15 2 " "Info: 7: + IC(0.387 ns) + CELL(0.970 ns) = 10.224 ns; Loc. = LCFF_X3_Y6_N15; Fanout = 2; REG Node = 'clk_64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_32 clk_64 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 11.795 ns clk_128 8 REG LCFF_X2_Y6_N1 2 " "Info: 8: + IC(0.601 ns) + CELL(0.970 ns) = 11.795 ns; Loc. = LCFF_X2_Y6_N1; Fanout = 2; REG Node = 'clk_128'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_64 clk_128 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 13.152 ns clk_256~reg0 9 REG LCFF_X2_Y6_N21 4 " "Info: 9: + IC(0.387 ns) + CELL(0.970 ns) = 13.152 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 4; REG Node = 'clk_256~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_128 clk_256~reg0 } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 144 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 14.302 ns clk_256~reg0clkctrl 10 COMB CLKCTRL_G3 291 " "Info: 10: + IC(1.150 ns) + CELL(0.000 ns) = 14.302 ns; Loc. = CLKCTRL_G3; Fanout = 291; COMB Node = 'clk_256~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { clk_256~reg0 clk_256~reg0clkctrl } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 15.812 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\] 11 REG LCFF_X20_Y9_N3 1 " "Info: 11: + IC(0.844 ns) + CELL(0.666 ns) = 15.812 ns; Loc. = LCFF_X20_Y9_N3; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.526 ns ( 60.25 % ) " "Info: Total cell delay = 9.526 ns ( 60.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.286 ns ( 39.75 % ) " "Info: Total interconnect delay = 6.286 ns ( 39.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.812 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.812 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} clk_256~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns 1.150ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.605 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns ps2_key_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'ps2_key_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_key_clk } "NODE_NAME" } } { "RTL/ps2key.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/ps2key/RTL/ps2key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.346 ns) + CELL(0.206 ns) 7.497 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\]~feeder 2 COMB LCCOMB_X20_Y9_N2 1 " "Info: 2: + IC(6.346 ns) + CELL(0.206 ns) = 7.497 ns; Loc. = LCCOMB_X20_Y9_N2; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.552 ns" { ps2_key_clk sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]~feeder } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.605 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\] 3 REG LCFF_X20_Y9_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.605 ns; Loc. = LCFF_X20_Y9_N3; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 16.55 % ) " "Info: Total cell delay = 1.259 ns ( 16.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.346 ns ( 83.45 % ) " "Info: Total interconnect delay = 6.346 ns ( 83.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.605 ns" { ps2_key_clk sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.605 ns" { ps2_key_clk {} ps2_key_clk~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] {} } { 0.000ns 0.000ns 6.346ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.812 ns" { sys_clk clk_2 clk_4 clk_8 clk_16 clk_32 clk_64 clk_128 clk_256~reg0 clk_256~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.812 ns" { sys_clk {} sys_clk~combout {} clk_2 {} clk_4 {} clk_8 {} clk_16 {} clk_32 {} clk_64 {} clk_128 {} clk_256~reg0 {} clk_256~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] {} } { 0.000ns 0.000ns 0.524ns 0.387ns 1.018ns 0.387ns 0.601ns 0.387ns 0.601ns 0.387ns 1.150ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.605 ns" { ps2_key_clk sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.605 ns" { ps2_key_clk {} ps2_key_clk~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9] {} } { 0.000ns 0.000ns 6.346ns 0.000ns } { 0.000ns 0.945ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "119 " "Info: Allocated 119 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 12:59:45 2009 " "Info: Processing ended: Sun Nov 08 12:59:45 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
