// Seed: 2337368690
module module_0 ();
  wor id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd10,
    parameter id_9 = 32'd28
) (
    input tri1 id_0,
    input supply1 _id_1,
    output wire id_2,
    input tri _id_3[id_3 : id_3],
    output supply1 id_4
);
  wor id_6;
  struct packed {logic id_7;} id_8;
  ;
  logic _id_9;
  assign id_8.id_7 = !id_8.id_7;
  genvar id_10;
  wire id_11;
  logic [7:0][id_1 : 1] id_12;
  assign id_6 = -1;
  pulldown (id_2, id_9);
  assign id_12[1] = -1;
  logic id_13;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  integer id_14 = !-1;
  wire [1 : id_9] id_15, id_16, id_17, id_18;
  id_19 :
  assert property (@(id_15) -1) id_8[""] <= -1;
endmodule
