{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759200559839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759200559839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 09:49:19 2025 " "Processing started: Tue Sep 30 09:49:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759200559839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759200559839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759200559839 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1759200560173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 4 4 " "Found 4 design units, including 4 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759200560220 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin2bcd16 " "Found entity 2: bin2bcd16" {  } { { "part2.v" "" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759200560220 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "part2.v" "" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759200560220 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Found entity 4: counter" {  } { { "part2.v" "" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759200560220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759200560220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759200560283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst\"" {  } { { "part2.v" "counter_inst" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759200560299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 part2.v(115) " "Verilog HDL assignment warning at part2.v(115): truncated value with size 32 to match size of target (16)" {  } { { "part2.v" "" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759200560299 "|part2|counter:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd16 bin2bcd16:bin2bcd_inst " "Elaborating entity \"bin2bcd16\" for hierarchy \"bin2bcd16:bin2bcd_inst\"" {  } { { "part2.v" "bin2bcd_inst" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759200560308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(66) " "Verilog HDL assignment warning at part2.v(66): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759200560308 "|part2|bin2bcd16:bin2bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(65) " "Verilog HDL assignment warning at part2.v(65): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759200560310 "|part2|bin2bcd16:bin2bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(64) " "Verilog HDL assignment warning at part2.v(64): truncated value with size 32 to match size of target (4)" {  } { { "part2.v" "" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759200560310 "|part2|bin2bcd16:bin2bcd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:disp0 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:disp0\"" {  } { { "part2.v" "disp0" { Text "D:/Quartus/ChuyenDe/Lab7/part2/part2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759200560316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759200562909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759200562909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759200563001 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759200563001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759200563001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759200563001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759200563035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 09:49:23 2025 " "Processing ended: Tue Sep 30 09:49:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759200563035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759200563035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759200563035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759200563035 ""}
