Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Sun Apr 13 19:12:49 2025
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: Scratch_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Scratch_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  Scratch_counter_reg[0]/CK (DFF_X1)     0.0000     0.0000 r
  Scratch_counter_reg[0]/Q (DFF_X1)      0.0663     0.0663 r
  U5031/ZN (AOI21_X1)                    0.0237     0.0899 f
  Scratch_counter_reg[0]/D (DFF_X1)      0.0000     0.0899 f
  data arrival time                                 0.0899

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  Scratch_counter_reg[0]/CK (DFF_X1)     0.0000     0.0500 r
  library hold time                      0.0003     0.0503
  data required time                                0.0503
  -----------------------------------------------------------
  data required time                                0.0503
  data arrival time                                -0.0899
  -----------------------------------------------------------
  slack (MET)                                       0.0396


1
