
---------- Begin Simulation Statistics ----------
simSeconds                                   0.138903                       # Number of seconds simulated (Second)
simTicks                                 138903353996                       # Number of ticks simulated (Tick)
finalTick                                138903353996                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     61.78                       # Real time elapsed on the host (Second)
hostTickRate                               2248419237                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8669176                       # Number of bytes of host memory used (Byte)
simInsts                                     12147927                       # Number of instructions simulated (Count)
simOps                                       23111553                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   196637                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     374104                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         10418013                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.857596                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.166050                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        30328965                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    13977                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       28040433                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 205806                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              7231379                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          11963804                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2124                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            10388535                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.699171                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.779277                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4077129     39.25%     39.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    914214      8.80%     48.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    762336      7.34%     55.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    655982      6.31%     61.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    579588      5.58%     67.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    778200      7.49%     74.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1376107     13.25%     88.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    792225      7.63%     95.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    452754      4.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              10388535                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1254969     93.60%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   4904      0.37%     93.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     93.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    289      0.02%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    16      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   35      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     93.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  45779      3.41%     97.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 30700      2.29%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1877      0.14%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             2175      0.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       164244      0.59%      0.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      22834214     81.43%     82.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        19471      0.07%     82.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        247412      0.88%     82.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        31397      0.11%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1700      0.01%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7869      0.03%     83.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        67711      0.24%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        27492      0.10%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        29779      0.11%     83.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     83.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         5499      0.02%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         4802      0.02%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            6      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3411208     12.17%     95.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1085898      3.87%     99.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        59528      0.21%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        42195      0.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       28040433                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.691534                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1340746                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.047815                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 67441135                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                37179470                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27296618                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    574818                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   398923                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           274462                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    28925157                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       291778                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    329782                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            6077                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           29478                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        3675323                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1245192                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       127705                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        89789                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         3920      0.09%      0.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         96971      2.32%      2.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       124915      2.99%      5.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1462      0.04%      5.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      3565506     85.41%     90.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       330594      7.92%     98.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        51044      1.22%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        4174412                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         3595      0.26%      0.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        25071      1.81%      2.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        53632      3.88%      5.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          840      0.06%      6.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1201479     86.84%     92.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        80663      5.83%     98.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        18317      1.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1383597                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          431      0.25%      0.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           74      0.04%      0.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          970      0.57%      0.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          252      0.15%      1.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       165342     97.67%     98.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          837      0.49%     99.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1373      0.81%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       169279                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          325      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        71899      2.58%      2.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        71282      2.55%      5.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          622      0.02%      5.16% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2364027     84.71%     89.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       249931      8.96%     98.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        32727      1.17%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2790813                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          325      0.20%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           55      0.03%      0.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          634      0.38%      0.62% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          232      0.14%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       161838     98.20%     98.95% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          417      0.25%     99.21% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.21% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1306      0.79%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       164807                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1812428     43.42%     43.42% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2231007     53.44%     96.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        96971      2.32%     99.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        34006      0.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      4174412                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        86405     56.96%     56.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        65056     42.89%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           74      0.05%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          156      0.10%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       151691                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           3569426                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1786158                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            169279                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2138                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        97881                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         71398                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              4174412                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                95751                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2971603                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.711861                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3048                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           52506                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              34006                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            18500                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         3920      0.09%      0.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        96971      2.32%      2.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       124915      2.99%      5.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1462      0.04%      5.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      3565506     85.41%     90.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       330594      7.92%     98.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        51044      1.22%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      4174412                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          314      0.03%      0.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        96970      8.06%      8.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1523      0.13%      8.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1462      0.12%      8.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      1050354     87.33%     95.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1142      0.09%     95.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        51044      4.24%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1202809                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          970      1.01%      1.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        93944     98.11%     99.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          837      0.87%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        95751                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          970      1.01%      1.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        93944     98.11%     99.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          837      0.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        95751                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        52506                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        34006                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        18500                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1625                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        54131                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               151448                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 151443                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              79543                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  71899                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               71844                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                55                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         7214515                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           11853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            166711                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9401564                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.458267                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.999460                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4033353     42.90%     42.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1202608     12.79%     55.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          725326      7.71%     63.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          876640      9.32%     72.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          329488      3.50%     76.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          184574      1.96%     78.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          240549      2.56%     80.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          327951      3.49%     84.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1481075     15.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9401564                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        7284                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 71904                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       124148      0.54%      0.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     18856295     81.59%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        18796      0.08%     82.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       210906      0.91%     83.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        26795      0.12%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1632      0.01%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6830      0.03%     83.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        51957      0.22%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        23742      0.10%     83.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        28194      0.12%     83.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         2170      0.01%     83.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         4802      0.02%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2813956     12.18%     95.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       862245      3.73%     99.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        47667      0.21%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        31406      0.14%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     23111553                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1481075                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             12147927                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               23111553                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       12147927                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         23111553                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.857596                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.166050                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3755274                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             229203                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          22793474                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2861623                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          893651                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       124148      0.54%      0.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     18856295     81.59%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        18796      0.08%     82.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       210906      0.91%     83.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        26795      0.12%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1632      0.01%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6830      0.03%     83.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        51957      0.22%     83.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     83.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        23742      0.10%     83.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        28194      0.12%     83.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     83.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2170      0.01%     83.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     83.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4802      0.02%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            4      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     83.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2813956     12.18%     95.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       862245      3.73%     99.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        47667      0.21%     99.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        31406      0.14%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     23111553                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2790813                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2685240                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       105248                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2364027                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       426461                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        71904                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        71899                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  3826972                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1552012                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4301520                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                537719                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 170312                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2095548                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2859                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               32700175                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 15062                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            27710651                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3172580                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3415298                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1101004                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.659879                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       16176013                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      10895910                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         346578                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        214237                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      33217589                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     20847077                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4516302                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     11048938                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          918                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2361984                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6564486                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  346240                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  315                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3008                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   2738300                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 47905                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           10388535                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.308511                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.465736                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4714792     45.38%     45.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   263168      2.53%     47.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   403373      3.88%     51.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   396257      3.81%     55.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   467407      4.50%     60.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   503776      4.85%     64.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   477763      4.60%     69.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   439184      4.23%     73.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2722815     26.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             10388535                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              17764190                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.705142                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            4174412                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.400692                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      3647606                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    170312                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     884730                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    16801                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               30342942                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 8180                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3675323                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1245192                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  5289                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      5466                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     7709                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4095                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          73742                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       106842                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               180584                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27646286                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27571080                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  20949460                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  33440182                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.646482                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.626476                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           3893716                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              3893716                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          3893716                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             3893716                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          288632                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             288632                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         288632                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            288632                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  63622822723                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   63622822723                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  63622822723                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  63622822723                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       4182348                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          4182348                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      4182348                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         4182348                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.069012                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.069012                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.069012                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.069012                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 220428.860012                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 220428.860012                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 220428.860012                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 220428.860012                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs            135                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           55                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             42                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.214286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        9.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           39308                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                39308                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        129369                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           129369                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       129369                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          129369                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       159263                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         159263                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       159263                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        159263                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  33912618830                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  33912618830                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  33912618830                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  33912618830                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.038080                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.038080                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.038080                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.038080                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 212934.698141                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 212934.698141                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 212934.698141                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 212934.698141                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    159276                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data         3565                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total         3565                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           77                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           77                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     16026266                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     16026266                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data         3642                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total         3642                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.021142                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.021142                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 208133.324675                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 208133.324675                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           77                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           77                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    318538703                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    318538703                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.021142                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.021142                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 4136866.272727                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 4136866.272727                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data         3642                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total         3642                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data         3642                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total         3642                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         3034078                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            3034078                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        258251                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           258251                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  57695424245                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  57695424245                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      3292329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        3292329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.078440                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.078440                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 223408.328506                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 223408.328506                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       129191                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         129191                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       129060                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       129060                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  28425702673                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  28425702673                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.039200                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.039200                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 220251.841570                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 220251.841570                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         859638                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            859638                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        30381                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           30381                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   5927398478                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   5927398478                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       890019                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        890019                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.034135                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.034135                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 195102.151937                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 195102.151937                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          178                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           178                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        30203                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        30203                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   5486916157                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   5486916157                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.033935                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.033935                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 181667.918982                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 181667.918982                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.996628                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 4049570                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                159276                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 25.424860                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.996628                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              17                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               8538604                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              8538604                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           2465730                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              2465730                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          2465730                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             2465730                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          272570                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             272570                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         272570                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            272570                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  55942401405                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   55942401405                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  55942401405                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  55942401405                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       2738300                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          2738300                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      2738300                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         2738300                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.099540                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.099540                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.099540                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.099540                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 205240.493836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 205240.493836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 205240.493836                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 205240.493836                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          9785                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             9785                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         9785                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            9785                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       262785                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         262785                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       262785                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        262785                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  51770852363                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  51770852363                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  51770852363                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  51770852363                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.095966                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.095966                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.095966                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.095966                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 197008.399882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 197008.399882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 197008.399882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 197008.399882                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    262720                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         2465730                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            2465730                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        272570                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           272570                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  55942401405                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  55942401405                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      2738300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        2738300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.099540                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.099540                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 205240.493836                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 205240.493836                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         9785                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           9785                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       262785                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       262785                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  51770852363                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  51770852363                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.095966                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.095966                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 197008.399882                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 197008.399882                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.990876                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 2718261                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                262720                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 10.346609                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.990876                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999857                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999857                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              43                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               5739384                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              5739384                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      118343                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  813699                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  420                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4095                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 351540                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   13                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     31                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2861623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.379132                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.017802                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2678016     93.58%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               137536      4.81%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                42116      1.47%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 3523      0.12%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  397      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               69                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2861623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 3415527                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1101027                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3132                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2357                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2738653                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       782                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 170312                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4040189                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  984262                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14228                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4588787                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                590757                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               31918107                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 21794                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 362098                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  58976                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  58079                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            59397261                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   113022117                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 40177795                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    429913                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              43520218                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 15877036                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     998                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 988                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1473142                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         38237327                       # The number of ROB reads (Count)
system.cpu.rob.writes                        61640444                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12147927                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   23111553                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   122                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     19058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    262785.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    134199.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007610988888                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1060                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1060                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               868482                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               18008                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       422125                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       39308                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     422125                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     39308                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   25141                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  20250                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 422125                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 39308                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   368043                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    25767                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2761                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      312                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       68                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1041                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1064                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1063                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1060                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1060                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1060                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1061                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1060                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1060                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      374.480189                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      74.752993                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     878.603098                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            843     79.53%     79.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511           57      5.38%     84.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767           31      2.92%     87.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023           17      1.60%     89.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279           10      0.94%     90.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535            6      0.57%     90.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            7      0.66%     91.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047           15      1.42%     93.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303           11      1.04%     94.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559            9      0.85%     94.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815           12      1.13%     96.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071            7      0.66%     96.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327            5      0.47%     97.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            3      0.28%     97.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839            8      0.75%     98.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095            6      0.57%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            6      0.57%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            3      0.28%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375            3      0.28%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-5887            1      0.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1060                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1060                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.952830                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.948647                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.378409                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                27      2.55%      2.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                20      1.89%      4.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               990     93.40%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                22      2.08%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1060                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1609024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 27016000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2515712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               194494943.59062040                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               18111240.13659487                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   138903167334                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      301025.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     16818240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      8588736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1217920                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 121078717.800322607160                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 61832459.425330571830                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 8768110.812033180147                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       262785                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       159340                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        39308                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   7289304138                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   4693598620                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 3363461245455                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27738.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29456.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  85566837.42                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     16818240                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     10197760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        27016000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     16818240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     16818240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      2515712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2515712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        262785                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        159340                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           422125                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        39308                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           39308                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       121078718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        73416226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          194494944                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    121078718                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      121078718                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     18111240                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          18111240                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     18111240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      121078718                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       73416226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         212606184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                396984                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                19030                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         10626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         25778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          8707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          6790                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         96398                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         47694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         50946                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         55970                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         21260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        10194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        14150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         5196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        16813                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        18780                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4940                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           711                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           672                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           721                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          952                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          713                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          748                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4539452758                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1984920000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         11982902758                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11434.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30184.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               243275                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               16887                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             61.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       155844                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   170.839558                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   116.587099                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   190.825970                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        84445     54.19%     54.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        38340     24.60%     78.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        12555      8.06%     86.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         8030      5.15%     92.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         5131      3.29%     95.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2333      1.50%     96.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1651      1.06%     97.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1905      1.22%     99.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1454      0.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       155844                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           25406976                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1217920                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               182.911177                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 8.768111                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.50                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                62.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        480978960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        255631200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1788455760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       55384200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 10964562960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  53934190020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   7920623040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    75399826140                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    542.822214                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  20135374284                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4638140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 114129839712                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        631804320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        335796780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1046010000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       43952400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 10964562960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  47246330430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  13552504800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    73820961690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    531.455574                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  34815290654                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4638140000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  99449923342                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              391825                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         39308                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            382688                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              30300                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             30300                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         391825                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       477956                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       477956                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       788290                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       788290                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1266246                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     12713472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     12713472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     16818240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     16818240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 29531712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             422125                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000047                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.006883                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   422105    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       20      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               422125                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 138903353996                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         13351039549                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        10810114596                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        17885396489                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         844121                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       421996                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.824817                       # Number of seconds simulated (Second)
simTicks                                 824817232387                       # Number of ticks simulated (Tick)
finalTick                                963720586383                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    599.29                       # Real time elapsed on the host (Second)
hostTickRate                               1376316941                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8732664                       # Number of bytes of host memory used (Byte)
simInsts                                    198180083                       # Number of instructions simulated (Count)
simOps                                      315368134                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   330690                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     526233                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         61862839                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.332538                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               3.007171                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       303195563                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    14841                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      298597893                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 295038                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             10953806                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          19484760                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2375                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            61856928                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.827234                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.490761                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4742034      7.67%      7.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3068869      4.96%     12.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4249180      6.87%     19.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5858896      9.47%     28.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   9109763     14.73%     43.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   7604561     12.29%     55.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   8065530     13.04%     69.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   6665821     10.78%     79.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  12492274     20.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              61856928                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1043560     16.14%     16.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     16.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     16.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   530      0.01%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     12      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  42875      0.66%     16.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%     16.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 77848      1.20%     18.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     18.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd           2620730     40.54%     58.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     58.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                32      0.00%     58.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                19      0.00%     58.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     58.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     58.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult          2020667     31.26%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     89.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 170733      2.64%     92.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                198851      3.08%     95.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            286673      4.43%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             2289      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1607577      0.54%      0.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     135140452     45.26%     45.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       403092      0.13%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          7777      0.00%     45.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     24100836      8.07%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          192      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          304      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      5863704      1.96%     55.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     55.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          243      0.00%     55.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      8128929      2.72%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           38      0.00%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     37396586     12.52%     71.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        38479      0.01%     71.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      4170690      1.40%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1961559      0.66%     73.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     32093536     10.75%     84.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt      1615385      0.54%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      5276668      1.77%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2785959      0.93%     87.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     29519976      9.89%     97.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      8485911      2.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      298597893                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.826773                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             6464820                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.021651                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                288476662                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               121870170                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       111916363                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 377335902                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                192299738                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        185561021                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   112274224                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    191180912                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    782990                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1164                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            5911                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       35200307                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11529429                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1861048                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1843934                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           27      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1019788      7.37%      7.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1083464      7.83%     15.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          197      0.00%     15.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     10521725     76.00%     91.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       196636      1.42%     92.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     92.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1023294      7.39%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       13845131                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           25      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        31489      2.48%      2.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        95327      7.52%     10.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           35      0.00%     10.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       984664     77.65%     87.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        95288      7.51%     95.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        61269      4.83%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1268097                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           72      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          519      0.14%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           53      0.01%      0.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       363082     99.64%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          281      0.08%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          383      0.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       364395                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       988299      7.86%      7.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       988137      7.86%     15.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          162      0.00%     15.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      9537060     75.83%     91.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       101348      0.81%     92.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     92.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       962025      7.65%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     12577033                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           68      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          354      0.10%      0.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           52      0.01%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       352999     99.72%     99.85% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          179      0.05%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          349      0.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       354003                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      6168410     44.55%     44.55% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      5635571     40.70%     85.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1019788      7.37%     92.62% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1021362      7.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     13845131                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       199123     58.54%     58.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       140910     41.42%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           72      0.02%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           58      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       340163                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          10521752                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      4360779                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            364395                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1025                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       218460                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        145935                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             13845131                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               217947                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 8154564                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.588984                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1277                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1023491                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1021362                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2129                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           27      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1019788      7.37%      7.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1083464      7.83%     15.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          197      0.00%     15.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     10521725     76.00%     91.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       196636      1.42%     92.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     92.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1023294      7.39%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     13845131                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           18      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1019788     17.92%     17.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          805      0.01%     17.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          197      0.00%     17.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      3646016     64.07%     82.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          449      0.01%     82.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     82.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1023294     17.98%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       5690567                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          519      0.24%      0.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       217147     99.63%     99.87% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          281      0.13%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       217947                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          519      0.24%      0.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       217147     99.63%     99.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          281      0.13%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       217947                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1023491                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1021362                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2129                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          436                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1023927                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1115150                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1115150                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             126851                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 988299                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              988231                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                68                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        10941358                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           12466                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            363613                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     60319966                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.845105                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.204640                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10475696     17.37%     17.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4109367      6.81%     24.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2703949      4.48%     28.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         5085759      8.43%     37.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         5742319      9.52%     46.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2402244      3.98%     50.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2082472      3.45%     54.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1738569      2.88%     56.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        25979591     43.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     60319966                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        8226                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                988299                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1538797      0.53%      0.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    130796321     44.75%     45.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       351803      0.12%     45.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         6952      0.00%     45.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     23619406      8.08%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     53.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          192      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          298      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      5698824      1.95%     55.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     55.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          232      0.00%     55.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      8109243      2.77%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     37379424     12.79%     71.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        38450      0.01%     71.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      4161213      1.42%     72.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1961267      0.67%     73.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     31872537     10.91%     84.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt      1610399      0.55%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     84.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4903720      1.68%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2690678      0.92%     87.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     29068200      9.95%     97.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      8448611      2.89%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    292256581                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      25979591                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            186032156                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              292256581                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      186032156                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        292256581                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.332538                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  3.007171                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           45111209                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          184054456                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         150871731                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         33971920                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        11139289                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1538797      0.53%      0.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    130796321     44.75%     45.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       351803      0.12%     45.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         6952      0.00%     45.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     23619406      8.08%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          192      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          298      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      5698824      1.95%     55.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     55.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          232      0.00%     55.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      8109243      2.77%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     37379424     12.79%     71.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        38450      0.01%     71.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      4161213      1.42%     72.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1961267      0.67%     73.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     31872537     10.91%     84.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt      1610399      0.55%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     84.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4903720      1.68%     86.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2690678      0.92%     87.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     29068200      9.95%     97.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      8448611      2.89%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    292256581                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     12577033                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     10626545                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1950486                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      9537060                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3039971                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       988299                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       988299                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  5758600                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13319781                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  34528770                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7879985                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 369792                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5431594                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   850                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              310255275                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  4077                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           297814895                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         12817568                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        34640680                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       11225005                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            4.814116                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       71467128                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      60638578                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      319573825                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     170664421                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     172296628                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     92439280                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          45865685                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     78491812                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          108                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            7676721                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      60616370                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  741246                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           636                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  20242397                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 10577                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           61856928                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              5.116356                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.238260                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11647025     18.83%     18.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2263100      3.66%     22.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2739345      4.43%     26.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4758620      7.69%     34.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2752299      4.45%     39.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3432060      5.55%     44.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3193843      5.16%     49.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1433225      2.32%     52.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 29637411     47.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             61856928                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             201281218                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             3.253669                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           13845131                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.223804                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       869233                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    369792                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1485185                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   192673                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              303210404                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                24459                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 35200307                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                11529429                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  5045                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     42143                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   109984                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5716                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         161539                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       227233                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               388772                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                297698183                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               297477384                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 226232598                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 421200998                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.808660                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.537113                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          36978851                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             36978851                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         36978851                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            36978851                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         8158505                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            8158505                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        8158505                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           8158505                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1627734785611                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1627734785611                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1627734785611                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1627734785611                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      45137356                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         45137356                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     45137356                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        45137356                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.180748                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.180748                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.180748                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.180748                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 199513.855248                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 199513.855248                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 199513.855248                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 199513.855248                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs           5556                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            2                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs           1283                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          4.330475                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets               2                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          982475                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               982475                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data       5366717                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total          5366717                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data      5366717                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total         5366717                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      2791788                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        2791788                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      2791788                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       2791788                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 574284895850                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 574284895850                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 574284895850                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 574284895850                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.061851                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.061851                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.061851                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.061851                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 205705.052049                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 205705.052049                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 205705.052049                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 205705.052049                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   2791821                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data         4079                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total         4079                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      7293151                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      7293151                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data         4113                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total         4113                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.008266                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.008266                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 214504.441176                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 214504.441176                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data    345458030                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total    345458030                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.008266                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.008266                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 10160530.294118                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 10160530.294118                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data         4113                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total         4113                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data         4113                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total         4113                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        26138314                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           26138314                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       7863854                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          7863854                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1569638318061                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1569638318061                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     34002168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       34002168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.231275                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.231275                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 199601.660720                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 199601.660720                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data      5366550                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total        5366550                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      2497304                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      2497304                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 520148289301                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 520148289301                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.073445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.073445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 208283.929110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 208283.929110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       10840537                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          10840537                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       294651                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          294651                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  58096467550                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  58096467550                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     11135188                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      11135188                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.026461                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.026461                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 197170.440793                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 197170.440793                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          167                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           167                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       294484                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       294484                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  54136606549                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  54136606549                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.026446                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.026446                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 183835.476797                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 183835.476797                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                39787001                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               2791821                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 14.251272                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              40                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              11                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              93082985                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             93082985                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          20194796                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             20194796                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         20194796                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            20194796                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           47601                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              47601                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          47601                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             47601                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  10031162548                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   10031162548                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  10031162548                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  10031162548                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      20242397                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         20242397                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     20242397                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        20242397                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.002352                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.002352                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.002352                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.002352                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 210734.281801                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 210734.281801                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 210734.281801                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 210734.281801                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          3632                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             3632                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         3632                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            3632                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        43969                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          43969                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        43969                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         43969                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   9186730326                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   9186730326                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   9186730326                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   9186730326                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.002172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.002172                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.002172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.002172                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 208936.530874                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 208936.530874                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 208936.530874                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 208936.530874                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     43968                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        20194796                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           20194796                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         47601                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            47601                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  10031162548                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  10031162548                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     20242397                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       20242397                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.002352                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.002352                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 210734.281801                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 210734.281801                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         3632                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           3632                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        43969                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        43969                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   9186730326                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   9186730326                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.002172                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.002172                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 208936.530874                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 208936.530874                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                20248905                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 43968                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                460.537323                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              35                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              40528762                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             40528762                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      632334                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1228385                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  111                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5716                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 390135                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  179                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    811                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           33971920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.790484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.437290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               26992337     79.45%     79.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              4743321     13.96%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2056959      6.05%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               154365      0.45%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                23579      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1277      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   77      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               78                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             33971920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                34638861                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11225017                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1035                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     12488                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                20242488                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       357                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 369792                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  8988600                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2366319                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1567                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  39039787                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11090863                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              307747056                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                167203                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6239645                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  53479                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2213368                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           434071372                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   866771424                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                182101857                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 326948005                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             407088456                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 26982899                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     111                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 111                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  33600249                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        337529071                       # The number of ROB reads (Count)
system.cpu.rob.writes                       607940922                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                186032156                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  292256581                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    83                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    866324.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     43968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   2532248.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.019107421470                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         48834                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         48834                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              6318054                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              820040                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2835789                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      982475                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2835789                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    982475                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  259573                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 116151                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2835789                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                982475                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  2359905                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   195654                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    17813                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2427                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      285                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       84                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       38                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   40352                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   43376                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   48752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   48969                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   48976                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   48952                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   48982                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   48980                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   48935                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   48928                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   48879                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   48854                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   48854                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   48844                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   48848                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   48844                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   48838                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   48835                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     283                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      41                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        48834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       52.753737                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      38.869294                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     307.927298                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023         48800     99.93%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047            6      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119            3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167            2      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287            5      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-15359            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15360-16383            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17408-18431            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          48834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        48834                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.740406                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.724119                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.743467                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              6599     13.51%     13.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1620      3.32%     16.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             38527     78.89%     95.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              2044      4.19%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                36      0.07%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 7      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          48834                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 16612672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                181490496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              62878400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               220037226.27711248                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               76233130.84528013                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   824817392383                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      216018.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      2813952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    162063872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     55445440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 3411606.704501668457                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 196484585.477186620235                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 67221485.952157318592                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        43968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      2791821                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       982475                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   1343974454                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  69673090654                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 19721337316333                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30567.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24956.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  20073118.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      2813888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    178676544                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       181490432                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      2813888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      2813888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     62878400                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     62878400                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         43967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       2791821                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2835788                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       982475                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          982475                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         3411529                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       216625620                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          220037149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      3411529                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        3411529                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     76233131                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          76233131                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     76233131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        3411529                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      216625620                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         296270280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2576216                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               866335                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        242726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        255198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        203460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        213281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        230206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        162840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        163077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        143933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        109422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        112880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       188377                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       192720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        16426                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        25956                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       117098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       198616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         84545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        179404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         34176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         42464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         40799                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         48999                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         52340                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         60277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         58852                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         61759                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        60044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        49591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         5923                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        18243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        34249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        34670                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              22713015108                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            12881080000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         71017065108                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8816.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27566.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2115745                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              783220                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       543592                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   405.310571                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   234.528932                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   380.541521                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       170197     31.31%     31.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       108517     19.96%     51.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        47419      8.72%     60.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        33369      6.14%     66.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        21484      3.95%     70.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        21403      3.94%     74.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        15121      2.78%     76.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        14666      2.70%     79.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       111416     20.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       543592                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          164877824                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        55445440                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               199.896192                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                67.221486                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2633003520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1399482150                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     11529107940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2834480880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 65110659120.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 282682020900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  78681799680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   444870554190                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    539.356523                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 201485797434                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  27542580000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 595788854953                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1248200520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        663449490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      6865074300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1687787820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 65110659120.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 206386224720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 142930891200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   424892287170                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    515.135075                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 369428641057                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  27542580000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 427846011330                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2541227                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        982475                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1853314                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             294561                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            294561                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2541228                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      8375463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      8375463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       131903                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       131903                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8507366                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    241554944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    241554944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      2813888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      2813888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                244368832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2835789                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000004                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.001878                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2835779    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       10      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2835789                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 824817232387                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        128016506174                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       189620074505                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         3035167861                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5671578                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2835789                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001527                       # Number of seconds simulated (Second)
simTicks                                   1527361815                       # Number of ticks simulated (Tick)
finalTick                                965247948198                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.78                       # Real time elapsed on the host (Second)
hostTickRate                               1962541699                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8735736                       # Number of bytes of host memory used (Byte)
simInsts                                    198268830                       # Number of instructions simulated (Count)
simOps                                      315520266                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                254026342                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  404247809                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           114555                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.290804                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.774711                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          248169                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2848                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         216652                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    956                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                98874                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            159702                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 989                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              114127                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.898341                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.480873                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     57139     50.07%     50.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     12512     10.96%     61.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      7761      6.80%     67.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      7732      6.77%     74.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      7270      6.37%     80.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      7245      6.35%     87.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      5779      5.06%     92.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      4069      3.57%     95.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      4620      4.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                114127                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1514     24.25%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     24.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.02%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     24.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2582     41.36%     65.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1835     29.39%     95.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               297      4.76%     99.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               14      0.22%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         4601      2.12%      2.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        137084     63.27%     65.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          560      0.26%     65.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           218      0.10%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6152      2.84%     68.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          147      0.07%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           26      0.01%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1007      0.46%     69.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           64      0.03%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           86      0.04%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         4807      2.22%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     71.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        33298     15.37%     86.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        17810      8.22%     95.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         5540      2.56%     97.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         5246      2.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         216652                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.891249                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                6243                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028816                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   508112                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  318950                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          185265                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     46523                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    31250                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            22496                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      194880                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        23414                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      4683                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             136                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             428                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          45625                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         28895                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        11863                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         8322                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          4234     14.71%     14.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3966     13.78%     28.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          289      1.00%     29.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        17562     61.00%     90.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1214      4.22%     94.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1525      5.30%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          28790                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         2604     16.32%     16.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         2432     15.24%     31.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          193      1.21%     32.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         8658     54.25%     87.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          810      5.08%     92.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     92.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1261      7.90%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         15958                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.30%      0.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          140      7.01%      7.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           67      3.36%     10.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         1544     77.32%     87.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           82      4.11%     92.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     92.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          158      7.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1997                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1631     12.72%     12.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1535     11.97%     24.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           96      0.75%     25.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         8898     69.37%     94.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          403      3.14%     97.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          264      2.06%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        12827                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            3      0.17%      0.17% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           69      3.87%      4.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           62      3.48%      7.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         1455     81.56%     89.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           51      2.86%     91.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          144      8.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1784                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        13288     46.15%     46.15% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        11028     38.30%     84.46% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         4234     14.71%     99.17% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          240      0.83%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        28790                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1413     71.58%     71.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          548     27.76%     99.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.30%     99.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            7      0.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1974                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             17562                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         6795                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1997                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            293                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1464                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           533                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                28790                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1233                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   14188                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.492810                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             367                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1814                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                240                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1574                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         4234     14.71%     14.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3966     13.78%     28.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          289      1.00%     29.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        17562     61.00%     90.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1214      4.22%     94.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1525      5.30%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        28790                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         4233     28.99%     28.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          200      1.37%     30.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          289      1.98%     32.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         8242     56.44%     88.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          113      0.77%     89.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1525     10.44%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         14602                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          140     11.35%     11.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1011     82.00%     93.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           82      6.65%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         1233                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          140     11.35%     11.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1011     82.00%     93.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           82      6.65%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         1233                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1814                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          240                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1574                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          225                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2039                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 6859                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   6859                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               5229                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1631                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1628                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 3                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           98532                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1859                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1796                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       100209                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.518147                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.588092                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           62918     62.79%     62.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            8328      8.31%     71.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            6768      6.75%     77.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            5781      5.77%     83.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            2433      2.43%     86.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1226      1.22%     87.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1751      1.75%     89.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1475      1.47%     90.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            9529      9.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       100209                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1156                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1631                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1905      1.25%      1.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        94220     61.93%     63.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          414      0.27%     63.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          134      0.09%     63.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         4898      3.22%     66.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          144      0.09%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           26      0.02%     66.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          464      0.30%     67.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           64      0.04%     67.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           82      0.05%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         4801      3.16%     70.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     70.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        21855     14.37%     84.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        12755      8.38%     93.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         5171      3.40%     96.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         5195      3.41%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       152132                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          9529                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                88747                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 152132                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          88747                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           152132                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.290804                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.774711                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              44976                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              20870                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            138786                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            27026                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           17950                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1905      1.25%      1.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        94220     61.93%     63.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          414      0.27%     63.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          134      0.09%     63.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         4898      3.22%     66.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     66.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          144      0.09%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           26      0.02%     66.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          464      0.30%     67.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     67.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           64      0.04%     67.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           82      0.05%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4801      3.16%     70.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     70.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     70.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        21855     14.37%     84.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        12755      8.38%     93.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         5171      3.40%     96.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         5195      3.41%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       152132                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        12827                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        10836                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1991                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         8898                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3929                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1631                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1631                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    29478                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 44150                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     30498                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7888                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2113                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 9864                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   238                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 281169                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1145                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              211974                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            16938                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           37670                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          22306                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.850412                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          57614                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         55531                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          22254                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         17092                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        213724                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       138422                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             59976                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        97075                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           81                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              15502                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         84561                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    4694                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           424                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                     23239                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   509                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             114127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.795070                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.466942                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    63835     55.93%     55.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     2011      1.76%     57.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1423      1.25%     58.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     5197      4.55%     63.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2605      2.28%     65.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     4255      3.73%     69.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     3471      3.04%     72.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     4616      4.04%     76.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    26714     23.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               114127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                182022                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.588949                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              28790                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.251320                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        26752                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2113                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      21773                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      929                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 251017                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  208                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    45625                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   28895                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1046                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       274                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      271                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            309                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            578                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1473                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 2051                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   209375                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  207761                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    137421                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    212586                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.813635                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.646425                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             41115                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                41115                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            41115                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               41115                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           11411                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              11411                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          11411                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             11411                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   2938993190                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    2938993190                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   2938993190                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   2938993190                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         52526                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            52526                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        52526                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           52526                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.217245                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.217245                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.217245                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.217245                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 257557.899395                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 257557.899395                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 257557.899395                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 257557.899395                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             92                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           14                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs             18                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          5.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        4.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            1981                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 1981                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          5941                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             5941                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         5941                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            5941                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         5470                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           5470                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         5470                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          5470                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   1277674724                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   1277674724                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   1277674724                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   1277674724                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.104139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.104139                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.104139                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.104139                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 233578.560146                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 233578.560146                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 233578.560146                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 233578.560146                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      5490                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          558                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          558                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           20                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           20                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      3879903                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      3879903                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          578                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          578                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.034602                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.034602                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 193995.150000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 193995.150000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           20                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           20                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     53891986                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     53891986                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.034602                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.034602                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 2694599.300000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 2694599.300000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          578                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          578                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          578                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          578                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           24914                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              24914                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         10240                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            10240                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   2669586592                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   2669586592                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        35154                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          35154                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.291290                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.291290                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 260701.815625                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 260701.815625                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         5938                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           5938                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         4302                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         4302                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   1024494387                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   1024494387                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.122376                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.122376                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 238143.744073                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 238143.744073                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data          16201                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total             16201                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         1171                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            1171                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    269406598                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    269406598                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data        17372                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total         17372                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.067407                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.067407                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 230065.412468                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 230065.412468                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             3                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         1168                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         1168                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    253180337                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    253180337                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.067235                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.067235                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 216763.987158                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 216763.987158                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   50299                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  5554                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  9.056356                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              18                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              43                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                112854                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses               112854                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             21248                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                21248                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            21248                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               21248                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            1991                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               1991                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           1991                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              1991                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    424109397                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     424109397                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    424109397                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    424109397                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         23239                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            23239                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        23239                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           23239                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.085675                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.085675                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.085675                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.085675                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 213013.258162                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 213013.258162                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 213013.258162                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 213013.258162                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           63                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              63                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         1928                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           1928                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         1928                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          1928                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    392563519                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    392563519                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    392563519                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    392563519                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.082964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.082964                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.082964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.082964                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 203611.783714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 203611.783714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 203611.783714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 203611.783714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      1929                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           21248                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              21248                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          1991                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             1991                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    424109397                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    424109397                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        23239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          23239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.085675                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.085675                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 213013.258162                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 213013.258162                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           63                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             63                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         1928                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         1928                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    392563519                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    392563519                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.082964                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.082964                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 203611.783714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 203611.783714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.996447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   23290                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  1994                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 11.680040                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.996447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              22                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              42                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 48408                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                48408                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1849                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   18602                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 309                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  10950                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   16                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              27026                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.814512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.237508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  19488     72.11%     72.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2999     11.10%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3779     13.98%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  634      2.35%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  106      0.39%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   20      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               58                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                27026                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   37653                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   22306                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       228                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        19                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   23286                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       189                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2113                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    32985                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   28755                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1142                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     34425                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 14707                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 270588                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   134                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   9102                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1985                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2406                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              392682                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      830604                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   288818                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     27798                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                227336                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   165303                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      82                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     29530                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           341084                       # The number of ROB reads (Count)
system.cpu.rob.writes                          515307                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    88747                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     152132                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      1540.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      4476.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000447999220                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            86                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            86                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                15122                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1457                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         7418                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1981                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       7418                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1981                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1014                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    441                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   7418                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1981                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5192                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1061                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      104                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           86                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       75.058140                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      58.661094                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      68.343485                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31             10     11.63%     11.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47             32     37.21%     48.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-63             16     18.60%     67.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79              6      6.98%     74.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-95              3      3.49%     77.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-111             4      4.65%     82.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-127            1      1.16%     83.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-143            2      2.33%     86.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::144-159            4      4.65%     90.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-175            1      1.16%     91.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-207            2      2.33%     94.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::208-223            2      2.33%     96.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-239            1      1.16%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-271            1      1.16%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::464-479            1      1.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             86                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           86                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.906977                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.897866                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.566266                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 4      4.65%      4.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 5      5.81%     10.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                73     84.88%     95.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 3      3.49%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      1.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             86                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    64896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   474752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                126784                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               310831392.62585270                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               83008491.34427260                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1527215152                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      162486.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       123392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       286464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        98560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 80787668.506692364812                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 187554773.981304466724                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 64529569.242897428572                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         5490                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1981                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     59375817                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    138355121                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  36973198791                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30796.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25201.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  18663906.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       123456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       351360                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          474816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       123456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       123456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       126784                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       126784                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1929                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          5490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             7419                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1981                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1981                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        80829571                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       230043724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          310873295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     80829571                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       80829571                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     83008491                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          83008491                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     83008491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       80829571                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      230043724                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         393881786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  6404                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1540                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           405                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           429                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          274                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           358                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            94                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           37                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          205                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 77655938                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               32020000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           197730938                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12126.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30876.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 4196                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1345                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             65.52                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.34                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2400                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   211.733333                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   141.887120                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   229.311023                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          973     40.54%     40.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          783     32.62%     73.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          251     10.46%     83.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          141      5.88%     89.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           61      2.54%     92.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           40      1.67%     93.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           46      1.92%     95.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           43      1.79%     97.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           62      2.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2400                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             409856                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           98560                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               268.342442                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                64.529569                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.60                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.50                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                69.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          9024960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          4789290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        26746440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        5982120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 120469440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    656657670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     33531840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      857201760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    561.230320                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     81549040                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     50960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1394852775                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          8132460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          4318710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        18978120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2056680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 120469440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    612266070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     70914240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      837135720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    548.092608                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    179019921                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     50960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1297381894                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6233                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1981                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              5438                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1187                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1187                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6232                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        16471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total        16471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         5787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         5787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   22258                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       478144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total       478144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       123456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       123456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   601600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7420                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.001348                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.036689                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7410     99.87%     99.87% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       10      0.13%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7420                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1527361815                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           303499079                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          371812687                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          131868584                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14839                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         7420                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
