<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gbox: Gbox420_PicoW/ExternalLibraries/FreeRTOS-Kernel-main/portable/IAR/ARM_CM4F_MPU/portmacro.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Gbox420.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gbox
   &#160;<span id="projectnumber">4.20</span>
   </div>
   <div id="projectbrief">Grow box automation and monitoring</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">portmacro.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FreeRTOS Kernel &lt;DEVELOPMENT BRANCH&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2021 Amazon.com, Inc. or its affiliates. All Rights Reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * SPDX-License-Identifier: MIT</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy of</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * this software and associated documentation files (the &quot;Software&quot;), to deal in</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * the Software without restriction, including without limitation the rights to</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * https://www.FreeRTOS.org</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * https://github.com/FreeRTOS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef PORTMACRO_H</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define PORTMACRO_H</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* *INDENT-OFF* */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* *INDENT-ON* */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/*-----------------------------------------------------------</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Port specific definitions.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * The settings in this file configure FreeRTOS correctly for the</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * given hardware and compiler.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * These settings should not be altered.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *-----------------------------------------------------------</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* IAR includes. */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;intrinsics.h&gt;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Type definitions. */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#add0bdbfef5abf241c7774f68bde42f1d">   53</a></span>&#160;<span class="preprocessor">#define portCHAR          char</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1bbe1ef117ec274ef919e0a930c888ac">   54</a></span>&#160;<span class="preprocessor">#define portFLOAT         float</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a4711ce186a903a14bc8ea7c8650b4f61">   55</a></span>&#160;<span class="preprocessor">#define portDOUBLE        double</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a6bbebff6020ac333ab6ec2ffd7f77001">   56</a></span>&#160;<span class="preprocessor">#define portLONG          long</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a42e62d5881b12ff2a5c659576c64d003">   57</a></span>&#160;<span class="preprocessor">#define portSHORT         short</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ab0a294066ac7369b8f59a52d9491a92c">   58</a></span>&#160;<span class="preprocessor">#define portSTACK_TYPE    uint32_t</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1ebe82d24d764ae4e352f7c3a9f92c01">   59</a></span>&#160;<span class="preprocessor">#define portBASE_TYPE     long</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">   61</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a>   <a class="code" href="CCS_2ARM__CM3_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">   62</a></span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">long</span>             <a class="code" href="CCS_2ARM__CM3_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">   63</a></span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>    <a class="code" href="CCS_2ARM__CM3_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#if ( configTICK_TYPE_WIDTH_IN_BITS == TICK_TYPE_WIDTH_16_BITS )</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a83586323ab175c3dfcbd7f4704e09743">   66</a></span>&#160;    <span class="keyword">typedef</span> uint16_t     <a class="code" href="CCS_2ARM__CM3_2portmacro_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a72723ba1e4a85ca14f25c2b9e066613d">   67</a></span>&#160;<span class="preprocessor">    #define portMAX_DELAY              ( TickType_t ) 0xffff</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#elif ( configTICK_TYPE_WIDTH_IN_BITS == TICK_TYPE_WIDTH_32_BITS )</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keyword">typedef</span> uint32_t     <a class="code" href="CCS_2ARM__CM3_2portmacro_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">    #define portMAX_DELAY              ( TickType_t ) 0xffffffffUL</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* 32-bit tick type on a 32-bit architecture, so reads of the tick count do</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * not need to be guarded with a critical section. */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">    #define portTICK_TYPE_IS_ATOMIC    1</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">    #error &quot;configTICK_TYPE_WIDTH_IN_BITS set to unsupported tick type width.&quot;</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Errata 837070 workaround must be enabled on Cortex-M7 r0p0</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * and r0p1 cores. */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#ifndef configENABLE_ERRATA_837070_WORKAROUND</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ac0dd1114ffe4006f443ceb7b6f8e6107">   82</a></span>&#160;<span class="preprocessor">    #define configENABLE_ERRATA_837070_WORKAROUND    0</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* MPU specific constants. */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a63d7ba028eb2432720bb5c7d626a8d7e">   87</a></span>&#160;<span class="preprocessor">#define portUSING_MPU_WRAPPERS                                   1</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a27b7e11718b2ec5b5217e60f3b9e8aec">   88</a></span>&#160;<span class="preprocessor">#define portPRIVILEGE_BIT                                        ( 0x80000000UL )</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a5734e533fa14ffe54fcc68374f85b7f6">   90</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_READ_WRITE                                ( 0x03UL &lt;&lt; 24UL )</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1a44c7b52e1abb7038f69edf50f1f9b8">   91</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_PRIVILEGED_READ_ONLY                      ( 0x05UL &lt;&lt; 24UL )</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a8e5e113fc0e10d7bc0197f2c6a498ec2">   92</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_READ_ONLY                                 ( 0x06UL &lt;&lt; 24UL )</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aa97df55904d7519d4b749d9b51a4afd5">   93</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_PRIVILEGED_READ_WRITE                     ( 0x01UL &lt;&lt; 24UL )</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a3323e3b72e997207f76c3a21d771529a">   94</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_PRIVILEGED_READ_WRITE_UNPRIV_READ_ONLY    ( 0x02UL &lt;&lt; 24UL )</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#acdf3265552e1b47b077ca1af48fada0c">   95</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_CACHEABLE_BUFFERABLE                      ( 0x07UL &lt;&lt; 16UL )</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a60a2ba380940d5cdf6ee27f2dce08c6a">   96</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_EXECUTE_NEVER                             ( 0x01UL &lt;&lt; 28UL )</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Location of the TEX,S,C,B bits in the MPU Region Attribute and Size</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * Register (RASR). */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a0d98586f4e389cd6bb92155dd27a369b">  100</a></span>&#160;<span class="preprocessor">#define portMPU_RASR_TEX_S_C_B_LOCATION                          ( 16UL )</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a35a0d56dfe1ff200ed7875c9e066d3d9">  101</a></span>&#160;<span class="preprocessor">#define portMPU_RASR_TEX_S_C_B_MASK                              ( 0x3FUL )</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* MPU settings that can be overriden in FreeRTOSConfig.h. */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#ifndef configTOTAL_MPU_REGIONS</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">/* Define to 8 for backward compatibility. */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aae77584952457452f06f8ec75cf616d3">  106</a></span>&#160;<span class="preprocessor">    #define configTOTAL_MPU_REGIONS    ( 8UL )</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * The TEX, Shareable (S), Cacheable (C) and Bufferable (B) bits define the</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * memory type, and where necessary the cacheable and shareable properties</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * of the memory region.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * The TEX, C, and B bits together indicate the memory type of the region,</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * and:</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * - For Normal memory, the cacheable properties of the region.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * - For Device memory, whether the region is shareable.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * For Normal memory regions, the S bit indicates whether the region is</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * shareable. For Strongly-ordered and Device memory, the S bit is ignored.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * See the following two tables for setting TEX, S, C and B bits for</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * unprivileged flash, privileged flash and privileged RAM regions.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> | TEX | C | B | Memory type            |  Description or Normal region cacheability             |  Shareable?             |</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> | 000 | 0 | 0 | Strongly-ordered       |  Strongly ordered                                      |  Shareable              |</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> | 000 | 0 | 1 | Device                 |  Shared device                                         |  Shareable              |</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> | 000 | 1 | 0 | Normal                 |  Outer and inner   write-through; no write allocate    |  S bit                  |</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> | 000 | 1 | 1 | Normal                 |  Outer and inner   write-back; no write allocate       |  S bit                  |</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> | 001 | 0 | 0 | Normal                 |  Outer and inner   Non-cacheable                       |  S bit                  |</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> | 001 | 0 | 1 | Reserved               |  Reserved                                              |  Reserved               |</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> | 001 | 1 | 0 | IMPLEMENTATION DEFINED |  IMPLEMENTATION DEFINED                                |  IMPLEMENTATION DEFINED |</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> | 001 | 1 | 1 | Normal                 |  Outer and inner   write-back; write and read allocate |  S bit                  |</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> | 010 | 0 | 0 | Device                 |  Non-shared device                                     |  Not shareable          |</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> | 010 | 0 | 1 | Reserved               |  Reserved                                              |  Reserved               |</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> | 010 | 1 | X | Reserved               |  Reserved                                              |  Reserved               |</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> | 011 | X | X | Reserved               |  Reserved                                              |  Reserved               |</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> | 1BB | A | A | Normal                 | Cached memory, with AA and BB indicating the inner and |  Reserved               |</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> |     |   |   |                        | outer cacheability rules that must be exported on the  |                         |</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> |     |   |   |                        | bus. See the table below for the cacheability policy   |                         |</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> |     |   |   |                        | encoding. memory, BB=Outer policy, AA=Inner policy.    |                         |</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> +-----+---+---+------------------------+--------------------------------------------------------+-------------------------+</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> |</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> +-----------------------------------------+----------------------------------------+</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> | AA or BB subfield of {TEX,C,B} encoding |  Cacheability policy                   |</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> +-----------------------------------------+----------------------------------------+</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> | 00                                      |  Non-cacheable                         |</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> +-----------------------------------------+----------------------------------------+</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> | 01                                      |  Write-back, write and   read allocate |</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> +-----------------------------------------+----------------------------------------+</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> | 10                                      |  Write-through, no write   allocate    |</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> +-----------------------------------------+----------------------------------------+</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> | 11                                      |  Write-back, no write   allocate       |</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> +-----------------------------------------+----------------------------------------+</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* TEX, Shareable (S), Cacheable (C) and Bufferable (B) bits for flash</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * region. */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#ifndef configTEX_S_C_B_FLASH</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">/* Default to TEX=000, S=1, C=1, B=1 for backward compatibility. */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a426642ae3c94cd23c95e0c44b9ee0731">  175</a></span>&#160;<span class="preprocessor">    #define configTEX_S_C_B_FLASH    ( 0x07UL )</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* TEX, Shareable (S), Cacheable (C) and Bufferable (B) bits for RAM</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * region. */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#ifndef configTEX_S_C_B_SRAM</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">/* Default to TEX=000, S=1, C=1, B=1 for backward compatibility. */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ade7ba0e0f50221b9fe139cdac5e91fca">  182</a></span>&#160;<span class="preprocessor">    #define configTEX_S_C_B_SRAM          ( 0x07UL )</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">  185</a></span>&#160;<span class="preprocessor">#define portSTACK_REGION                  ( configTOTAL_MPU_REGIONS - 5UL )</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aeaefa4b13d55ffc30d2ee1e65f0f9f81">  186</a></span>&#160;<span class="preprocessor">#define portGENERAL_PERIPHERALS_REGION    ( configTOTAL_MPU_REGIONS - 4UL )</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a98374efce189d3a6a0ec99d80ba1619e">  187</a></span>&#160;<span class="preprocessor">#define portUNPRIVILEGED_FLASH_REGION     ( configTOTAL_MPU_REGIONS - 3UL )</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a05e35f210f0e58fe583100a87cb16719">  188</a></span>&#160;<span class="preprocessor">#define portPRIVILEGED_FLASH_REGION       ( configTOTAL_MPU_REGIONS - 2UL )</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a32c2c550dd5989c7edc9a951c2e19fe1">  189</a></span>&#160;<span class="preprocessor">#define portPRIVILEGED_RAM_REGION         ( configTOTAL_MPU_REGIONS - 1UL )</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a7c87d488b9742426ef09ae95c75e1f43">  190</a></span>&#160;<span class="preprocessor">#define portFIRST_CONFIGURABLE_REGION     ( 0UL )</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aef7f2f8670e4dcc37d13e55236cc8c12">  191</a></span>&#160;<span class="preprocessor">#define portLAST_CONFIGURABLE_REGION      ( configTOTAL_MPU_REGIONS - 6UL )</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">  192</a></span>&#160;<span class="preprocessor">#define portNUM_CONFIGURABLE_REGIONS      ( configTOTAL_MPU_REGIONS - 5UL )</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aee11e56d6fbdceb943ca29b686c4c322">  193</a></span>&#160;<span class="preprocessor">#define portTOTAL_NUM_REGIONS_IN_TCB      ( portNUM_CONFIGURABLE_REGIONS + 1 ) </span><span class="comment">/* Plus 1 to create space for the stack region. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structMPU__REGION__REGISTERS.html">MPU_REGION_REGISTERS</a></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    uint32_t <a class="code" href="structMPU__REGION__REGISTERS.html#a31d889401a490033e2224d9a90934eb1">ulRegionBaseAddress</a>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    uint32_t <a class="code" href="structMPU__REGION__REGISTERS.html#a6f33d6011da06410a3c05fb0a3aa9a6d">ulRegionAttribute</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1cbfacfca1c21e805d515664a566cd93">  199</a></span>&#160;} <a class="code" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a1cbfacfca1c21e805d515664a566cd93">xMPU_REGION_REGISTERS</a>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structMPU__REGION__SETTINGS.html">MPU_REGION_SETTINGS</a></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    uint32_t <a class="code" href="structMPU__REGION__SETTINGS.html#a5bde4b5ba6df1bd485e32f338155256c">ulRegionStartAddress</a>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    uint32_t <a class="code" href="structMPU__REGION__SETTINGS.html#ab48823548430877c7f0d630f042f1d95">ulRegionEndAddress</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    uint32_t <a class="code" href="structMPU__REGION__SETTINGS.html#aa0b77b02fff75a2674c2c21bb83c30bb">ulRegionPermissions</a>;</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a19ce700660ece64b835f23dfb514aecb">  206</a></span>&#160;} <a class="code" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a19ce700660ece64b835f23dfb514aecb">xMPU_REGION_SETTINGS</a>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#if ( configUSE_MPU_WRAPPERS_V1 == 0 )</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    #ifndef configSYSTEM_CALL_STACK_SIZE</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">        #error &quot;configSYSTEM_CALL_STACK_SIZE must be defined to the desired size of the system call stack in words for using MPU wrappers v2.&quot;</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structSYSTEM__CALL__STACK__INFO.html">SYSTEM_CALL_STACK_INFO</a></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    {</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        uint32_t <a class="code" href="structSYSTEM__CALL__STACK__INFO.html#a7e98daa1ec62c831faa6d08a5b50389a">ulSystemCallStackBuffer</a>[ <a class="code" href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h.html#a22526e0066b417891d6f5e2c14735f2d">configSYSTEM_CALL_STACK_SIZE</a> ];</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        uint32_t * <a class="code" href="structSYSTEM__CALL__STACK__INFO.html#a6a109337e8f2b26276e0bd1ae739e9ab">pulSystemCallStack</a>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        uint32_t * <a class="code" href="structSYSTEM__CALL__STACK__INFO.html#a53b3314384e9910c08d3e2d2c85c311e">pulTaskStack</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        uint32_t <a class="code" href="structSYSTEM__CALL__STACK__INFO.html#a5058177fca3b21ef9a40e708c38bf27d">ulLinkRegisterAtSystemCallEntry</a>;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a917d4fc0fb856d8f718fad5c5e33f321">  220</a></span>&#160;    } <a class="code" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a917d4fc0fb856d8f718fad5c5e33f321">xSYSTEM_CALL_STACK_INFO</a>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* configUSE_MPU_WRAPPERS_V1 == 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a5d4b90e6674808efffc6463863a2b35f">  224</a></span>&#160;<span class="preprocessor">#define MAX_CONTEXT_SIZE                    ( 52 )</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* Size of an Access Control List (ACL) entry in bits. */</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a24ad87830055bb4410f21ec76fd32616">  227</a></span>&#160;<span class="preprocessor">#define portACL_ENTRY_SIZE_BITS             ( 32U )</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* Flags used for xMPU_SETTINGS.ulTaskFlags member. */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ab0bf5df635cba20ad1a6bbc853402e4f">  230</a></span>&#160;<span class="preprocessor">#define portSTACK_FRAME_HAS_PADDING_FLAG    ( 1UL &lt;&lt; 0UL )</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a868b2006b5ce8f6a2642ad13ab5332ad">  231</a></span>&#160;<span class="preprocessor">#define portTASK_IS_PRIVILEGED_FLAG         ( 1UL &lt;&lt; 1UL )</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structMPU__SETTINGS.html">MPU_SETTINGS</a></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;{</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="structxMPU__REGION__REGISTERS.html">xMPU_REGION_REGISTERS</a> <a class="code" href="structMPU__SETTINGS.html#aecd4651d77380fc54095a219fee13410">xRegion</a>[ <a class="code" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aee11e56d6fbdceb943ca29b686c4c322">portTOTAL_NUM_REGIONS_IN_TCB</a> ];</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="structMPU__REGION__SETTINGS.html">xMPU_REGION_SETTINGS</a> <a class="code" href="structMPU__SETTINGS.html#a386293b0033e3849707d5593e0a9993a">xRegionSettings</a>[ <a class="code" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aee11e56d6fbdceb943ca29b686c4c322">portTOTAL_NUM_REGIONS_IN_TCB</a> ];</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    uint32_t <a class="code" href="structMPU__SETTINGS.html#a5938e942d04189092b58b64bdc117292">ulContext</a>[ <a class="code" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a5d4b90e6674808efffc6463863a2b35f">MAX_CONTEXT_SIZE</a> ];</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    uint32_t <a class="code" href="structMPU__SETTINGS.html#a98595df88ec2c37b67b19fc208f7ef2a">ulTaskFlags</a>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">    #if ( configUSE_MPU_WRAPPERS_V1 == 0 )</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <a class="code" href="structxSYSTEM__CALL__STACK__INFO.html">xSYSTEM_CALL_STACK_INFO</a> <a class="code" href="structMPU__SETTINGS.html#a31a3fab8a30129acb6b840d8bf336684">xSystemCallStackInfo</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">        #if ( configENABLE_ACCESS_CONTROL_LIST == 1 )</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            uint32_t ulAccessControlList[ ( <a class="code" href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h.html#ac3487e434af6970566fc12ed35af77af">configPROTECTED_KERNEL_OBJECT_POOL_SIZE</a> / <a class="code" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a24ad87830055bb4410f21ec76fd32616">portACL_ENTRY_SIZE_BITS</a> ) + 1 ];</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a0f8f90148a90e1be9815fda669fc0e28">  246</a></span>&#160;} <a class="code" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a0f8f90148a90e1be9815fda669fc0e28">xMPU_SETTINGS</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Architecture specifics. */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a21adaab1601f6a0f35ba550a43060830">  249</a></span>&#160;<span class="preprocessor">#define portSTACK_GROWTH      ( -1 )</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a554d9322ce7f698a86a22b21234bd8cd">  250</a></span>&#160;<span class="preprocessor">#define portTICK_PERIOD_MS    ( ( TickType_t ) 1000 / configTICK_RATE_HZ )</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ab9091ce3940d8bd93ec850122a2c6a1c">  251</a></span>&#160;<span class="preprocessor">#define portBYTE_ALIGNMENT    8</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* SVC numbers for various services. */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a1af21c2697be7f3b699e3bafec1bd413">  255</a></span>&#160;<span class="preprocessor">#define portSVC_START_SCHEDULER        100</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a176834b4b22e63f73e0220d6fb65f7a5">  256</a></span>&#160;<span class="preprocessor">#define portSVC_YIELD                  101</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a12bdd199a81c50bf89474922c0f4c9f8">  257</a></span>&#160;<span class="preprocessor">#define portSVC_RAISE_PRIVILEGE        102</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aceca58fbf3e70153879a43200a523344">  258</a></span>&#160;<span class="preprocessor">#define portSVC_SYSTEM_CALL_EXIT       103</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* Scheduler utilities. */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ae1ff06193615f5130b5a97dc9e708fc7">  262</a></span>&#160;<span class="preprocessor">#define portYIELD()    __asm volatile ( &quot;   SVC %0  \n&quot;</span> ::&quot;i&quot; ( portSVC_YIELD ) : &quot;memory&quot; )</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a664746b0d63d7f84baf1092ff4feeef9">  263</a></span>&#160;<span class="preprocessor">#define portYIELD_WITHIN_API()                          \</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">    {                                                   \</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">        </span><span class="comment">/* Set a PendSV to request a context switch. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">        portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT; \</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">        __DSB();                                        \</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">        __ISB();                                        \</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">    }</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">  271</a></span>&#160;<span class="preprocessor">#define portNVIC_INT_CTRL_REG     ( *( ( volatile uint32_t * ) 0xe000ed04 ) )</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e">  272</a></span>&#160;<span class="preprocessor">#define portNVIC_PENDSVSET_BIT    ( 1UL &lt;&lt; 28UL )</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a63b994040c62c9685490a71c87a13d8a">  273</a></span>&#160;<span class="preprocessor">#define portEND_SWITCHING_ISR( xSwitchRequired ) \</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">    do                                           \</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">    {                                            \</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">        if( xSwitchRequired != pdFALSE )         \</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">        {                                        \</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">            traceISR_EXIT_TO_SCHEDULER();        \</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">            portYIELD_WITHIN_API();              \</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">        }                                        \</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">        else                                     \</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">        {                                        \</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">            traceISR_EXIT();                     \</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">        }                                        \</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">    } while( 0 )</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aac6850c66595efdc02a8bbb95fb4648e">  286</a></span>&#160;<span class="preprocessor">#define portYIELD_FROM_ISR( x )    portEND_SWITCHING_ISR( x )</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* Architecture specific optimisations. */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aebb8c3a87d591f60f974772be0ee798d">  291</a></span>&#160;<span class="preprocessor">    #define configUSE_PORT_OPTIMISED_TASK_SELECTION    1</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 1 )</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* Check the configuration. */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">    #if ( configMAX_PRIORITIES &gt; 32 )</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">        #error &quot;configUSE_PORT_OPTIMISED_TASK_SELECTION can only be set to 1 when configMAX_PRIORITIES is less than or equal to 32.  It is very rare that a system requires more than 10 to 15 difference priorities as tasks that share a priority will time slice.&quot;</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* Store/clear the ready priorities in a bit map. */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a113cd9b8401284194da8ddc4569aa484">  302</a></span>&#160;<span class="preprocessor">    #define portRECORD_READY_PRIORITY( uxPriority, uxReadyPriorities )    ( uxReadyPriorities ) |= ( 1UL &lt;&lt; ( uxPriority ) )</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aab771d12c0912d93d52a586628fb18a6">  303</a></span>&#160;<span class="preprocessor">    #define portRESET_READY_PRIORITY( uxPriority, uxReadyPriorities )     ( uxReadyPriorities ) &amp;= ~( 1UL &lt;&lt; ( uxPriority ) )</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a5ed536be98084ed8c77c95d79a2688ee">  307</a></span>&#160;<span class="preprocessor">    #define portGET_HIGHEST_PRIORITY( uxTopPriority, uxReadyPriorities )    uxTopPriority = ( 31UL - ( ( uint32_t ) __CLZ( ( uxReadyPriorities ) ) ) )</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* configUSE_PORT_OPTIMISED_TASK_SELECTION */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* Critical section management. */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="CCS_2ARM__CM3_2portmacro_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="CCS_2ARM__CM3_2portmacro_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#if ( configENABLE_ERRATA_837070_WORKAROUND == 1 )</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">    #define portDISABLE_INTERRUPTS()                           \</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">    {                                                          \</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">        __disable_interrupt();                                 \</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">        __set_BASEPRI( configMAX_SYSCALL_INTERRUPT_PRIORITY ); \</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">        __DSB();                                               \</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">        __ISB();                                               \</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">        __enable_interrupt();                                  \</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">    }</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1">  326</a></span>&#160;<span class="preprocessor">    #define portDISABLE_INTERRUPTS()                           \</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">    {                                                          \</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">        __set_BASEPRI( configMAX_SYSCALL_INTERRUPT_PRIORITY ); \</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">        __DSB();                                               \</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">        __ISB();                                               \</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">    }</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* if ( configENABLE_ERRATA_837070_WORKAROUND == 1 ) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#abc47e85a6befbb47961ad5ee7aa57173">  334</a></span>&#160;<span class="preprocessor">#define portENABLE_INTERRUPTS()                   __set_BASEPRI( 0 )</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a8a09321ad004019f3c8d0f2e4d7224c7">  335</a></span>&#160;<span class="preprocessor">#define portENTER_CRITICAL()                      vPortEnterCritical()</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a529358e6147881dd881c890ade21c9bd">  336</a></span>&#160;<span class="preprocessor">#define portEXIT_CRITICAL()                       vPortExitCritical()</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98">  337</a></span>&#160;<span class="preprocessor">#define portSET_INTERRUPT_MASK_FROM_ISR()         __get_BASEPRI(); portDISABLE_INTERRUPTS()</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">  338</a></span>&#160;<span class="preprocessor">#define portCLEAR_INTERRUPT_MASK_FROM_ISR( x )    __set_BASEPRI( x )</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* Task function macros as described on the FreeRTOS.org WEB site.  These are</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * not necessary for to use this port.  They are defined so the common demo files</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * (which build with all the ports) will build. */</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a2921e1c5a1f974dfa01ae44d1f665f14">  344</a></span>&#160;<span class="preprocessor">#define portTASK_FUNCTION_PROTO( vFunction, pvParameters )    void vFunction( void * pvParameters )</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a3a289793652f505c538abea27045ccdf">  345</a></span>&#160;<span class="preprocessor">#define portTASK_FUNCTION( vFunction, pvParameters )          void vFunction( void * pvParameters )</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#ifdef configASSERT</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordtype">void</span> vPortValidateInterruptPriority( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">    #define portASSERT_IF_INTERRUPT_PRIORITY_INVALID()    vPortValidateInterruptPriority()</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* portNOP() is not required by this port. */</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a23c54dff0b50ff35563ef06c6d6d1835">  354</a></span>&#160;<span class="preprocessor">#define portNOP()</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a73448585c9c9e96500c2f0c9ea824601">  356</a></span>&#160;<span class="preprocessor">#define portINLINE              __inline</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#ifndef portFORCE_INLINE</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aaa356ca7932487d20a42d6839842d308">  359</a></span>&#160;<span class="preprocessor">    #define portFORCE_INLINE    inline __attribute__( ( always_inline ) )</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<a class="code" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> <span class="keyword">static</span> <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code" href="MikroC_2ARM__CM4F_2portmacro_8h.html#a36b1540b6b270ddf8923008aee7fb142">xPortIsInsideInterrupt</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    uint32_t ulCurrentInterrupt;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xReturn;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">/* Obtain the number of the currently executing interrupt. */</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    __asm <span class="keyword">volatile</span> ( <span class="stringliteral">&quot;mrs %0, ipsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> ( ulCurrentInterrupt )::<span class="stringliteral">&quot;memory&quot;</span> );</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">if</span>( ulCurrentInterrupt == 0 )</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    {</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        xReturn = <a class="code" href="projdefs_8h.html#aa56260e937e7e203026707e5ba944273">pdFALSE</a>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    {</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        xReturn = <a class="code" href="projdefs_8h.html#af268cf937960eb029256bd9c4d949fbe">pdTRUE</a>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    }</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">return</span> xReturn;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="keyword">extern</span> <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#aeb898982ec8e7db29c57dcaedfd824d6">xIsPrivileged</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a627331d65921f4d7559b0ff24167fd7c">vResetPrivilege</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a1559396bf151310d1c825c5239317a3b">vPortSwitchToUserMode</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a44b71b000f54b613b9cea59e86861a1c">  396</a></span>&#160;<span class="preprocessor">#define portIS_PRIVILEGED()          xIsPrivileged()</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a2f2db73d3dba47c3e2b34e82a39268cd">  401</a></span>&#160;<span class="preprocessor">#define portRAISE_PRIVILEGE()        __asm volatile ( &quot;svc %0 \n&quot;</span> ::&quot;i&quot; ( portSVC_RAISE_PRIVILEGE ) : &quot;memory&quot; );</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a4ead819d015c09cdaf31a4bc701ac1fe">  407</a></span>&#160;<span class="preprocessor">#define portRESET_PRIVILEGE()        vResetPrivilege()</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a4f07a5bb1b812fbf43b245ef14de01d4">  415</a></span>&#160;<span class="preprocessor">#define portSWITCH_TO_USER_MODE()    vPortSwitchToUserMode()</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keyword">extern</span> <a class="code" href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code" href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a21335221c26ff106b4f5e87edf6567aa">xPortIsTaskPrivileged</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a44a44174ba1a38fb7271b3388aab5f6d">  425</a></span>&#160;<span class="preprocessor">#define portIS_TASK_PRIVILEGED()    xPortIsTaskPrivileged()</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#ifndef configENFORCE_SYSTEM_CALLS_FROM_KERNEL_ONLY</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">    #warning &quot;configENFORCE_SYSTEM_CALLS_FROM_KERNEL_ONLY is not defined. We recommend defining it to 1 in FreeRTOSConfig.h for better security. www.FreeRTOS.org/FreeRTOS-V10.3.x.html&quot;</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a19e4416b1475bdecdeb076ff2e0d29d0">  430</a></span>&#160;<span class="preprocessor">    #define configENFORCE_SYSTEM_CALLS_FROM_KERNEL_ONLY    0</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* Suppress warnings that are generated by the IAR tools, but cannot be fixed in</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> * the source code because to do so would cause other compilers to generate</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * warnings. */</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#pragma diag_suppress=Pe191</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#pragma diag_suppress=Pa082</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#pragma diag_suppress=Be006</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* *INDENT-OFF* */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    }</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* *INDENT-ON* */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PORTMACRO_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aARMv8M_2non__secure_2portmacrocommon_8h_html_a46fb21e00ae0729d7515c0fbf2269796"><div class="ttname"><a href="ARMv8M_2non__secure_2portmacrocommon_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></div><div class="ttdeci">long BaseType_t</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2portmacrocommon_8h_source.html#l00074">portmacrocommon.h:74</a></div></div>
<div class="ttc" id="aCCS_2ARM__CM3_2portmacro_8h_html_a2ed3554a3de09a3bd09d396ee081ab69"><div class="ttname"><a href="CCS_2ARM__CM3_2portmacro_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a></div><div class="ttdeci">void vPortEnterCritical(void)</div><div class="ttdoc">Enter critical section.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2port_8c_source.html#l00978">port.c:978</a></div></div>
<div class="ttc" id="aCCS_2ARM__CM3_2portmacro_8h_html_a46fb21e00ae0729d7515c0fbf2269796"><div class="ttname"><a href="CCS_2ARM__CM3_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></div><div class="ttdeci">long BaseType_t</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__CM3_2portmacro_8h_source.html#l00059">portmacro.h:59</a></div></div>
<div class="ttc" id="aCCS_2ARM__CM3_2portmacro_8h_html_a646f89d4298e4f5afd522202b11cb2e6"><div class="ttname"><a href="CCS_2ARM__CM3_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a></div><div class="ttdeci">unsigned long UBaseType_t</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__CM3_2portmacro_8h_source.html#l00060">portmacro.h:60</a></div></div>
<div class="ttc" id="aCCS_2ARM__CM3_2portmacro_8h_html_a83586323ab175c3dfcbd7f4704e09743"><div class="ttname"><a href="CCS_2ARM__CM3_2portmacro_8h.html#a83586323ab175c3dfcbd7f4704e09743">TickType_t</a></div><div class="ttdeci">uint16_t TickType_t</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__CM3_2portmacro_8h_source.html#l00063">portmacro.h:63</a></div></div>
<div class="ttc" id="aCCS_2ARM__CM3_2portmacro_8h_html_a84e9a8ba132feed0b2401c1f4e2ac63c"><div class="ttname"><a href="CCS_2ARM__CM3_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a></div><div class="ttdeci">portSTACK_TYPE StackType_t</div><div class="ttdef"><b>Definition:</b> <a href="CCS_2ARM__CM3_2portmacro_8h_source.html#l00058">portmacro.h:58</a></div></div>
<div class="ttc" id="aCCS_2ARM__CM3_2portmacro_8h_html_aed20ada05b957181a0de042802a82a5b"><div class="ttname"><a href="CCS_2ARM__CM3_2portmacro_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a></div><div class="ttdeci">void vPortExitCritical(void)</div><div class="ttdoc">Exit critical section.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2port_8c_source.html#l00990">port.c:990</a></div></div>
<div class="ttc" id="aExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h_html_a22526e0066b417891d6f5e2c14735f2d"><div class="ttname"><a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h.html#a22526e0066b417891d6f5e2c14735f2d">configSYSTEM_CALL_STACK_SIZE</a></div><div class="ttdeci">#define configSYSTEM_CALL_STACK_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h_source.html#l00460">FreeRTOSConfig.h:460</a></div></div>
<div class="ttc" id="aExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h_html_ac3487e434af6970566fc12ed35af77af"><div class="ttname"><a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h.html#ac3487e434af6970566fc12ed35af77af">configPROTECTED_KERNEL_OBJECT_POOL_SIZE</a></div><div class="ttdeci">#define configPROTECTED_KERNEL_OBJECT_POOL_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="ExternalLibraries_2FreeRTOS-Kernel-main_2examples_2template__configuration_2FreeRTOSConfig_8h_source.html#l00452">FreeRTOSConfig.h:452</a></div></div>
<div class="ttc" id="aGCC_2ARM__CM3__MPU_2portmacro_8h_html_a0f8f90148a90e1be9815fda669fc0e28"><div class="ttname"><a href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a0f8f90148a90e1be9815fda669fc0e28">xMPU_SETTINGS</a></div><div class="ttdeci">struct MPU_SETTINGS xMPU_SETTINGS</div></div>
<div class="ttc" id="aGCC_2ARM__CM3__MPU_2portmacro_8h_html_a1559396bf151310d1c825c5239317a3b"><div class="ttname"><a href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a1559396bf151310d1c825c5239317a3b">vPortSwitchToUserMode</a></div><div class="ttdeci">void vPortSwitchToUserMode(void)</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2port_8c_source.html#l01230">port.c:1230</a></div></div>
<div class="ttc" id="aGCC_2ARM__CM3__MPU_2portmacro_8h_html_a19ce700660ece64b835f23dfb514aecb"><div class="ttname"><a href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a19ce700660ece64b835f23dfb514aecb">xMPU_REGION_SETTINGS</a></div><div class="ttdeci">struct MPU_REGION_SETTINGS xMPU_REGION_SETTINGS</div></div>
<div class="ttc" id="aGCC_2ARM__CM3__MPU_2portmacro_8h_html_a1cbfacfca1c21e805d515664a566cd93"><div class="ttname"><a href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a1cbfacfca1c21e805d515664a566cd93">xMPU_REGION_REGISTERS</a></div><div class="ttdeci">struct MPU_REGION_REGISTERS xMPU_REGION_REGISTERS</div></div>
<div class="ttc" id="aGCC_2ARM__CM3__MPU_2portmacro_8h_html_a21335221c26ff106b4f5e87edf6567aa"><div class="ttname"><a href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a21335221c26ff106b4f5e87edf6567aa">xPortIsTaskPrivileged</a></div><div class="ttdeci">BaseType_t xPortIsTaskPrivileged(void)</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2port_8c_source.html#l00674">port.c:674</a></div></div>
<div class="ttc" id="aGCC_2ARM__CM3__MPU_2portmacro_8h_html_a627331d65921f4d7559b0ff24167fd7c"><div class="ttname"><a href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a627331d65921f4d7559b0ff24167fd7c">vResetPrivilege</a></div><div class="ttdeci">void vResetPrivilege(void)</div><div class="ttdoc">Lowers the privilege level by setting the bit 0 of the CONTROL register.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portasm_8c_source.html#l00219">portasm.c:219</a></div></div>
<div class="ttc" id="aGCC_2ARM__CM3__MPU_2portmacro_8h_html_a917d4fc0fb856d8f718fad5c5e33f321"><div class="ttname"><a href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#a917d4fc0fb856d8f718fad5c5e33f321">xSYSTEM_CALL_STACK_INFO</a></div><div class="ttdeci">struct SYSTEM_CALL_STACK_INFO xSYSTEM_CALL_STACK_INFO</div></div>
<div class="ttc" id="aGCC_2ARM__CM3__MPU_2portmacro_8h_html_aeb898982ec8e7db29c57dcaedfd824d6"><div class="ttname"><a href="GCC_2ARM__CM3__MPU_2portmacro_8h.html#aeb898982ec8e7db29c57dcaedfd824d6">xIsPrivileged</a></div><div class="ttdeci">BaseType_t xIsPrivileged(void)</div><div class="ttdoc">Checks whether or not the processor is privileged.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2portable_2GCC_2ARM__CM23_2portasm_8c_source.html#l00181">portasm.c:181</a></div></div>
<div class="ttc" id="aIAR_2ARM__CM4F__MPU_2portmacro_8h_html_a24ad87830055bb4410f21ec76fd32616"><div class="ttname"><a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a24ad87830055bb4410f21ec76fd32616">portACL_ENTRY_SIZE_BITS</a></div><div class="ttdeci">#define portACL_ENTRY_SIZE_BITS</div><div class="ttdef"><b>Definition:</b> <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00227">portmacro.h:227</a></div></div>
<div class="ttc" id="aIAR_2ARM__CM4F__MPU_2portmacro_8h_html_a5d4b90e6674808efffc6463863a2b35f"><div class="ttname"><a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#a5d4b90e6674808efffc6463863a2b35f">MAX_CONTEXT_SIZE</a></div><div class="ttdeci">#define MAX_CONTEXT_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00224">portmacro.h:224</a></div></div>
<div class="ttc" id="aIAR_2ARM__CM4F__MPU_2portmacro_8h_html_aaa356ca7932487d20a42d6839842d308"><div class="ttname"><a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a></div><div class="ttdeci">#define portFORCE_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00359">portmacro.h:359</a></div></div>
<div class="ttc" id="aIAR_2ARM__CM4F__MPU_2portmacro_8h_html_ab0a294066ac7369b8f59a52d9491a92c"><div class="ttname"><a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a></div><div class="ttdeci">#define portSTACK_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00058">portmacro.h:58</a></div></div>
<div class="ttc" id="aIAR_2ARM__CM4F__MPU_2portmacro_8h_html_aee11e56d6fbdceb943ca29b686c4c322"><div class="ttname"><a href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html#aee11e56d6fbdceb943ca29b686c4c322">portTOTAL_NUM_REGIONS_IN_TCB</a></div><div class="ttdeci">#define portTOTAL_NUM_REGIONS_IN_TCB</div><div class="ttdef"><b>Definition:</b> <a href="IAR_2ARM__CM4F__MPU_2portmacro_8h_source.html#l00193">portmacro.h:193</a></div></div>
<div class="ttc" id="aMikroC_2ARM__CM4F_2portmacro_8h_html_a36b1540b6b270ddf8923008aee7fb142"><div class="ttname"><a href="MikroC_2ARM__CM4F_2portmacro_8h.html#a36b1540b6b270ddf8923008aee7fb142">xPortIsInsideInterrupt</a></div><div class="ttdeci">BaseType_t xPortIsInsideInterrupt(void)</div><div class="ttdoc">Extern declarations.</div><div class="ttdef"><b>Definition:</b> <a href="ARMv8M_2non__secure_2port_8c_source.html#l01955">port.c:1955</a></div></div>
<div class="ttc" id="aprojdefs_8h_html_aa56260e937e7e203026707e5ba944273"><div class="ttname"><a href="projdefs_8h.html#aa56260e937e7e203026707e5ba944273">pdFALSE</a></div><div class="ttdeci">#define pdFALSE</div><div class="ttdef"><b>Definition:</b> <a href="projdefs_8h_source.html#l00052">projdefs.h:52</a></div></div>
<div class="ttc" id="aprojdefs_8h_html_af268cf937960eb029256bd9c4d949fbe"><div class="ttname"><a href="projdefs_8h.html#af268cf937960eb029256bd9c4d949fbe">pdTRUE</a></div><div class="ttdeci">#define pdTRUE</div><div class="ttdef"><b>Definition:</b> <a href="projdefs_8h_source.html#l00053">projdefs.h:53</a></div></div>
<div class="ttc" id="astructMPU__REGION__REGISTERS_html"><div class="ttname"><a href="structMPU__REGION__REGISTERS.html">MPU_REGION_REGISTERS</a></div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00099">portmacro.h:100</a></div></div>
<div class="ttc" id="astructMPU__REGION__REGISTERS_html_a31d889401a490033e2224d9a90934eb1"><div class="ttname"><a href="structMPU__REGION__REGISTERS.html#a31d889401a490033e2224d9a90934eb1">MPU_REGION_REGISTERS::ulRegionBaseAddress</a></div><div class="ttdeci">uint32_t ulRegionBaseAddress</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00101">portmacro.h:101</a></div></div>
<div class="ttc" id="astructMPU__REGION__REGISTERS_html_a6f33d6011da06410a3c05fb0a3aa9a6d"><div class="ttname"><a href="structMPU__REGION__REGISTERS.html#a6f33d6011da06410a3c05fb0a3aa9a6d">MPU_REGION_REGISTERS::ulRegionAttribute</a></div><div class="ttdeci">uint32_t ulRegionAttribute</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00102">portmacro.h:102</a></div></div>
<div class="ttc" id="astructMPU__REGION__SETTINGS_html"><div class="ttname"><a href="structMPU__REGION__SETTINGS.html">MPU_REGION_SETTINGS</a></div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00105">portmacro.h:106</a></div></div>
<div class="ttc" id="astructMPU__REGION__SETTINGS_html_a5bde4b5ba6df1bd485e32f338155256c"><div class="ttname"><a href="structMPU__REGION__SETTINGS.html#a5bde4b5ba6df1bd485e32f338155256c">MPU_REGION_SETTINGS::ulRegionStartAddress</a></div><div class="ttdeci">uint32_t ulRegionStartAddress</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00107">portmacro.h:107</a></div></div>
<div class="ttc" id="astructMPU__REGION__SETTINGS_html_aa0b77b02fff75a2674c2c21bb83c30bb"><div class="ttname"><a href="structMPU__REGION__SETTINGS.html#aa0b77b02fff75a2674c2c21bb83c30bb">MPU_REGION_SETTINGS::ulRegionPermissions</a></div><div class="ttdeci">uint32_t ulRegionPermissions</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00109">portmacro.h:109</a></div></div>
<div class="ttc" id="astructMPU__REGION__SETTINGS_html_ab48823548430877c7f0d630f042f1d95"><div class="ttname"><a href="structMPU__REGION__SETTINGS.html#ab48823548430877c7f0d630f042f1d95">MPU_REGION_SETTINGS::ulRegionEndAddress</a></div><div class="ttdeci">uint32_t ulRegionEndAddress</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00108">portmacro.h:108</a></div></div>
<div class="ttc" id="astructMPU__SETTINGS_html"><div class="ttname"><a href="structMPU__SETTINGS.html">MPU_SETTINGS</a></div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00137">portmacro.h:138</a></div></div>
<div class="ttc" id="astructMPU__SETTINGS_html_a31a3fab8a30129acb6b840d8bf336684"><div class="ttname"><a href="structMPU__SETTINGS.html#a31a3fab8a30129acb6b840d8bf336684">MPU_SETTINGS::xSystemCallStackInfo</a></div><div class="ttdeci">xSYSTEM_CALL_STACK_INFO xSystemCallStackInfo</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00145">portmacro.h:145</a></div></div>
<div class="ttc" id="astructMPU__SETTINGS_html_a386293b0033e3849707d5593e0a9993a"><div class="ttname"><a href="structMPU__SETTINGS.html#a386293b0033e3849707d5593e0a9993a">MPU_SETTINGS::xRegionSettings</a></div><div class="ttdeci">xMPU_REGION_SETTINGS xRegionSettings[portTOTAL_NUM_REGIONS_IN_TCB]</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00140">portmacro.h:140</a></div></div>
<div class="ttc" id="astructMPU__SETTINGS_html_a5938e942d04189092b58b64bdc117292"><div class="ttname"><a href="structMPU__SETTINGS.html#a5938e942d04189092b58b64bdc117292">MPU_SETTINGS::ulContext</a></div><div class="ttdeci">uint32_t ulContext[MAX_CONTEXT_SIZE]</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00141">portmacro.h:141</a></div></div>
<div class="ttc" id="astructMPU__SETTINGS_html_a98595df88ec2c37b67b19fc208f7ef2a"><div class="ttname"><a href="structMPU__SETTINGS.html#a98595df88ec2c37b67b19fc208f7ef2a">MPU_SETTINGS::ulTaskFlags</a></div><div class="ttdeci">uint32_t ulTaskFlags</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00142">portmacro.h:142</a></div></div>
<div class="ttc" id="astructMPU__SETTINGS_html_aecd4651d77380fc54095a219fee13410"><div class="ttname"><a href="structMPU__SETTINGS.html#aecd4651d77380fc54095a219fee13410">MPU_SETTINGS::xRegion</a></div><div class="ttdeci">xMPU_REGION_REGISTERS xRegion[portTOTAL_NUM_REGIONS_IN_TCB]</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00139">portmacro.h:139</a></div></div>
<div class="ttc" id="astructSYSTEM__CALL__STACK__INFO_html"><div class="ttname"><a href="structSYSTEM__CALL__STACK__INFO.html">SYSTEM_CALL_STACK_INFO</a></div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00118">portmacro.h:119</a></div></div>
<div class="ttc" id="astructSYSTEM__CALL__STACK__INFO_html_a5058177fca3b21ef9a40e708c38bf27d"><div class="ttname"><a href="structSYSTEM__CALL__STACK__INFO.html#a5058177fca3b21ef9a40e708c38bf27d">SYSTEM_CALL_STACK_INFO::ulLinkRegisterAtSystemCallEntry</a></div><div class="ttdeci">uint32_t ulLinkRegisterAtSystemCallEntry</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00123">portmacro.h:123</a></div></div>
<div class="ttc" id="astructSYSTEM__CALL__STACK__INFO_html_a53b3314384e9910c08d3e2d2c85c311e"><div class="ttname"><a href="structSYSTEM__CALL__STACK__INFO.html#a53b3314384e9910c08d3e2d2c85c311e">SYSTEM_CALL_STACK_INFO::pulTaskStack</a></div><div class="ttdeci">uint32_t * pulTaskStack</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00122">portmacro.h:122</a></div></div>
<div class="ttc" id="astructSYSTEM__CALL__STACK__INFO_html_a6a109337e8f2b26276e0bd1ae739e9ab"><div class="ttname"><a href="structSYSTEM__CALL__STACK__INFO.html#a6a109337e8f2b26276e0bd1ae739e9ab">SYSTEM_CALL_STACK_INFO::pulSystemCallStack</a></div><div class="ttdeci">uint32_t * pulSystemCallStack</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00121">portmacro.h:121</a></div></div>
<div class="ttc" id="astructSYSTEM__CALL__STACK__INFO_html_a7e98daa1ec62c831faa6d08a5b50389a"><div class="ttname"><a href="structSYSTEM__CALL__STACK__INFO.html#a7e98daa1ec62c831faa6d08a5b50389a">SYSTEM_CALL_STACK_INFO::ulSystemCallStackBuffer</a></div><div class="ttdeci">uint32_t ulSystemCallStackBuffer[configSYSTEM_CALL_STACK_SIZE]</div><div class="ttdef"><b>Definition:</b> <a href="GCC_2ARM__CM3__MPU_2portmacro_8h_source.html#l00120">portmacro.h:120</a></div></div>
<div class="ttc" id="astructxMPU__REGION__REGISTERS_html"><div class="ttname"><a href="structxMPU__REGION__REGISTERS.html">xMPU_REGION_REGISTERS</a></div><div class="ttdoc">Structure to hold the MPU Register Values.</div></div>
<div class="ttc" id="astructxSYSTEM__CALL__STACK__INFO_html"><div class="ttname"><a href="structxSYSTEM__CALL__STACK__INFO.html">xSYSTEM_CALL_STACK_INFO</a></div><div class="ttdoc">Structure to hold per-task System Call Stack information.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_62de1d95c13882ec1f5cd196758a7a2e.html">Gbox420_PicoW</a></li><li class="navelem"><a class="el" href="dir_30d0ac52d9488d0d5f1f668118086567.html">ExternalLibraries</a></li><li class="navelem"><a class="el" href="dir_4ae535d9bd242e490b90e3e0b0655edd.html">FreeRTOS-Kernel-main</a></li><li class="navelem"><a class="el" href="dir_373b3c5b8411067b1cc6a63a0a540976.html">portable</a></li><li class="navelem"><a class="el" href="dir_b4cbd838b2cc8230bb293c6c257cafea.html">IAR</a></li><li class="navelem"><a class="el" href="dir_0fd5224dc55539aed1a36337feff161a.html">ARM_CM4F_MPU</a></li><li class="navelem"><a class="el" href="IAR_2ARM__CM4F__MPU_2portmacro_8h.html">portmacro.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
