

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Sat Dec 15 03:40:14 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117697|  117697|  117697|  117697|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  117696|  117696|      1226|          -|          -|    96|    no    |
        | + Loop 1.1              |    1224|    1224|       306|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     304|     304|        76|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond9)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond3)
	14  / (exitcond3)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:516
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_3, %.loopexit.loopexit ]

ST_2: exitcond9 (8)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:516
.loopexit:1  %exitcond9 = icmp eq i7 %co, -32

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_3 (10)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:516
.loopexit:3  %co_3 = add i7 %co, 1

ST_2: StgValue_21 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:516
.loopexit:4  br i1 %exitcond9, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader47.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:516
.preheader47.preheader:1  %tmp_cast = zext i7 %co to i10

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:516
.preheader47.preheader:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl1_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:516
.preheader47.preheader:3  %p_shl1_cast = zext i10 %tmp_s to i11

ST_2: tmp_54 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:516
.preheader47.preheader:4  %tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl2_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader47.preheader:5  %p_shl2_cast = zext i8 %tmp_54 to i11

ST_2: tmp_55 (19)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader47.preheader:6  %tmp_55 = sub i11 %p_shl1_cast, %p_shl2_cast

ST_2: tmp_62_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader47.preheader:7  %tmp_62_cast = sext i11 %tmp_55 to i12

ST_2: tmp_56 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:516
.preheader47.preheader:8  %tmp_56 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader47.preheader:9  %p_shl_cast = zext i9 %tmp_56 to i10

ST_2: tmp_57 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader47.preheader:10  %tmp_57 = sub i10 %p_shl_cast, %tmp_cast

ST_2: tmp_64_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader47.preheader:11  %tmp_64_cast = sext i10 %tmp_57 to i11

ST_2: bias_V_addr (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525
.preheader47.preheader:12  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_35 (26)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader47.preheader:13  br label %.preheader47

ST_2: StgValue_36 (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:530
:0  ret void


 <State 3>: 4.66ns
ST_3: h (28)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_3, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond1 (29)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader47:1  %exitcond1 = icmp eq i3 %h, -3

ST_3: empty_26 (30)  [1/1] 0.00ns
.preheader47:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_40 (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
.preheader47:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_27 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:526
.preheader46.preheader:0  %tmp_cast_27 = zext i3 %h to i12

ST_3: tmp_58 (34)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:526
.preheader46.preheader:1  %tmp_58 = add i12 %tmp_cast_27, %tmp_62_cast

ST_3: tmp_59 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:526
.preheader46.preheader:2  %tmp_59 = trunc i12 %tmp_58 to i10

ST_3: p_shl3_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:526
.preheader46.preheader:3  %p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_59, i3 0)

ST_3: p_shl4_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:526
.preheader46.preheader:4  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_58, i1 false)

ST_3: tmp_60 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:526
.preheader46.preheader:5  %tmp_60 = sub i13 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_47 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:518
.preheader46.preheader:6  br label %.preheader46

ST_3: StgValue_48 (158)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.26ns
ST_4: w (41)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_3, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond2 (42)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:518
.preheader46:1  %exitcond2 = icmp eq i3 %w, -3

ST_4: empty_28 (43)  [1/1] 0.00ns
.preheader46:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_52 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:518
.preheader46:3  br i1 %exitcond2, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_53 (46)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:520
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_3 (155)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:517
:0  %h_3 = add i3 %h, 1

ST_4: StgValue_55 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:517
:1  br label %.preheader47


 <State 5>: 4.44ns
ST_5: p_Val2_s (48)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_19, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (49)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_3, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond3 (50)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:520
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond3 = icmp eq i2 %m, -1

ST_5: empty_29 (51)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_3 (52)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:520
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_3 = add i2 %m, 1

ST_5: StgValue_61 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:520
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond3, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_40_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:0  %tmp_40_cast = zext i2 %m to i11

ST_5: tmp_62 (56)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:1  %tmp_62 = add i11 %tmp_40_cast, %tmp_64_cast

ST_5: tmp2 (59)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i3

ST_5: tmp_41 (61)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:6  %tmp_41 = add i3 %tmp2_cast, %h

ST_5: p_Val2_16 (133)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:525
_ifconv1:1  %p_Val2_16 = load i8* %bias_V_addr, align 1


 <State 6>: 4.66ns
ST_6: tmp_63 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node tmp_64)
.preheader.preheader:2  %tmp_63 = shl i11 %tmp_62, 2

ST_6: tmp_64 (58)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:522 (out node of the LUT)
.preheader.preheader:3  %tmp_64 = sub i11 %tmp_63, %tmp_62

ST_6: tmp_42_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:7  %tmp_42_cast = zext i3 %tmp_41 to i12

ST_6: tmp_65 (63)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:8  %tmp_65 = add i12 %tmp_42_cast, %tmp_62_cast

ST_6: tmp_66 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:9  %tmp_66 = trunc i12 %tmp_65 to i10

ST_6: p_shl5_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:10  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_66, i3 0)

ST_6: p_shl6_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:11  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_65, i1 false)

ST_6: tmp_67 (67)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:522
.preheader.preheader:12  %tmp_67 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_6: StgValue_76 (68)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:521
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.77ns
ST_7: p_Val2_19 (70)  [1/1] 0.00ns
.preheader:0  %p_Val2_19 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (71)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_3, %_ifconv ]

ST_7: exitcond (72)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:521
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_30 (73)  [1/1] 0.00ns
.preheader:3  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_3 (74)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:521
.preheader:4  %n_3 = add i2 %n, 1

ST_7: StgValue_82 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:521
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_43_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:0  %tmp_43_cast = zext i2 %n to i11

ST_7: tmp_68 (78)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:1  %tmp_68 = add i11 %tmp_43_cast, %tmp_64

ST_7: tmp_77_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:2  %tmp_77_cast = zext i11 %tmp_68 to i64

ST_7: weight_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:3  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i64 0, i64 %tmp_77_cast

ST_7: tmp3 (81)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i3

ST_7: tmp_44 (83)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:6  %tmp_44 = add i3 %tmp3_cast, %w

ST_7: tmp_45_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:7  %tmp_45_cast = zext i3 %tmp_44 to i13

ST_7: tmp_69 (85)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:8  %tmp_69 = add i13 %tmp_45_cast, %tmp_67

ST_7: weight_V_load (88)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_93 (130)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_78_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:9  %tmp_78_cast = zext i13 %tmp_69 to i64

ST_8: input_V_addr (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:10  %input_V_addr = getelementptr [3456 x i8]* %input_V, i64 0, i64 %tmp_78_cast

ST_8: weight_V_load (88)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: input_V_load (90)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 9>: 3.25ns
ST_9: input_V_load (90)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 10>: 6.43ns
ST_10: OP1_V (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

ST_10: p_Val2_2 (92)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:15  %p_Val2_2 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_71 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:21  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_46 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:16  %tmp_46 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_19, i6 0)

ST_11: tmp_60_cast (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:17  %tmp_60_cast = sext i14 %tmp_46 to i16

ST_11: p_Val2_20 (95)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:18  %p_Val2_20 = add i16 %tmp_60_cast, %p_Val2_2

ST_11: signbit (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_20, i32 15)

ST_11: p_Val2_21 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:20  %p_Val2_21 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_20, i32 6, i32 13)

ST_11: tmp_47 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:22  %tmp_47 = zext i1 %tmp_71 to i8

ST_11: tmp_72 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node carry)
_ifconv:23  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_20, i32 13)

ST_11: p_Val2_22 (101)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:24  %p_Val2_22 = add i8 %p_Val2_21, %tmp_47

ST_11: newsignbit (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_22, i32 7)

ST_11: tmp_48 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node carry)
_ifconv:26  %tmp_48 = xor i1 %newsignbit, true

ST_11: carry (104)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_72, %tmp_48

ST_11: tmp_50 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:29  %tmp_50 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_20, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_74 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_20, i32 14)

ST_12: Range1_all_ones (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_50, -1

ST_12: Range1_all_zeros (108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_50, 0

ST_12: deleted_zeros (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_49 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_49 = xor i1 %tmp_74, true

ST_12: p_41_i_i (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_49

ST_12: deleted_ones (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (113)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i3 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i3 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_51 (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522
_ifconv:39  %tmp_51 = xor i1 %signbit, true

ST_12: overflow (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i3, %tmp_51

ST_12: brmerge40_demorgan_i (118)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (121)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (122)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_51

ST_13: underflow_not (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_24_mux (125)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522 (out node of the LUT)
_ifconv:48  %p_Val2_24_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_22

ST_13: p_Val2_s_31 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:522 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_s_31 = select i1 %underflow, i8 -128, i8 %p_Val2_22

ST_13: sum_V (127)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:522 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_24_mux, i8 %p_Val2_s_31

ST_13: StgValue_137 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:521
_ifconv:51  br label %.preheader


 <State 14>: 4.62ns
ST_14: tmp_36 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525
_ifconv1:0  %tmp_36 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_16 (133)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:525
_ifconv1:1  %p_Val2_16 = load i8* %bias_V_addr, align 1

ST_14: tmp_37 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525
_ifconv1:2  %tmp_37 = sext i8 %p_Val2_16 to i9

ST_14: p_Val2_17 (135)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:525
_ifconv1:3  %p_Val2_17 = add i9 %tmp_36, %tmp_37

ST_14: isneg (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_17, i32 8)

ST_14: result_V (137)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:525
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_16

ST_14: newsignbit_3 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525
_ifconv1:6  %newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_38 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_38 = xor i1 %newsignbit_3, true

ST_15: underflow_3 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_3 = and i1 %isneg, %tmp_38

ST_15: brmerge_i_i (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_3

ST_15: isneg_not (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_3, %isneg_not

ST_15: result_V_mux (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:525 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (145)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:525 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_3, i8 -128, i8 %result_V

ST_15: result_1 (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:525 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_39_cast (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:526
_ifconv1:15  %tmp_39_cast = zext i3 %w to i13

ST_15: tmp_61 (148)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:526
_ifconv1:16  %tmp_61 = add i13 %tmp_60, %tmp_39_cast

ST_15: tmp_69_cast (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:526
_ifconv1:17  %tmp_69_cast = zext i13 %tmp_61 to i64

ST_15: output_V_addr (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:526
_ifconv1:18  %output_V_addr = getelementptr [3456 x i8]* %output_V, i64 0, i64 %tmp_69_cast

ST_15: StgValue_157 (151)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:526
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_3 (152)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:518
_ifconv1:20  %w_3 = add i3 %w, 1

ST_15: StgValue_159 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:518
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16          (br               ) [ 0111111111111111]
co                   (phi              ) [ 0010000000000000]
exitcond9            (icmp             ) [ 0011111111111111]
empty                (speclooptripcount) [ 0000000000000000]
co_3                 (add              ) [ 0111111111111111]
StgValue_21          (br               ) [ 0000000000000000]
tmp                  (zext             ) [ 0000000000000000]
tmp_cast             (zext             ) [ 0000000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast          (zext             ) [ 0000000000000000]
tmp_54               (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast          (zext             ) [ 0000000000000000]
tmp_55               (sub              ) [ 0000000000000000]
tmp_62_cast          (sext             ) [ 0001111111111111]
tmp_56               (bitconcatenate   ) [ 0000000000000000]
p_shl_cast           (zext             ) [ 0000000000000000]
tmp_57               (sub              ) [ 0000000000000000]
tmp_64_cast          (sext             ) [ 0001111111111111]
bias_V_addr          (getelementptr    ) [ 0001111111111111]
StgValue_35          (br               ) [ 0011111111111111]
StgValue_36          (ret              ) [ 0000000000000000]
h                    (phi              ) [ 0001111111111111]
exitcond1            (icmp             ) [ 0011111111111111]
empty_26             (speclooptripcount) [ 0000000000000000]
StgValue_40          (br               ) [ 0000000000000000]
tmp_cast_27          (zext             ) [ 0000000000000000]
tmp_58               (add              ) [ 0000000000000000]
tmp_59               (trunc            ) [ 0000000000000000]
p_shl3_cast          (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast          (bitconcatenate   ) [ 0000000000000000]
tmp_60               (sub              ) [ 0000111111111111]
StgValue_47          (br               ) [ 0011111111111111]
StgValue_48          (br               ) [ 0111111111111111]
w                    (phi              ) [ 0000111111111111]
exitcond2            (icmp             ) [ 0011111111111111]
empty_28             (speclooptripcount) [ 0000000000000000]
StgValue_52          (br               ) [ 0000000000000000]
StgValue_53          (br               ) [ 0011111111111111]
h_3                  (add              ) [ 0011111111111111]
StgValue_55          (br               ) [ 0011111111111111]
p_Val2_s             (phi              ) [ 0000011111111110]
m                    (phi              ) [ 0000010000000000]
exitcond3            (icmp             ) [ 0011111111111111]
empty_29             (speclooptripcount) [ 0000000000000000]
m_3                  (add              ) [ 0011111111111111]
StgValue_61          (br               ) [ 0000000000000000]
tmp_40_cast          (zext             ) [ 0000000000000000]
tmp_62               (add              ) [ 0000001000000000]
tmp2                 (add              ) [ 0000000000000000]
tmp2_cast            (sext             ) [ 0000000000000000]
tmp_41               (add              ) [ 0000001000000000]
tmp_63               (shl              ) [ 0000000000000000]
tmp_64               (sub              ) [ 0000000111111100]
tmp_42_cast          (zext             ) [ 0000000000000000]
tmp_65               (add              ) [ 0000000000000000]
tmp_66               (trunc            ) [ 0000000000000000]
p_shl5_cast          (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast          (bitconcatenate   ) [ 0000000000000000]
tmp_67               (sub              ) [ 0000000111111100]
StgValue_76          (br               ) [ 0011111111111111]
p_Val2_19            (phi              ) [ 0011110111110011]
n                    (phi              ) [ 0000000100000000]
exitcond             (icmp             ) [ 0011111111111111]
empty_30             (speclooptripcount) [ 0000000000000000]
n_3                  (add              ) [ 0011111111111111]
StgValue_82          (br               ) [ 0000000000000000]
tmp_43_cast          (zext             ) [ 0000000000000000]
tmp_68               (add              ) [ 0000000000000000]
tmp_77_cast          (zext             ) [ 0000000000000000]
weight_V_addr        (getelementptr    ) [ 0000000010000000]
tmp3                 (add              ) [ 0000000000000000]
tmp3_cast            (sext             ) [ 0000000000000000]
tmp_44               (add              ) [ 0000000000000000]
tmp_45_cast          (zext             ) [ 0000000000000000]
tmp_69               (add              ) [ 0000000010000000]
StgValue_93          (br               ) [ 0011111111111111]
tmp_78_cast          (zext             ) [ 0000000000000000]
input_V_addr         (getelementptr    ) [ 0000000001000000]
weight_V_load        (load             ) [ 0000000001100000]
input_V_load         (load             ) [ 0000000000100000]
OP1_V                (sext             ) [ 0000000000000000]
OP2_V                (sext             ) [ 0000000000000000]
p_Val2_2             (mul              ) [ 0000000000010000]
tmp_71               (bitselect        ) [ 0000000000010000]
tmp_46               (bitconcatenate   ) [ 0000000000000000]
tmp_60_cast          (sext             ) [ 0000000000000000]
p_Val2_20            (add              ) [ 0000000000001000]
signbit              (bitselect        ) [ 0000000000001000]
p_Val2_21            (partselect       ) [ 0000000000000000]
tmp_47               (zext             ) [ 0000000000000000]
tmp_72               (bitselect        ) [ 0000000000000000]
p_Val2_22            (add              ) [ 0000000000001100]
newsignbit           (bitselect        ) [ 0000000000001000]
tmp_48               (xor              ) [ 0000000000000000]
carry                (and              ) [ 0000000000001000]
tmp_50               (partselect       ) [ 0000000000001000]
tmp_74               (bitselect        ) [ 0000000000000000]
Range1_all_ones      (icmp             ) [ 0000000000000000]
Range1_all_zeros     (icmp             ) [ 0000000000000000]
deleted_zeros        (select           ) [ 0000000000000000]
tmp_49               (xor              ) [ 0000000000000000]
p_41_i_i             (and              ) [ 0000000000000000]
deleted_ones         (select           ) [ 0000000000000000]
p_38_i_i             (and              ) [ 0000000000000100]
p_not_i_i            (xor              ) [ 0000000000000000]
brmerge_i_i3         (or               ) [ 0000000000000000]
tmp_51               (xor              ) [ 0000000000000100]
overflow             (and              ) [ 0000000000000000]
brmerge40_demorgan_i (and              ) [ 0000000000000100]
tmp4_demorgan        (or               ) [ 0000000000000000]
tmp4                 (xor              ) [ 0000000000000000]
underflow            (and              ) [ 0000000000000100]
brmerge_i_i_i        (or               ) [ 0000000000000100]
tmp5                 (or               ) [ 0000000000000000]
underflow_not        (or               ) [ 0000000000000000]
p_Val2_24_mux        (select           ) [ 0000000000000000]
p_Val2_s_31          (select           ) [ 0000000000000000]
sum_V                (select           ) [ 0011111111111111]
StgValue_137         (br               ) [ 0011111111111111]
tmp_36               (sext             ) [ 0000000000000000]
p_Val2_16            (load             ) [ 0000000000000000]
tmp_37               (sext             ) [ 0000000000000000]
p_Val2_17            (add              ) [ 0000000000000000]
isneg                (bitselect        ) [ 0000000000000001]
result_V             (add              ) [ 0000000000000001]
newsignbit_3         (bitselect        ) [ 0000000000000001]
tmp_38               (xor              ) [ 0000000000000000]
underflow_3          (and              ) [ 0000000000000000]
brmerge_i_i          (xor              ) [ 0000000000000000]
isneg_not            (xor              ) [ 0000000000000000]
brmerge9             (or               ) [ 0000000000000000]
result_V_mux         (select           ) [ 0000000000000000]
p_result_V           (select           ) [ 0000000000000000]
result_1             (select           ) [ 0000000000000000]
tmp_39_cast          (zext             ) [ 0000000000000000]
tmp_61               (add              ) [ 0000000000000000]
tmp_69_cast          (zext             ) [ 0000000000000000]
output_V_addr        (getelementptr    ) [ 0000000000000000]
StgValue_157         (store            ) [ 0000000000000000]
w_3                  (add              ) [ 0011111111111111]
StgValue_159         (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="bias_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="3"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_16/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="weight_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="107" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="13" slack="0"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="13" slack="0"/>
<pin id="125" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/15 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_157_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/15 "/>
</bind>
</comp>

<comp id="133" class="1005" name="co_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="co_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="h_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="1"/>
<pin id="146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="h_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="w_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="w_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_Val2_s_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_Val2_s_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="m_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="m_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="p_Val2_19_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_Val2_19_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="2"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="8" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_19/7 "/>
</bind>
</comp>

<comp id="203" class="1005" name="n_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="n_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="2" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exitcond9_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="co_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_3/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl1_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_54_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl2_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_55_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_62_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_62_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_56_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_shl_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_57_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_64_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_64_cast/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_cast_27_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_27/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_58_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="1"/>
<pin id="304" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_59_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_shl3_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="0"/>
<pin id="312" dir="0" index="1" bw="10" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl4_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="0"/>
<pin id="320" dir="0" index="1" bw="12" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_60_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="0" index="1" bw="13" slack="0"/>
<pin id="329" dir="1" index="2" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="exitcond2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="h_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_3/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="exitcond3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="m_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_40_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_62_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="3"/>
<pin id="363" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp2_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_41_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="2"/>
<pin id="378" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_63_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="1"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_64_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="1"/>
<pin id="389" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_42_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="1"/>
<pin id="393" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_65_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="11" slack="4"/>
<pin id="397" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_66_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_shl5_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="13" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_shl6_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="0"/>
<pin id="413" dir="0" index="1" bw="12" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_67_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="13" slack="0"/>
<pin id="421" dir="0" index="1" bw="13" slack="0"/>
<pin id="422" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_67/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="exitcond_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="n_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_3/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_43_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_68_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="11" slack="1"/>
<pin id="444" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_77_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp3_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_44_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="3" slack="3"/>
<pin id="464" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_45_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_69_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="13" slack="1"/>
<pin id="474" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_69/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_78_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="13" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78_cast/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="OP1_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="2"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="OP2_V_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="1"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Val2_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_71_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="0" index="2" bw="4" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_46_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="14" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="4"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_60_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="14" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60_cast/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_Val2_20_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="1"/>
<pin id="515" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/11 "/>
</bind>
</comp>

<comp id="517" class="1004" name="signbit_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="0" index="2" bw="5" slack="0"/>
<pin id="521" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Val2_21_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="0" index="2" bw="4" slack="0"/>
<pin id="529" dir="0" index="3" bw="5" slack="0"/>
<pin id="530" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_21/11 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_47_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/11 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_72_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_Val2_22_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="newsignbit_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_48_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="carry_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_50_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="0" index="3" bw="5" slack="0"/>
<pin id="577" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_74_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="1"/>
<pin id="585" dir="0" index="2" bw="5" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="Range1_all_ones_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="1"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="Range1_all_zeros_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="deleted_zeros_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_49_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_49/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_41_i_i_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="deleted_ones_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_38_i_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/12 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_not_i_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="brmerge_i_i3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i3/12 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_51_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_51/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="overflow_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="651" class="1004" name="brmerge40_demorgan_i_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp4_demorgan_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="underflow_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="brmerge_i_i_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp5_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="0" index="1" bw="1" slack="1"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="underflow_not_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="1"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_Val2_24_mux_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="8" slack="2"/>
<pin id="692" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24_mux/13 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_Val2_s_31_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="8" slack="0"/>
<pin id="697" dir="0" index="2" bw="8" slack="2"/>
<pin id="698" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_31/13 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sum_V_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_36_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36/14 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_37_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37/14 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Val2_17_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/14 "/>
</bind>
</comp>

<comp id="722" class="1004" name="isneg_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="9" slack="0"/>
<pin id="725" dir="0" index="2" bw="5" slack="0"/>
<pin id="726" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/14 "/>
</bind>
</comp>

<comp id="730" class="1004" name="result_V_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="1"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="736" class="1004" name="newsignbit_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="0" index="2" bw="4" slack="0"/>
<pin id="740" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_3/14 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_38_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_38/15 "/>
</bind>
</comp>

<comp id="749" class="1004" name="underflow_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/15 "/>
</bind>
</comp>

<comp id="754" class="1004" name="brmerge_i_i_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="0" index="1" bw="1" slack="1"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/15 "/>
</bind>
</comp>

<comp id="758" class="1004" name="isneg_not_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/15 "/>
</bind>
</comp>

<comp id="763" class="1004" name="brmerge9_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/15 "/>
</bind>
</comp>

<comp id="768" class="1004" name="result_V_mux_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="0" index="2" bw="8" slack="1"/>
<pin id="772" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/15 "/>
</bind>
</comp>

<comp id="775" class="1004" name="p_result_V_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="8" slack="0"/>
<pin id="778" dir="0" index="2" bw="8" slack="1"/>
<pin id="779" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/15 "/>
</bind>
</comp>

<comp id="782" class="1004" name="result_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="0" index="2" bw="8" slack="0"/>
<pin id="786" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_39_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="3"/>
<pin id="793" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/15 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_61_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="13" slack="4"/>
<pin id="797" dir="0" index="1" bw="3" slack="0"/>
<pin id="798" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/15 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_69_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="13" slack="0"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast/15 "/>
</bind>
</comp>

<comp id="805" class="1004" name="w_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="3" slack="3"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_3/15 "/>
</bind>
</comp>

<comp id="814" class="1005" name="co_3_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="0"/>
<pin id="816" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_3 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_62_cast_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="12" slack="1"/>
<pin id="821" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_cast "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_64_cast_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="11" slack="3"/>
<pin id="827" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_64_cast "/>
</bind>
</comp>

<comp id="830" class="1005" name="bias_V_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="7" slack="3"/>
<pin id="832" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_60_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="13" slack="4"/>
<pin id="840" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="846" class="1005" name="h_3_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="1"/>
<pin id="848" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_3 "/>
</bind>
</comp>

<comp id="854" class="1005" name="m_3_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="2" slack="0"/>
<pin id="856" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_62_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="11" slack="1"/>
<pin id="861" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_41_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="3" slack="1"/>
<pin id="867" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_64_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="11" slack="1"/>
<pin id="872" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_67_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="13" slack="1"/>
<pin id="877" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="883" class="1005" name="n_3_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="0"/>
<pin id="885" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_3 "/>
</bind>
</comp>

<comp id="888" class="1005" name="weight_V_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="1"/>
<pin id="890" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_69_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="13" slack="1"/>
<pin id="895" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="898" class="1005" name="input_V_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="12" slack="1"/>
<pin id="900" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="weight_V_load_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="2"/>
<pin id="905" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="908" class="1005" name="input_V_load_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="1"/>
<pin id="910" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="913" class="1005" name="p_Val2_2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="1"/>
<pin id="915" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_71_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="923" class="1005" name="p_Val2_20_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="1"/>
<pin id="925" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 "/>
</bind>
</comp>

<comp id="928" class="1005" name="signbit_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="935" class="1005" name="p_Val2_22_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="2"/>
<pin id="937" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_22 "/>
</bind>
</comp>

<comp id="941" class="1005" name="newsignbit_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="947" class="1005" name="carry_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_50_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="2" slack="1"/>
<pin id="956" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="960" class="1005" name="p_38_i_i_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_51_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="970" class="1005" name="brmerge40_demorgan_i_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="975" class="1005" name="underflow_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="980" class="1005" name="brmerge_i_i_i_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="985" class="1005" name="sum_V_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="1"/>
<pin id="987" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="990" class="1005" name="isneg_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="997" class="1005" name="result_V_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1003" class="1005" name="newsignbit_3_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_3 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="w_3_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="1"/>
<pin id="1012" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="201"><net_src comp="168" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="137" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="137" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="137" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="234"><net_src comp="137" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="137" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="137" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="243" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="137" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="231" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="148" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="148" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="20" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="301" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="310" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="160" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="144" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="184" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="184" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="184" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="184" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="144" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="38" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="394" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="24" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="403" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="411" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="207" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="44" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="207" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="207" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="455"><net_src comp="207" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="156" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="191" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="58" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="52" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="512" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="66" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="543"><net_src comp="52" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="512" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="66" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="525" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="535" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="68" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="72" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="538" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="74" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="512" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="76" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="60" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="587"><net_src comp="52" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="76" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="44" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="28" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="589" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="582" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="72" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="589" pin="2"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="589" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="599" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="72" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="72" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="635" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="617" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="624" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="72" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="645" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="687"><net_src comp="679" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="693"><net_src comp="78" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="80" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="683" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="688" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="694" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="168" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="93" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="708" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="727"><net_src comp="82" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="84" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="168" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="93" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="68" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="70" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="72" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="744" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="762"><net_src comp="72" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="754" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="78" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="749" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="80" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="787"><net_src comp="763" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="768" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="775" pin="3"/><net_sink comp="782" pin=2"/></net>

<net id="790"><net_src comp="782" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="794"><net_src comp="156" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="799"><net_src comp="791" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="803"><net_src comp="795" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="809"><net_src comp="156" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="32" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="817"><net_src comp="220" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="822"><net_src comp="265" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="828"><net_src comp="287" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="833"><net_src comp="86" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="841"><net_src comp="326" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="849"><net_src comp="338" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="857"><net_src comp="350" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="862"><net_src comp="360" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="868"><net_src comp="375" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="873"><net_src comp="386" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="878"><net_src comp="419" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="886"><net_src comp="431" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="891"><net_src comp="97" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="896"><net_src comp="471" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="901"><net_src comp="109" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="906"><net_src comp="104" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="911"><net_src comp="116" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="916"><net_src comp="486" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="921"><net_src comp="492" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="926"><net_src comp="512" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="931"><net_src comp="517" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="934"><net_src comp="928" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="938"><net_src comp="546" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="944"><net_src comp="552" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="950"><net_src comp="566" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="957"><net_src comp="572" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="963"><net_src comp="624" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="968"><net_src comp="640" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="973"><net_src comp="651" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="978"><net_src comp="668" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="983"><net_src comp="673" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="988"><net_src comp="700" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="993"><net_src comp="722" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1000"><net_src comp="730" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="1006"><net_src comp="736" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1013"><net_src comp="805" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {15 }
 - Input state : 
	Port: subconv_3x3_4_no_rel : input_V | {8 9 }
	Port: subconv_3x3_4_no_rel : weight_V | {7 8 }
	Port: subconv_3x3_4_no_rel : bias_V | {5 14 }
  - Chain level:
	State 1
	State 2
		exitcond9 : 1
		co_3 : 1
		StgValue_21 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl1_cast : 2
		tmp_54 : 1
		p_shl2_cast : 2
		tmp_55 : 3
		tmp_62_cast : 4
		tmp_56 : 1
		p_shl_cast : 2
		tmp_57 : 3
		tmp_64_cast : 4
		bias_V_addr : 2
	State 3
		exitcond1 : 1
		StgValue_40 : 2
		tmp_cast_27 : 1
		tmp_58 : 2
		tmp_59 : 3
		p_shl3_cast : 4
		p_shl4_cast : 3
		tmp_60 : 5
	State 4
		exitcond2 : 1
		StgValue_52 : 2
	State 5
		exitcond3 : 1
		m_3 : 1
		StgValue_61 : 2
		tmp_40_cast : 1
		tmp_62 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_41 : 3
	State 6
		tmp_65 : 1
		tmp_66 : 2
		p_shl5_cast : 3
		p_shl6_cast : 2
		tmp_67 : 4
	State 7
		exitcond : 1
		n_3 : 1
		StgValue_82 : 2
		tmp_43_cast : 1
		tmp_68 : 2
		tmp_77_cast : 3
		weight_V_addr : 4
		tmp3 : 1
		tmp3_cast : 2
		tmp_44 : 3
		tmp_45_cast : 4
		tmp_69 : 5
		weight_V_load : 5
	State 8
		input_V_addr : 1
		input_V_load : 2
	State 9
	State 10
		p_Val2_2 : 1
		tmp_71 : 2
	State 11
		tmp_60_cast : 1
		p_Val2_20 : 2
		signbit : 3
		p_Val2_21 : 3
		tmp_72 : 3
		p_Val2_22 : 4
		newsignbit : 5
		tmp_48 : 6
		carry : 6
		tmp_50 : 3
	State 12
		deleted_zeros : 1
		tmp_49 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i3 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 13
	State 14
		tmp_37 : 1
		p_Val2_17 : 2
		isneg : 3
		result_V : 1
		newsignbit_3 : 2
	State 15
		result_1 : 1
		tmp_61 : 1
		tmp_69_cast : 2
		output_V_addr : 3
		StgValue_157 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_3_fu_220         |    0    |    26   |    12   |
|          |        tmp_58_fu_301        |    0    |    38   |    16   |
|          |          h_3_fu_338         |    0    |    14   |    9    |
|          |          m_3_fu_350         |    0    |    11   |    8    |
|          |        tmp_62_fu_360        |    0    |    35   |    15   |
|          |         tmp2_fu_365         |    0    |    11   |    8    |
|          |        tmp_41_fu_375        |    0    |    14   |    9    |
|          |        tmp_65_fu_394        |    0    |    38   |    16   |
|          |          n_3_fu_431         |    0    |    11   |    8    |
|    add   |        tmp_68_fu_441        |    0    |    38   |    16   |
|          |         tmp3_fu_451         |    0    |    11   |    8    |
|          |        tmp_44_fu_461        |    0    |    14   |    9    |
|          |        tmp_69_fu_471        |    0    |    44   |    18   |
|          |       p_Val2_20_fu_512      |    0    |    53   |    21   |
|          |       p_Val2_22_fu_546      |    0    |    29   |    13   |
|          |       p_Val2_17_fu_716      |    0    |    29   |    13   |
|          |       result_V_fu_730       |    0    |    29   |    13   |
|          |        tmp_61_fu_795        |    0    |    44   |    18   |
|          |          w_3_fu_805         |    0    |    14   |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_55_fu_259        |    0    |    35   |    15   |
|          |        tmp_57_fu_281        |    0    |    32   |    14   |
|    sub   |        tmp_60_fu_326        |    0    |    44   |    18   |
|          |        tmp_64_fu_386        |    0    |    38   |    16   |
|          |        tmp_67_fu_419        |    0    |    44   |    18   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_2_fu_486       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_599    |    0    |    0    |    2    |
|          |     deleted_ones_fu_617     |    0    |    0    |    2    |
|          |     p_Val2_24_mux_fu_688    |    0    |    0    |    8    |
|  select  |      p_Val2_s_31_fu_694     |    0    |    0    |    8    |
|          |         sum_V_fu_700        |    0    |    0    |    8    |
|          |     result_V_mux_fu_768     |    0    |    0    |    8    |
|          |      p_result_V_fu_775      |    0    |    0    |    8    |
|          |       result_1_fu_782       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_48_fu_560        |    0    |    0    |    2    |
|          |        tmp_49_fu_606        |    0    |    0    |    2    |
|          |       p_not_i_i_fu_629      |    0    |    0    |    2    |
|    xor   |        tmp_51_fu_640        |    0    |    0    |    2    |
|          |         tmp4_fu_662         |    0    |    0    |    2    |
|          |        tmp_38_fu_744        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_754     |    0    |    0    |    2    |
|          |       isneg_not_fu_758      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_566        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_612       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_624       |    0    |    0    |    2    |
|    and   |       overflow_fu_645       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_651 |    0    |    0    |    2    |
|          |       underflow_fu_668      |    0    |    0    |    2    |
|          |      underflow_3_fu_749     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i3_fu_635     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_656    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_673    |    0    |    0    |    2    |
|          |         tmp5_fu_679         |    0    |    0    |    2    |
|          |     underflow_not_fu_683    |    0    |    0    |    2    |
|          |       brmerge9_fu_763       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond9_fu_214      |    0    |    0    |    4    |
|          |       exitcond1_fu_291      |    0    |    0    |    1    |
|          |       exitcond2_fu_332      |    0    |    0    |    1    |
|   icmp   |       exitcond3_fu_344      |    0    |    0    |    1    |
|          |       exitcond_fu_425       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_589   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_594   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_226         |    0    |    0    |    0    |
|          |       tmp_cast_fu_231       |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_243     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_255     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_277      |    0    |    0    |    0    |
|          |      tmp_cast_27_fu_297     |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_356     |    0    |    0    |    0    |
|   zext   |      tmp_42_cast_fu_391     |    0    |    0    |    0    |
|          |      tmp_43_cast_fu_437     |    0    |    0    |    0    |
|          |      tmp_77_cast_fu_446     |    0    |    0    |    0    |
|          |      tmp_45_cast_fu_467     |    0    |    0    |    0    |
|          |      tmp_78_cast_fu_476     |    0    |    0    |    0    |
|          |        tmp_47_fu_535        |    0    |    0    |    0    |
|          |      tmp_39_cast_fu_791     |    0    |    0    |    0    |
|          |      tmp_69_cast_fu_800     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_235        |    0    |    0    |    0    |
|          |        tmp_54_fu_247        |    0    |    0    |    0    |
|          |        tmp_56_fu_269        |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_cast_fu_310     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_318     |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_403     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_411     |    0    |    0    |    0    |
|          |        tmp_46_fu_500        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_62_cast_fu_265     |    0    |    0    |    0    |
|          |      tmp_64_cast_fu_287     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_371      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_457      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_480        |    0    |    0    |    0    |
|          |         OP2_V_fu_483        |    0    |    0    |    0    |
|          |      tmp_60_cast_fu_508     |    0    |    0    |    0    |
|          |        tmp_36_fu_708        |    0    |    0    |    0    |
|          |        tmp_37_fu_712        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_59_fu_306        |    0    |    0    |    0    |
|          |        tmp_66_fu_399        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_63_fu_381        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_71_fu_492        |    0    |    0    |    0    |
|          |        signbit_fu_517       |    0    |    0    |    0    |
|          |        tmp_72_fu_538        |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_552      |    0    |    0    |    0    |
|          |        tmp_74_fu_582        |    0    |    0    |    0    |
|          |         isneg_fu_722        |    0    |    0    |    0    |
|          |     newsignbit_3_fu_736     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_21_fu_525      |    0    |    0    |    0    |
|          |        tmp_50_fu_572        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   696   |   486   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bias_V_addr_reg_830    |    7   |
|brmerge40_demorgan_i_reg_970|    1   |
|    brmerge_i_i_i_reg_980   |    1   |
|        carry_reg_947       |    1   |
|        co_3_reg_814        |    7   |
|         co_reg_133         |    7   |
|         h_3_reg_846        |    3   |
|          h_reg_144         |    3   |
|    input_V_addr_reg_898    |   12   |
|    input_V_load_reg_908    |    8   |
|        isneg_reg_990       |    1   |
|         m_3_reg_854        |    2   |
|          m_reg_180         |    2   |
|         n_3_reg_883        |    2   |
|          n_reg_203         |    2   |
|    newsignbit_3_reg_1003   |    1   |
|     newsignbit_reg_941     |    1   |
|      p_38_i_i_reg_960      |    1   |
|      p_Val2_19_reg_191     |    8   |
|      p_Val2_20_reg_923     |   16   |
|      p_Val2_22_reg_935     |    8   |
|      p_Val2_2_reg_913      |   16   |
|      p_Val2_s_reg_168      |    8   |
|      result_V_reg_997      |    8   |
|       signbit_reg_928      |    1   |
|        sum_V_reg_985       |    8   |
|       tmp_41_reg_865       |    3   |
|       tmp_50_reg_954       |    2   |
|       tmp_51_reg_965       |    1   |
|       tmp_60_reg_838       |   13   |
|     tmp_62_cast_reg_819    |   12   |
|       tmp_62_reg_859       |   11   |
|     tmp_64_cast_reg_825    |   11   |
|       tmp_64_reg_870       |   11   |
|       tmp_67_reg_875       |   13   |
|       tmp_69_reg_893       |   13   |
|       tmp_71_reg_918       |    1   |
|      underflow_reg_975     |    1   |
|        w_3_reg_1010        |    3   |
|          w_reg_156         |    3   |
|    weight_V_addr_reg_888   |   10   |
|    weight_V_load_reg_903   |    8   |
+----------------------------+--------+
|            Total           |   251  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  12  |   24   ||    9    |
|     h_reg_144     |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_156     |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_168 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   696  |   486  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   251  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   947  |   531  |
+-----------+--------+--------+--------+--------+
