Design Name: shift_add_mult_serial  
Module Name: shift_add_mult

Inputs:
- clk                          // Clock signal
- rst                          // Active-high reset
- start                        // Start signal
- a[WIDTH-1:0]                 // Multiplicand
- b[WIDTH-1:0]                 // Multiplier
- valid_in                     // Input valid

Outputs:
- product[2*WIDTH-1:0]         // Output product
- valid_out                    // Output valid
- done                         // Operation complete

Parameters:
- WIDTH = 16                   // Operand bit width (default: 16)

Design Signature:

module shift_add_mult #(
    parameter WIDTH = 16
) (
    input clk,
    input rst,
    input start,
    input valid_in,
    input [WIDTH-1:0] a,
    input [WIDTH-1:0] b,
    output [2*WIDTH-1:0] product,
    output valid_out,
    output done
);
