

================================================================
== Vivado HLS Report for 'pooling2d_cl_switch_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config69_s'
================================================================
* Date:           Sun Jan 22 21:15:40 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.926 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5445|     5445| 21.780 us | 21.780 us |  5445|  5445|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     4674|     4674|      1558|          -|          -|     3|    no    |
        | + Loop 1.1      |      768|      768|         2|          1|          1|   768|    yes   |
        | + Loop 1.2      |      786|      786|       262|          -|          -|     3|    no    |
        |  ++ Loop 1.2.1  |      128|      128|         2|          1|          1|   128|    yes   |
        |  ++ Loop 1.2.2  |      129|      129|         3|          1|          1|   128|    yes   |
        |- Loop 2         |      768|      768|         2|          1|          1|   768|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     259|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        3|      -|        0|       0|    0|
|Multiplexer          |        -|      -|        -|     287|    -|
|Register             |        -|      -|      122|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        3|      0|      122|     546|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                                      Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |memory1_0_V_U  |concatenate1d_single_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config17_s_out_data_V  |        1|  0|   0|    0|   384|    8|     1|         3072|
    |memory1_1_V_U  |concatenate1d_single_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config17_s_out_data_V  |        1|  0|   0|    0|   384|    8|     1|         3072|
    |memory2_V_U    |dense_ss_test_ap_fixed_8_2_4_0_0_ap_fixed_8_2_4_0_0_config3_mult2_s_tmpdata_V    |        1|  0|   0|    0|   128|    8|     1|         1024|
    +---------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                                                 |        3|  0|   0|    0|   896|   24|     3|         7168|
    +---------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_413_p2              |     +    |      0|  0|  10|          10|          10|
    |add_ln203_fu_339_p2                |     +    |      0|  0|  10|          10|          10|
    |add_ln759_fu_271_p2                |     +    |      0|  0|  10|          10|           1|
    |add_ln801_fu_469_p2                |     +    |      0|  0|  10|          10|           1|
    |i_fu_259_p2                        |     +    |      0|  0|   3|           2|           1|
    |j_11_fu_357_p2                     |     +    |      0|  0|   3|           2|           1|
    |j_fu_277_p2                        |     +    |      0|  0|   4|           1|           3|
    |k_1_fu_369_p2                      |     +    |      0|  0|   8|           8|           1|
    |k_2_fu_398_p2                      |     +    |      0|  0|   8|           8|           1|
    |k_fu_319_p2                        |     +    |      0|  0|   8|           8|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp2_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_438_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_2_fu_452_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_fu_424_p2              |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln757_fu_253_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln759_fu_265_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln760_fu_283_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln773_fu_351_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln774_fu_363_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln779_fu_392_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln801_fu_463_p2               |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp2_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |res_V_V_din                        |  select  |      0|  0|   8|           1|           8|
    |select_ln203_1_fu_297_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln203_fu_289_p3             |  select  |      0|  0|   8|           1|           1|
    |select_ln789_1_fu_444_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln789_fu_430_p3             |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 259|         168|         155|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  53|         12|    1|         12|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1          |  15|          3|    1|          3|
    |ap_phi_mux_j_0_i_phi_fu_189_p4   |   9|          2|    3|          6|
    |ap_phi_mux_k8_0_i_phi_fu_223_p4  |   9|          2|    8|         16|
    |data_V_V_blk_n                   |   9|          2|    1|          2|
    |i_0_i_reg_163                    |   9|          2|    2|          4|
    |indvar_flatten6_reg_242          |   9|          2|   10|         20|
    |indvar_flatten_reg_174           |   9|          2|   10|         20|
    |j7_0_i_reg_207                   |   9|          2|    2|          4|
    |j_0_i_reg_185                    |   9|          2|    3|          6|
    |k8_0_i_reg_219                   |   9|          2|    8|         16|
    |k9_0_i_reg_231                   |   9|          2|    8|         16|
    |k_0_i_reg_196                    |   9|          2|    8|         16|
    |memory1_0_V_address0             |  15|          3|    9|         27|
    |memory1_1_V_address0             |  15|          3|    9|         27|
    |memory2_V_address0               |  15|          3|    7|         21|
    |real_start                       |   9|          2|    1|          2|
    |res_V_V_blk_n                    |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 287|         62|   97|        232|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |i_0_i_reg_163                     |   2|   0|    2|          0|
    |i_reg_479                         |   2|   0|    2|          0|
    |icmp_ln759_reg_484                |   1|   0|    1|          0|
    |icmp_ln774_reg_526                |   1|   0|    1|          0|
    |icmp_ln779_reg_540                |   1|   0|    1|          0|
    |icmp_ln779_reg_540_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln801_reg_576                |   1|   0|    1|          0|
    |indvar_flatten6_reg_242           |  10|   0|   10|          0|
    |indvar_flatten_reg_174            |  10|   0|   10|          0|
    |j7_0_i_reg_207                    |   2|   0|    2|          0|
    |j_0_i_reg_185                     |   3|   0|    3|          0|
    |j_11_reg_521                      |   2|   0|    2|          0|
    |k8_0_i_reg_219                    |   8|   0|    8|          0|
    |k9_0_i_reg_231                    |   8|   0|    8|          0|
    |k_0_i_reg_196                     |   8|   0|    8|          0|
    |k_1_reg_530                       |   8|   0|    8|          0|
    |select_ln203_1_reg_498            |   3|   0|    3|          0|
    |select_ln203_reg_493              |   8|   0|    8|          0|
    |select_ln789_1_reg_570            |   8|   0|    8|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_V_reg_564                     |   8|   0|    8|          0|
    |trunc_ln203_reg_503               |   1|   0|    1|          0|
    |zext_ln203_mid2_v_reg_507         |   2|   0|    2|          0|
    |zext_ln779_reg_535                |   2|   0|   10|          8|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 122|   0|  130|          8|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|ap_done           | out |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|start_out         | out |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|start_write       | out |    1| ap_ctrl_hs | pooling2d_cl_switch<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config69> | return value |
|data_V_V_dout     |  in |    8|   ap_fifo  |                                     data_V_V                                    |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                                     data_V_V                                    |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                                     data_V_V                                    |    pointer   |
|res_V_V_din       | out |    8|   ap_fifo  |                                     res_V_V                                     |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                                     res_V_V                                     |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                                     res_V_V                                     |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

