#Start recording tcl command: 1/4/2020 19:40:21
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 1/4/2020 19:41:30
