# Reading pref.tcl
# do FSM_traffic_light_classroom_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/MPEI/Verilog/FSM_traffic_light/src {D:/MPEI/Verilog/FSM_traffic_light/src/traffic_light_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:04:05 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MPEI/Verilog/FSM_traffic_light/src" D:/MPEI/Verilog/FSM_traffic_light/src/traffic_light_top.v 
# -- Compiling module traffic_light_top
# 
# Top level modules:
# 	traffic_light_top
# End time: 01:04:05 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/MPEI/Verilog/FSM_traffic_light/src {D:/MPEI/Verilog/FSM_traffic_light/src/traffic_light.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:04:05 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MPEI/Verilog/FSM_traffic_light/src" D:/MPEI/Verilog/FSM_traffic_light/src/traffic_light.v 
# -- Compiling module traffic_light
# 
# Top level modules:
# 	traffic_light
# End time: 01:04:05 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/MPEI/Verilog/FSM_traffic_light/src {D:/MPEI/Verilog/FSM_traffic_light/src/timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:04:05 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MPEI/Verilog/FSM_traffic_light/src" D:/MPEI/Verilog/FSM_traffic_light/src/timer.v 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 01:04:05 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/MPEI/Verilog/FSM_traffic_light/src {D:/MPEI/Verilog/FSM_traffic_light/src/tb_traffic_light_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:04:05 on Dec 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MPEI/Verilog/FSM_traffic_light/src" D:/MPEI/Verilog/FSM_traffic_light/src/tb_traffic_light_top.v 
# -- Compiling module traffic_light_top
# -- Compiling module tb_traffic_light_top
# 
# Top level modules:
# 	tb_traffic_light_top
# End time: 01:04:05 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_traffic_light_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_traffic_light_top 
# Start time: 01:04:05 on Dec 01,2022
# Loading work.tb_traffic_light_top
# Loading work.traffic_light_top
# Loading work.traffic_light
# Loading work.timer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Testbench is OK!
# ** Note: $finish    : D:/MPEI/Verilog/FSM_traffic_light/src/tb_traffic_light_top.v(27)
#    Time: 30 us  Iteration: 0  Instance: /tb_traffic_light_top
# 1
# Break in Module tb_traffic_light_top at D:/MPEI/Verilog/FSM_traffic_light/src/tb_traffic_light_top.v line 27
# End time: 01:05:43 on Dec 01,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
