module sub (a,b,d,br);
  input a,b;
  output d,br;
  assign d=a^b;
  assign br=~a&b;
endmodule

module tb;
  reg a,b;
  wire d,br;
  sub dut(a,b,d,br);
  initial begin
    repeat(15) begin
      {a,b}=$random;
      #10
      $display("time=%t,a=%b,b=%b,d=%b,br=%b",$time,a,b,d,br);
    end
  end
 initial begin
   $dumpfile("dump.vcd");
   $dumpvars(1,tb);
 end
endmodule

