{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476963522998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 08:38:41 2016 " "Processing started: Thu Oct 20 08:38:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476963523002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta topModuleDevice " "Command: quartus_sta topModuleDevice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476963523006 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1476963523239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476963524444 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1476963524797 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1476963524798 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "237 " "TimeQuest Timing Analyzer is analyzing 237 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1476963527122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "topModuleDevice.sdc " "Synopsys Design Constraints File file not found: 'topModuleDevice.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1476963527598 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1476963527600 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50MHz clock_50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50MHz clock_50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527683 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 3 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 3 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527683 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mem\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mem\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527683 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1476963527684 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|control_unit:ControlUnit\|branch\[0\] cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " "create_clock -period 1.000 -name cpu:cpu\|control_unit:ControlUnit\|branch\[0\] cpu:cpu\|control_unit:ControlUnit\|branch\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_memory:mem\|state1.01 data_memory:mem\|state1.01 " "create_clock -period 1.000 -name data_memory:mem\|state1.01 data_memory:mem\|state1.01" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " "create_clock -period 1.000 -name cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|if_id:IFID\|instructionRegister\[0\] cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " "create_clock -period 1.000 -name cpu:cpu\|if_id:IFID\|instructionRegister\[0\] cpu:cpu\|if_id:IFID\|instructionRegister\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " "create_clock -period 1.000 -name cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_memory:mem\|state1.00 data_memory:mem\|state1.00 " "create_clock -period 1.000 -name data_memory:mem\|state1.00 data_memory:mem\|state1.00" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_memory:mem\|state1.11 data_memory:mem\|state1.11 " "create_clock -period 1.000 -name data_memory:mem\|state1.11 data_memory:mem\|state1.11" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:cpu\|if_id:IFID\|instructionRegister\[26\] cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " "create_clock -period 1.000 -name cpu:cpu\|if_id:IFID\|instructionRegister\[26\] cpu:cpu\|if_id:IFID\|instructionRegister\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_memory:mem\|state1.10 data_memory:mem\|state1.10 " "create_clock -period 1.000 -name data_memory:mem\|state1.10 data_memory:mem\|state1.10" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1476963527763 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout " "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963528440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~1  from: datab  to: combout " "Cell: cpu\|DecodeALU\|Selector3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963528440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~3  from: datab  to: combout " "Cell: cpu\|DecodeALU\|Selector3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963528440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~3  from: datac  to: combout " "Cell: cpu\|DecodeALU\|Selector3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963528440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1476963528440 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1476963528522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1476963528542 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1476963528564 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1476963528618 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963530547 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963530547 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963532216 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963532216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1476963532860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1476963532860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -141.480 " "Worst-case setup slack is -141.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -141.480     -9366.314 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " " -141.480     -9366.314 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.178      -348.354 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.178      -348.354 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.260     -1939.946 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.260     -1939.946 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.681       -89.602 data_memory:mem\|state1.11  " "   -7.681       -89.602 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.633       -92.993 data_memory:mem\|state1.00  " "   -6.633       -92.993 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.372       -88.490 data_memory:mem\|state1.01  " "   -6.372       -88.490 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.287       -87.375 data_memory:mem\|state1.10  " "   -6.287       -87.375 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.027     -1027.655 clock_50MHz  " "   -6.027     -1027.655 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.039      -167.839 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -5.039      -167.839 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.163        -3.163 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "   -3.163        -3.163 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.617       -21.836 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -2.617       -21.836 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.165        -9.734 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "   -2.165        -9.734 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963532863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.552 " "Worst-case hold slack is -4.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.552       -21.494 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "   -4.552       -21.494 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.072      -152.452 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -4.072      -152.452 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490       -24.899 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -3.490       -24.899 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283       -17.337 clock_50MHz  " "   -1.283       -17.337 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675        -3.065 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "   -0.675        -3.065 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.445         0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.568         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.231         0.000 data_memory:mem\|state1.01  " "    1.231         0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.888         0.000 data_memory:mem\|state1.00  " "    1.888         0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.961         0.000 data_memory:mem\|state1.11  " "    1.961         0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.212         0.000 data_memory:mem\|state1.10  " "    2.212         0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.216         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    2.216         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963533543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476963533551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476963533554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.193 " "Worst-case minimum pulse width slack is -1.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193      -305.408 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.193      -305.408 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169        -2.801 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -0.169        -2.801 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.309 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "   -0.061        -0.309 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104         0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "    0.104         0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349         0.000 data_memory:mem\|state1.11  " "    0.349         0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 data_memory:mem\|state1.10  " "    0.377         0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 data_memory:mem\|state1.01  " "    0.387         0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 data_memory:mem\|state1.00  " "    0.407         0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    0.436         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441         0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "    0.441         0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.602         0.000 clock_50MHz  " "    9.602         0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "52083.053         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "52083.053         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963533564 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963537858 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963537858 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1476963538659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1476963538843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1476963549186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout " "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963550680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~1  from: datab  to: combout " "Cell: cpu\|DecodeALU\|Selector3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963550680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~3  from: datab  to: combout " "Cell: cpu\|DecodeALU\|Selector3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963550680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~3  from: datac  to: combout " "Cell: cpu\|DecodeALU\|Selector3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963550680 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1476963550679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1476963550698 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963551598 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963551598 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1476963552238 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1476963552238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -128.042 " "Worst-case setup slack is -128.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -128.042     -8480.365 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " " -128.042     -8480.365 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.328      -316.013 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.328      -316.013 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.339       -84.589 data_memory:mem\|state1.11  " "   -7.339       -84.589 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.204     -1682.335 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.204     -1682.335 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.341       -87.166 data_memory:mem\|state1.00  " "   -6.341       -87.166 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.065       -83.913 data_memory:mem\|state1.01  " "   -6.065       -83.913 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.998       -82.805 data_memory:mem\|state1.10  " "   -5.998       -82.805 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.441      -916.652 clock_50MHz  " "   -5.441      -916.652 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.859      -157.459 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -4.859      -157.459 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.867        -2.867 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "   -2.867        -2.867 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.467       -20.339 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -2.467       -20.339 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.029        -9.302 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "   -2.029        -9.302 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963552268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.058 " "Worst-case hold slack is -4.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.058       -19.083 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "   -4.058       -19.083 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.609      -135.372 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -3.609      -135.372 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.100       -21.996 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -3.100       -21.996 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191       -16.072 clock_50MHz  " "   -1.191       -16.072 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536        -3.049 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "   -0.536        -3.049 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342         0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.520         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295         0.000 data_memory:mem\|state1.01  " "    1.295         0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.794         0.000 data_memory:mem\|state1.00  " "    1.794         0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.938         0.000 data_memory:mem\|state1.11  " "    1.938         0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    2.110         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.186         0.000 data_memory:mem\|state1.10  " "    2.186         0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963552946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476963552979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476963553011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.149 " "Worst-case minimum pulse width slack is -1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149      -294.144 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.149      -294.144 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167        -2.731 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -0.167        -2.731 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085        -0.643 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "   -0.085        -0.643 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "    0.097         0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 data_memory:mem\|state1.00  " "    0.366         0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "    0.422         0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428         0.000 data_memory:mem\|state1.11  " "    0.428         0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 data_memory:mem\|state1.10  " "    0.430         0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444         0.000 data_memory:mem\|state1.01  " "    0.444         0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    0.453         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.562         0.000 clock_50MHz  " "    9.562         0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "52083.055         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "52083.055         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963553048 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963558203 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963558203 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1476963559004 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout " "Cell: cpu\|BranchCompare\|Selector0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963560434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~1  from: datab  to: combout " "Cell: cpu\|DecodeALU\|Selector3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963560434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~3  from: datab  to: combout " "Cell: cpu\|DecodeALU\|Selector3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963560434 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|DecodeALU\|Selector3~3  from: datac  to: combout " "Cell: cpu\|DecodeALU\|Selector3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1476963560434 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1476963560434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1476963560453 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963560470 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963560470 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1476963561110 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1476963561110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -69.822 " "Worst-case setup slack is -69.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.822     -4619.203 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "  -69.822     -4619.203 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.910      -185.861 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.910      -185.861 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.811       -38.833 data_memory:mem\|state1.11  " "   -3.811       -38.833 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.257       -41.884 data_memory:mem\|state1.00  " "   -3.257       -41.884 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.193      -700.662 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.193      -700.662 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091       -37.926 data_memory:mem\|state1.01  " "   -3.091       -37.926 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.849       -37.639 data_memory:mem\|state1.10  " "   -2.849       -37.639 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.720      -437.600 clock_50MHz  " "   -2.720      -437.600 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.562       -77.077 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -2.562       -77.077 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253        -1.253 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "   -1.253        -1.253 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755        -5.595 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -0.755        -5.595 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647        -2.788 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "   -0.647        -2.788 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963561166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.392 " "Worst-case hold slack is -2.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392       -11.524 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "   -2.392       -11.524 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321       -97.581 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "   -2.321       -97.581 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886       -13.683 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "   -1.886       -13.683 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682        -9.390 clock_50MHz  " "   -0.682        -9.390 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403        -2.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "   -0.403        -2.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.217         0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 data_memory:mem\|state1.01  " "    0.227         0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.257         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647         0.000 data_memory:mem\|state1.11  " "    0.647         0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749         0.000 data_memory:mem\|state1.00  " "    0.749         0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752         0.000 data_memory:mem\|state1.10  " "    0.752         0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.280         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    1.280         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963561867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476963561925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1476963561984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.126 " "Worst-case minimum pulse width slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126         0.000 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\]  " "    0.126         0.000 cpu:cpu\|ex_mem:EXMEN\|ALURegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136         0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[0\]  " "    0.136         0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250         0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[26\]  " "    0.250         0.000 cpu:cpu\|if_id:IFID\|instructionRegister\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266         0.000 data_memory:mem\|state1.01  " "    0.266         0.000 data_memory:mem\|state1.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 data_memory:mem\|state1.10  " "    0.288         0.000 data_memory:mem\|state1.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296         0.000 data_memory:mem\|state1.11  " "    0.296         0.000 data_memory:mem\|state1.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324         0.000 data_memory:mem\|state1.00  " "    0.324         0.000 data_memory:mem\|state1.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\]  " "    0.371         0.000 cpu:cpu\|control_unit:ControlUnit\|branch\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375         0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\]  " "    0.375         0.000 cpu:cpu\|id_ex:IDEX\|aluOpRegister\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.500         0.000 mem\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.243         0.000 clock_50MHz  " "    9.243         0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "52083.115         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "52083.115         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1476963562044 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963568411 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "clock_50MHz pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: clock_50MHz and destination clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1476963568412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1476963570587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1476963570593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476963571674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 08:39:31 2016 " "Processing ended: Thu Oct 20 08:39:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476963571674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476963571674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476963571674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476963571674 ""}
