https://github.com/gengyl08/SENIC/blob/master/dma_v1_10_a/hdl/verilog/dma/small_fifo_v3.v
