// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_expand_seed (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        iv_val,
        seed_strm_dout,
        seed_strm_empty_n,
        seed_strm_read,
        r_strm_0_din,
        r_strm_0_full_n,
        r_strm_0_write,
        r_strm_0_num_data_valid,
        r_strm_0_fifo_cap,
        r_strm_1_din,
        r_strm_1_full_n,
        r_strm_1_write,
        r_strm_1_num_data_valid,
        r_strm_1_fifo_cap
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] iv_val;
input  [127:0] seed_strm_dout;
input   seed_strm_empty_n;
output   seed_strm_read;
output  [255:0] r_strm_0_din;
input   r_strm_0_full_n;
output   r_strm_0_write;
input  [31:0] r_strm_0_num_data_valid;
input  [31:0] r_strm_0_fifo_cap;
output  [255:0] r_strm_1_din;
input   r_strm_1_full_n;
output   r_strm_1_write;
input  [31:0] r_strm_1_num_data_valid;
input  [31:0] r_strm_1_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [127:0] iv_val_read_reg_179;
reg    ap_block_state1;
reg   [127:0] sd_load_reg_197;
wire    ap_CS_fsm_state5;
reg   [127:0] sd_load_1_reg_202;
reg   [0:0] sd_address0;
reg    sd_ce0;
reg    sd_we0;
wire   [127:0] sd_q0;
wire   [0:0] sd_address1;
wire   [127:0] sd_q1;
wire    grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start;
wire    grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_done;
wire    grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_idle;
wire    grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_ready;
wire    grp_expand_seed_Pipeline_READ_SEEDS_fu_95_seed_strm_read;
wire   [0:0] grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_address0;
wire    grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_ce0;
wire    grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_we0;
wire   [127:0] grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_d0;
wire    grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start;
wire    grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_done;
wire    grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_idle;
wire    grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_ready;
wire   [255:0] grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_0_din;
wire    grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_0_write;
wire   [255:0] grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_1_din;
wire    grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_1_write;
reg    grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln16_fu_127_p2;
wire    ap_CS_fsm_state3;
reg    grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [7:0] t_fu_56;
wire   [7:0] t_7_fu_133_p2;
reg    sd_ce1_local;
wire    ap_CS_fsm_state4;
reg    sd_ce0_local;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start_reg = 1'b0;
#0 grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start_reg = 1'b0;
#0 t_fu_56 = 8'd0;
end

GenerateProof_expand_seed_sd_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
sd_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sd_address0),
    .ce0(sd_ce0),
    .we0(sd_we0),
    .d0(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_d0),
    .q0(sd_q0),
    .address1(sd_address1),
    .ce1(sd_ce1_local),
    .q1(sd_q1)
);

GenerateProof_expand_seed_Pipeline_READ_SEEDS grp_expand_seed_Pipeline_READ_SEEDS_fu_95(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start),
    .ap_done(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_done),
    .ap_idle(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_idle),
    .ap_ready(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_ready),
    .seed_strm_dout(seed_strm_dout),
    .seed_strm_empty_n(seed_strm_empty_n),
    .seed_strm_read(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_seed_strm_read),
    .sd_address0(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_address0),
    .sd_ce0(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_ce0),
    .sd_we0(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_we0),
    .sd_d0(grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_d0)
);

GenerateProof_expand_seed_Pipeline_PROCESS_CHUNKS grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start),
    .ap_done(grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_done),
    .ap_idle(grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_idle),
    .ap_ready(grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_ready),
    .r_strm_0_din(grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_0_din),
    .r_strm_0_full_n(r_strm_0_full_n),
    .r_strm_0_write(grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_0_write),
    .r_strm_0_num_data_valid(r_strm_0_num_data_valid),
    .r_strm_0_fifo_cap(r_strm_0_fifo_cap),
    .r_strm_1_din(grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_1_din),
    .r_strm_1_full_n(r_strm_1_full_n),
    .r_strm_1_write(grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_1_write),
    .r_strm_1_num_data_valid(r_strm_1_num_data_valid),
    .r_strm_1_fifo_cap(r_strm_1_fifo_cap),
    .iv_val(iv_val_read_reg_179),
    .sd_load(sd_load_reg_197),
    .sd_load_1(sd_load_1_reg_202)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_127_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_ready == 1'b1)) begin
            grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_127_p2 == 1'd0))) begin
            grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start_reg <= 1'b1;
        end else if ((grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_ready == 1'b1)) begin
            grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_fu_56 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_127_p2 == 1'd0))) begin
        t_fu_56 <= t_7_fu_133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        iv_val_read_reg_179 <= iv_val;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sd_load_1_reg_202 <= sd_q0;
        sd_load_reg_197 <= sd_q1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_127_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_127_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sd_address0 = grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_address0;
    end else begin
        sd_address0 = 64'd1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sd_ce0 = grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_ce0;
    end else begin
        sd_ce0 = sd_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sd_ce0_local = 1'b1;
    end else begin
        sd_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sd_ce1_local = 1'b1;
    end else begin
        sd_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sd_we0 = grp_expand_seed_Pipeline_READ_SEEDS_fu_95_sd_we0;
    end else begin
        sd_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_127_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start = grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_ap_start_reg;

assign grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start = grp_expand_seed_Pipeline_READ_SEEDS_fu_95_ap_start_reg;

assign icmp_ln16_fu_127_p2 = ((t_fu_56 == 8'd128) ? 1'b1 : 1'b0);

assign r_strm_0_din = grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_0_din;

assign r_strm_0_write = grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_0_write;

assign r_strm_1_din = grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_1_din;

assign r_strm_1_write = grp_expand_seed_Pipeline_PROCESS_CHUNKS_fu_102_r_strm_1_write;

assign sd_address1 = 64'd0;

assign seed_strm_read = grp_expand_seed_Pipeline_READ_SEEDS_fu_95_seed_strm_read;

assign start_out = real_start;

assign t_7_fu_133_p2 = (t_fu_56 + 8'd1);

endmodule //GenerateProof_expand_seed
