Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 23 22:16:58 2018
| Host         : IOZ5FB9SCHQZKW2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file easyclock_control_sets_placed.rpt
| Design       : easyclock
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              56 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------------------+------------------+------------------+----------------+
|  clk_1hz_reg_n_0 |                                  | rst_IBUF         |                1 |              4 |
|  clk_1hz_reg_n_0 | BCDcounter_top0/BCDcounter0/E[0] | rst_IBUF         |                1 |              4 |
|  clk_1hz_reg_n_0 | BCDcounter_top0/BCDcounter1/E[0] | rst_IBUF         |                2 |              4 |
|  clk_1hz_reg_n_0 | BCDcounter_top0/BCDcounter2/E[0] | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG   |                                  | rst_IBUF         |               15 |             52 |
+------------------+----------------------------------+------------------+------------------+----------------+


