Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 25 01:40:09 2019
| Host         : HONS47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.871        0.000                      0                  253        0.156        0.000                      0                  253        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.871        0.000                      0                  253        0.156        0.000                      0                  253        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.180ns (25.428%)  route 3.461ns (74.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.787     9.794    kitt/count[23]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  kitt/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.514    14.855    kitt/clock_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  kitt/count_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.429    14.665    kitt/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.180ns (25.428%)  route 3.461ns (74.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.787     9.794    kitt/count[23]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  kitt/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.514    14.855    kitt/clock_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  kitt/count_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.429    14.665    kitt/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.180ns (25.428%)  route 3.461ns (74.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.787     9.794    kitt/count[23]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  kitt/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.514    14.855    kitt/clock_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  kitt/count_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.429    14.665    kitt/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.180ns (25.428%)  route 3.461ns (74.572%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.787     9.794    kitt/count[23]_i_1_n_0
    SLICE_X58Y37         FDRE                                         r  kitt/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.514    14.855    kitt/clock_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  kitt/count_reg[20]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.429    14.665    kitt/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.180ns (25.751%)  route 3.402ns (74.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.728     9.736    kitt/count[23]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  kitt/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.511    14.852    kitt/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  kitt/count_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.429    14.662    kitt/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.180ns (25.751%)  route 3.402ns (74.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.728     9.736    kitt/count[23]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  kitt/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.511    14.852    kitt/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  kitt/count_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.429    14.662    kitt/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.180ns (25.751%)  route 3.402ns (74.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.728     9.736    kitt/count[23]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  kitt/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.511    14.852    kitt/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  kitt/count_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.429    14.662    kitt/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.180ns (25.751%)  route 3.402ns (74.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.728     9.736    kitt/count[23]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  kitt/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.511    14.852    kitt/clock_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  kitt/count_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y33         FDRE (Setup_fdre_C_R)       -0.429    14.662    kitt/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.180ns (26.030%)  route 3.353ns (73.970%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.679     9.687    kitt/count[23]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  kitt/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.512    14.853    kitt/clock_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  kitt/count_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    kitt/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 kitt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.180ns (26.030%)  route 3.353ns (73.970%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.632     5.153    kitt/clock_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  kitt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  kitt/count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.382    kitt/count[0]
    SLICE_X59Y35         LUT4 (Prop_lut4_I1_O)        0.150     7.532 f  kitt/count[23]_i_5/O
                         net (fo=1, routed)           0.433     7.966    kitt/count[23]_i_5_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.326     8.292 f  kitt/count[23]_i_4/O
                         net (fo=1, routed)           0.151     8.443    kitt/count[23]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  kitt/count[23]_i_2/O
                         net (fo=4, routed)           0.316     8.883    kitt/count[23]_i_2_n_0
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124     9.007 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.679     9.687    kitt/count[23]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  kitt/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.512    14.853    kitt/clock_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  kitt/count_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    kitt/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 kitt/last/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.592     1.475    kitt/last/clock_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  kitt/last/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  kitt/last/count_reg[0]/Q
                         net (fo=8, routed)           0.075     1.691    kitt/last/count_reg__0[0]
    SLICE_X59Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.736 r  kitt/last/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.736    kitt/last/p_0_in__0[5]
    SLICE_X59Y54         FDRE                                         r  kitt/last/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.861     1.989    kitt/last/clock_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  kitt/last/count_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.092     1.580    kitt/last/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 kitt/second/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/second/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.476    kitt/second/clock_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  kitt/second/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  kitt/second/count_reg[3]/Q
                         net (fo=6, routed)           0.080     1.697    kitt/second/count_reg__0[3]
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  kitt/second/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.742    kitt/second/p_0_in__4[5]
    SLICE_X58Y40         FDRE                                         r  kitt/second/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     1.990    kitt/second/clock_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  kitt/second/count_reg[5]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.092     1.581    kitt/second/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 kitt/lights_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.592     1.475    kitt/clock_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  kitt/lights_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  kitt/lights_reg[12]/Q
                         net (fo=1, routed)           0.112     1.728    lights[12]
    SLICE_X65Y38         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.864     1.991    clock_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.070     1.562    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 kitt/lights_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.592     1.475    kitt/clock_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  kitt/lights_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  kitt/lights_reg[10]/Q
                         net (fo=1, routed)           0.116     1.732    lights[10]
    SLICE_X63Y38         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.864     1.991    clock_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  led_reg[10]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.070     1.562    led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 kitt/lights_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.476    kitt/clock_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  kitt/lights_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  kitt/lights_reg[11]/Q
                         net (fo=1, routed)           0.112     1.729    lights[11]
    SLICE_X63Y38         FDRE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.864     1.991    clock_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  led_reg[11]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.066     1.558    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 kitt/last/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.855%)  route 0.096ns (34.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.592     1.475    kitt/last/clock_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  kitt/last/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  kitt/last/count_reg[3]/Q
                         net (fo=6, routed)           0.096     1.713    kitt/last/count_reg__0[3]
    SLICE_X59Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.758 r  kitt/last/count[6]_i_2/O
                         net (fo=1, routed)           0.000     1.758    kitt/last/p_0_in__0[6]
    SLICE_X59Y54         FDRE                                         r  kitt/last/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.861     1.989    kitt/last/clock_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  kitt/last/count_reg[6]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.092     1.580    kitt/last/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kitt/last/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.725%)  route 0.366ns (66.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.592     1.475    kitt/last/clock_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  kitt/last/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  kitt/last/count_reg[6]/Q
                         net (fo=3, routed)           0.366     1.982    kitt/last/count_reg__0[6]
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.045     2.027 r  kitt/last/sig_i_1/O
                         net (fo=1, routed)           0.000     2.027    kitt/last/sig_i_1_n_0
    SLICE_X59Y41         FDRE                                         r  kitt/last/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     1.990    kitt/last/clock_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  kitt/last/sig_reg/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.091     1.837    kitt/last/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kitt/last/mult_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/mult_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.592     1.475    kitt/last/clock_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  kitt/last/mult_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  kitt/last/mult_count_reg[0]/Q
                         net (fo=7, routed)           0.109     1.725    kitt/last/mult_count_reg_n_0_[0]
    SLICE_X59Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  kitt/last/mult_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    kitt/last/p_0_in[4]
    SLICE_X59Y39         FDRE                                         r  kitt/last/mult_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     1.989    kitt/last/clock_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  kitt/last/mult_count_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.091     1.579    kitt/last/mult_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kitt/last/mult_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/mult_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.592     1.475    kitt/last/clock_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  kitt/last/mult_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  kitt/last/mult_count_reg[0]/Q
                         net (fo=7, routed)           0.110     1.726    kitt/last/mult_count_reg_n_0_[0]
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  kitt/last/mult_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.771    kitt/last/p_0_in[5]
    SLICE_X59Y39         FDRE                                         r  kitt/last/mult_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     1.989    kitt/last/clock_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  kitt/last/mult_count_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.092     1.580    kitt/last/mult_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kitt/last/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.592     1.475    kitt/last/clock_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  kitt/last/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  kitt/last/count_reg[1]/Q
                         net (fo=7, routed)           0.109     1.725    kitt/last/count_reg__0[1]
    SLICE_X59Y54         LUT5 (Prop_lut5_I1_O)        0.045     1.770 r  kitt/last/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    kitt/last/p_0_in__0[4]
    SLICE_X59Y54         FDRE                                         r  kitt/last/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.861     1.989    kitt/last/clock_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  kitt/last/count_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.091     1.579    kitt/last/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   hex_d/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y33   hex_d/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y33   hex_d/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y33   hex_d/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y34   hex_d/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   hex_d/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   hex_d/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   hex_d/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   hex_d/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   kitt/third/mult_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   kitt/third/mult_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   kitt/third/mult_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30   hex_d/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   hex_d/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30   hex_d/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30   hex_d/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   hex_d/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   hex_d/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   hex_d/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   hex_d/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   kitt/count_reg[1]/C



