// Seed: 1433530669
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    output wire id_5,
    output tri1 id_6,
    output supply0 id_7
);
endmodule
module module_1 (
    input  wand  id_0,
    output wand  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wor   id_5,
    input  wor   id_6,
    output tri1  id_7,
    input  uwire id_8,
    output tri0  id_9
);
  supply1  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
  wire id_32;
  assign id_29 = 1;
  module_0(
      id_9, id_9, id_2, id_6, id_9, id_9, id_9, id_1
  );
endmodule
