
---------- Begin Simulation Statistics ----------
final_tick                                  595007000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67385328                       # Number of bytes of host memory used
host_seconds                                     5.09                       # Real time elapsed on the host
host_tick_rate                              116823007                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.000595                       # Number of seconds simulated
sim_ticks                                   595007000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    930144                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   581636                       # number of cc regfile writes
system.cpu.committedInsts::0                   332566                       # Number of Instructions Simulated
system.cpu.committedInsts::1                   332566                       # Number of Instructions Simulated
system.cpu.committedInsts::total               665132                       # Number of Instructions Simulated
system.cpu.committedOps::0                     628046                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                     628046                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total                1256092                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            3.578282                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.578282                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.789141                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    102326                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    56554                       # number of floating regfile writes
system.cpu.idleCycles                           85630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22348                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0                 86196                       # Number of branches executed
system.cpu.iew.exec_branches::1                 85859                       # Number of branches executed
system.cpu.iew.exec_branches::total            172055                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.407278                       # Inst execution rate
system.cpu.iew.exec_refs::0                    160832                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                    160448                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total                321280                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                   42065                       # Number of stores executed
system.cpu.iew.exec_stores::1                   41928                       # Number of stores executed
system.cpu.iew.exec_stores::total               83993                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  224626                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                260705                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                621                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                98736                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1959245                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0             118767                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1             118520                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total         237287                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             28199                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1674682                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1511                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7291                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20199                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9580                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17002                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5346                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0                1060146                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                1054995                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total            2115141                       # num instructions consuming a value
system.cpu.iew.wb_count::0                     827221                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                     823771                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                1650992                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.587077                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.587166                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.587121                       # average fanout of values written-back
system.cpu.iew.wb_producers::0                 622387                       # num instructions producing a value
system.cpu.iew.wb_producers::1                 619457                       # num instructions producing a value
system.cpu.iew.wb_producers::total            1241844                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.695135                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.692236                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.387371                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                      828402                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                      824966                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                 1653368                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2429888                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1333046                       # number of integer regfile writes
system.cpu.ipc::0                            0.279464                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.279464                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.558927                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             13086      1.52%      1.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                650705     75.45%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   78      0.01%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2871      0.33%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2561      0.30%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 565      0.07%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2312      0.27%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 5668      0.66%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 5791      0.67%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3764      0.44%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                974      0.11%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               118635     13.76%     93.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               36508      4.23%     97.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           12023      1.39%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6934      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 862481                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass             13035      1.52%      1.52% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu                648085     75.42%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   71      0.01%     76.94% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  2866      0.33%     77.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                2523      0.29%     77.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                 554      0.06%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 2294      0.27%     77.90% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 5559      0.65%     78.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    6      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 5666      0.66%     79.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                3775      0.44%     79.64% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                958      0.11%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead               118782     13.82%     93.58% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite               36429      4.24%     97.82% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead           11847      1.38%     99.20% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite           6908      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                 859358                       # Type of FU issued
system.cpu.iq.FU_type::total                  1721839      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                  145739                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              231963                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        75790                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             151766                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                   481500                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                   483239                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total               964739                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.279643                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.280653                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.560296                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  552060     57.22%     57.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     55      0.01%     57.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   26517      2.75%     59.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3946      0.41%     60.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   730      0.08%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   3979      0.41%     60.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   6383      0.66%     61.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     61.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   8156      0.85%     62.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  6433      0.67%     63.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 1401      0.15%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 267796     27.76%     90.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 87279      9.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3477715                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6285000                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1575202                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2510696                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1958481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1721839                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 764                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          703122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             41168                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             67                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       963910                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1104385                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.559093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.853721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              522704     47.33%     47.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              153146     13.87%     61.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               91326      8.27%     69.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               84629      7.66%     77.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              155248     14.06%     91.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               78022      7.06%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               15217      1.38%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2994      0.27%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1099      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1104385                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.446905                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              1903                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1070                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               130858                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               49497                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads              1317                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores              733                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads               129847                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores               49239                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  706162                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    540                       # number of misc regfile writes
system.cpu.numCycles                          1190015                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  104                       # Number of system calls
system.cpu.workload1.numSyscalls                  104                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        51709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                      665132                       # Number of instructions simulated
sim_ops                                       1256092                       # Number of ops (including micro ops) simulated
host_inst_rate                                 130548                       # Simulator instruction rate (inst/s)
host_op_rate                                   246539                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  273361                       # Number of BP lookups
system.cpu.branchPred.condPredicted            222281                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             23432                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                93756                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   82553                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.050898                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    8971                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6965                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1524                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5441                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1681                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts          668068                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19454                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      1099781                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.142129                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.308811                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          781574     71.07%     71.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           77906      7.08%     78.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           53737      4.89%     83.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           50995      4.64%     87.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           19795      1.80%     89.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           19324      1.76%     91.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            8892      0.81%     92.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           11889      1.08%     93.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           75669      6.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      1099781                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0            332566                       # Number of instructions committed
system.cpu.commit.instsCommitted::1            332566                       # Number of instructions committed
system.cpu.commit.instsCommitted::total        665132                       # Number of instructions committed
system.cpu.commit.opsCommitted::0              628046                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1              628046                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total         1256092                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                   116090                       # Number of memory references committed
system.cpu.commit.memRefs::1                   116090                       # Number of memory references committed
system.cpu.commit.memRefs::total               232180                       # Number of memory references committed
system.cpu.commit.loads::0                      83536                       # Number of loads committed
system.cpu.commit.loads::1                      83536                       # Number of loads committed
system.cpu.commit.loads::total                 167072                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       52                       # Number of memory barriers committed
system.cpu.commit.membars::1                       52                       # Number of memory barriers committed
system.cpu.commit.membars::total                  104                       # Number of memory barriers committed
system.cpu.commit.branches::0                   70663                       # Number of branches committed
system.cpu.commit.branches::1                   70663                       # Number of branches committed
system.cpu.commit.branches::total              141326                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                   26194                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                   26194                       # Number of committed floating point instructions.
system.cpu.commit.floating::total               52388                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                   609276                       # Number of committed integer instructions.
system.cpu.commit.integer::1                   609276                       # Number of committed integer instructions.
system.cpu.commit.integer::total              1218552                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               2470                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               2470                       # Number of function calls committed.
system.cpu.commit.functionCalls::total           4940                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6845      1.09%      1.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       487874     77.68%     78.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           58      0.01%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2792      0.44%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          992      0.16%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          480      0.08%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1788      0.28%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         3133      0.50%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         3990      0.64%     80.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3131      0.50%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          867      0.14%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        77795     12.39%     93.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        27200      4.33%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         5741      0.91%     99.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5354      0.85%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       628046                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass         6845      1.09%      1.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu       487874     77.68%     78.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           58      0.01%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         2792      0.44%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd          992      0.16%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt          480      0.08%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1788      0.28%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         3133      0.50%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            6      0.00%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt         3990      0.64%     80.88% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         3131      0.50%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          867      0.14%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead        77795     12.39%     93.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite        27200      4.33%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead         5741      0.91%     99.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite         5354      0.85%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total       628046                       # Class of committed instruction
system.cpu.commit.committedInstType::total      1256092      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples         75669                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       234117                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           234117                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       234117                       # number of overall hits
system.cpu.dcache.overall_hits::total          234117                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        48326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48326                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        48326                       # number of overall misses
system.cpu.dcache.overall_misses::total         48326                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2032467848                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2032467848                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2032467848                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2032467848                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       282443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       282443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       282443                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       282443                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.171100                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.171100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.171100                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.171100                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42057.440053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42057.440053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42057.440053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42057.440053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        75178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1048                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.734733                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20642                       # number of writebacks
system.cpu.dcache.writebacks::total             20642                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        27437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27437                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        20889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        20889                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20889                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    733208348                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    733208348                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    733208348                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    733208348                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.073958                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073958                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.073958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073958                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35100.212935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35100.212935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35100.212935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35100.212935                       # average overall mshr miss latency
system.cpu.dcache.replacements                    661                       # number of replacements
system.cpu.dcache.expired                       19981                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data       172412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        44907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1864051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1864051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       217319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       217319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.206641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.206641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41509.141114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41509.141114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    568616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    568616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.080485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.080485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32509.061803                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32509.061803                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    168416848                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    168416848                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49259.095642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49259.095642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    164592348                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    164592348                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.052177                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052177                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48438.007063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48438.007063                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           206.483228                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              255006                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20888                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.208254                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   206.483228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.403288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.403288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2280432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2280432                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   411693                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1104056                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    582892                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 89930                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  20199                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                76031                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4397                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2080553                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 95789                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      227765                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       84334                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         18036                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1052                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              18871                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1285886                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      273361                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              93048                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        951856                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   24458                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1402                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   51                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                    395947                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2982                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      592                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples             1104385                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.320803                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.676245                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   132205     11.97%     11.97% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                    485685     43.98%     55.95% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                    486495     44.05%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total               1104385                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples            1104385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.206411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.969860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   628031     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    42339      3.83%     60.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    42675      3.86%     64.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    51687      4.68%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    58728      5.32%     74.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    57246      5.18%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    50821      4.60%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    54955      4.98%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   117903     10.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              1104385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.229712                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.080563                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       389373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           389373                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       389373                       # number of overall hits
system.cpu.icache.overall_hits::total          389373                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6569                       # number of overall misses
system.cpu.icache.overall_misses::total          6569                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    311404500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    311404500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    311404500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    311404500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       395942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       395942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       395942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       395942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016591                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016591                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016591                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016591                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47405.160603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47405.160603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47405.160603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47405.160603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          129                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    16.125000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4832                       # number of writebacks
system.cpu.icache.writebacks::total              4832                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1223                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1223                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1223                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1223                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5346                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5346                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5346                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5346                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    255475500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    255475500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    255475500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    255475500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013502                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47788.159371                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47788.159371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47788.159371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47788.159371                       # average overall mshr miss latency
system.cpu.icache.replacements                   4832                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst       389373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          389373                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6569                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    311404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    311404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       395942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       395942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016591                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016591                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47405.160603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47405.160603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    255475500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    255475500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47788.159371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47788.159371                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.519115                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              394718                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.848082                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.519115                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.977576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3172881                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3172881                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      396835                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1874                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        3444                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   47322                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  50                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  16942                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                        3422                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                   46311                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  45                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  16684                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    499                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    595007000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  20199                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   507308                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  885661                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14084                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    576931                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                204587                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1997114                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 38998                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               2677                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               3234                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total           5911                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0               17583                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1               17528                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           35111                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                1150                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                1128                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            2278                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0               60793                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1               58844                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total          119637                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0        13648                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1        15223                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total        28871                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             2403409                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     5118657                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  2955270                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    152997                       # Number of floating rename lookups
system.cpu.rename.committedMaps               1531794                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   871585                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     609                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 576                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    215750                       # count of insts added to the skid buffer
system.cpu.rob.reads                          4839351                       # The number of ROB reads
system.cpu.rob.writes                         3948334                       # The number of ROB writes
system.cpu.thread21848.numInsts                332566                       # Number of Instructions committed
system.cpu.thread21848.numOps                  628046                       # Number of Ops committed
system.cpu.thread21848.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2027                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12494                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14521                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2027                       # number of overall hits
system.l2.overall_hits::.cpu.data               12494                       # number of overall hits
system.l2.overall_hits::total                   14521                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8394                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11705                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3311                       # number of overall misses
system.l2.overall_misses::.cpu.data              8394                       # number of overall misses
system.l2.overall_misses::total                 11705                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    235884500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    588712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        824597000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    235884500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    588712500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       824597000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            20888                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26226                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           20888                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26226                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.620270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.401858                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.446313                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.620270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.401858                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.446313                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71242.675929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70134.917798                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70448.269970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71242.675929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70134.917798                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70448.269970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11727                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    216024500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    538320500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    754345000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    216024500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    538320500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1559974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    755904974                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.620270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.401810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.446275                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.620270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.401810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.447152                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65244.488070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64139.223162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64451.896787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65244.488070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64139.223162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67824.956522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64458.512322                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks        10703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10703                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14736                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14736                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14736                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14736                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           23                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             23                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1559974                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1559974                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67824.956522                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67824.956522                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1279                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2121                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    145481500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     145481500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.623824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.623824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68590.994814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68590.994814                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    132755500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    132755500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.623824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.623824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62590.994814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62590.994814                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    235884500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    235884500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.620270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.620270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71242.675929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71242.675929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    216024500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    216024500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.620270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.620270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65244.488070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65244.488070                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    443231000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    443231000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.358703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.358703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70656.942452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70656.942452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    405565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    405565000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.358646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.358646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64662.786990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64662.786990                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      29                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  29                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    19                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6308.155550                       # Cycle average of tags in use
system.l2.tags.total_refs                       51687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11726                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.407897                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1752.014905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4536.497421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.643224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.069221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.096255                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         11703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9789                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000351                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.178574                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    838382                       # Number of tag accesses
system.l2.tags.data_accesses                   838382                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples      4208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000788972                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              11851                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       5864                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     5864                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.85                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 5864                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   3286                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   2243                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    246                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     80                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                 375296                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   630.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                    594830000                       # Total gap between requests
system.mem_ctrls0.avgGap                    101437.59                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       105280                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data       269312                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          704                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 176939094.834178417921                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 452619885.144208371639                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 1183179.357553776586                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1645                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data         4208                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           11                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     44555614                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data    107528753                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       247416                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     27085.48                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     25553.41                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     22492.36                       # Per-requestor read average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       105280                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data       269312                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          704                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total       375296                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       105280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       105280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1645                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data         4208                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total          5864                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst    176939095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    452619885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      1183179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       630742159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst    176939095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total    176939095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst    176939095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    452619885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      1183179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      630742159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts                5864                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0          178                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1          156                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2          247                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3          116                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4          110                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5          247                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6          358                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7          189                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8          204                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9          366                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10          305                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11          253                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12          215                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13          209                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14          144                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15          294                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16          178                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17          261                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18           93                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19           65                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20          299                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21          270                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22          131                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23          136                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24          203                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25           62                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26           92                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27           50                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28           94                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29           84                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30           87                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31          168                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat               49758695                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat             19538848                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat         152331783                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat                8485.45                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          25977.45                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits               4835                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           82.45                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples         1021                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   366.323213                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   237.431473                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   336.324693                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127          182     17.83%     17.83% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255          329     32.22%     50.05% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383          137     13.42%     63.47% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511           83      8.13%     71.60% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639           52      5.09%     76.69% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767           37      3.62%     80.31% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895           33      3.23%     83.55% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           20      1.96%     85.50% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          148     14.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total         1021                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead               375296                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             630.742159                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   3.28                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               3.28                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              82.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   1958576.256000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   2595609.340800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  15104883.628800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 105288699.667200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 455454685.224000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 38467166.976000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 618869621.092800                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1040.104774                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     56711840                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     26600000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    511695160                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   1250619.552000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   1637804.616000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  9560958.086400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 105288699.667200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 421491355.992000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 64563284.352000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 603792722.265600                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1014.765746                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     96517740                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     26600000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    471889260                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples      4185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000764010                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              11829                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       5862                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     5862                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.91                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 5862                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   3239                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   2232                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    280                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    100                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                 375168                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   630.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                    594830000                       # Total gap between requests
system.mem_ctrls1.avgGap                    101472.19                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       106560                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data       267840                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher          768                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 179090330.029730737209                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 450145964.669323205948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 1290741.117331392597                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1665                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data         4185                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           12                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     47058798                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data    113425127                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       366365                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     28263.54                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     27102.78                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     30530.42                       # Per-requestor read average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       106560                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data       267840                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total       375168                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       106560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       106560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1665                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data         4185                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total          5862                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst    179090330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    450145965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      1290741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       630527036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst    179090330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total    179090330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst    179090330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    450145965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      1290741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      630527036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts                5862                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0          181                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1          162                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2          247                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3          124                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4          115                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5          245                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6          353                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7          185                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8          206                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9          366                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10          310                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11          246                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12          217                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13          212                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14          124                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15          289                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16          186                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17          247                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18          109                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19           71                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20          301                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21          268                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22          130                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23          136                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24          198                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25           59                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26           88                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27           48                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28          108                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29           77                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30           84                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31          170                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat               58312186                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat             19532184                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat         160850290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat                9947.49                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          27439.49                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits               4804                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           81.95                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples         1051                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   355.562322                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   227.432237                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   336.248761                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127          203     19.31%     19.31% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255          342     32.54%     51.86% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383          149     14.18%     66.03% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511           69      6.57%     72.60% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639           50      4.76%     77.35% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767           33      3.14%     80.49% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895           33      3.14%     83.63% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           26      2.47%     86.11% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          146     13.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total         1051                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead               375168                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             630.527036                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   3.28                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               3.28                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              81.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   2042782.560000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   2707560.542400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  15067026.777600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 105288699.667200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 475764741.950400                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 22861699.660800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 623732511.158400                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1048.277602                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     32794900                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     26600000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    535612100                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   1256857.056000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   1650243.638400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  9590402.304000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 105288699.667200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 421756749.792000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 64359365.952000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 603902318.409600                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1014.949939                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     96302622                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     26600000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    472104378                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9605                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2121                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9605                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port        11728                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port        11724                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23452                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23452                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port       375296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port       375168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       750464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  750464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11726                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11726    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11726                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy             7231482                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             7252488                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62636059                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             22833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14771                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               37                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5346                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17488                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15515                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        62420                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 77935                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       650816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2657920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3308736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              45                       # Total snoops (count)
system.tol2bus.snoopTraffic                       512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001713                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041352                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26227     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     45      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26272                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    595007000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           51328500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8043947                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31341482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
