{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1569503868705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1569503868705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 21:17:48 2019 " "Processing started: Thu Sep 26 21:17:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1569503868705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1569503868705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_CPU -c RISC_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_CPU -c RISC_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1569503868705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1569503869045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU " "Found entity 1: RISC_CPU" {  } { { "RISC_CPU.v" "" { Text "D:/study/RISC_CPU/RISC_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/study/RISC_CPU/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IR.v(37) " "Verilog HDL warning at IR.v(37): extended using \"x\" or \"z\"" {  } { { "IR.v" "" { Text "D:/study/RISC_CPU/IR.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1569503869305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/study/RISC_CPU/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "D:/study/RISC_CPU/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_cpu " "Found entity 1: alu_cpu" {  } { { "alu_cpu.v" "" { Text "D:/study/RISC_CPU/alu_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ctl " "Found entity 1: data_ctl" {  } { { "data_ctl.v" "" { Text "D:/study/RISC_CPU/data_ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr.v 1 1 " "Found 1 design units, including 1 entities, in source file addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr " "Found entity 1: addr" {  } { { "addr.v" "" { Text "D:/study/RISC_CPU/addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "D:/study/RISC_CPU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_ena.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_ena.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_ena " "Found entity 1: controller_ena" {  } { { "controller_ena.v" "" { Text "D:/study/RISC_CPU/controller_ena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/study/RISC_CPU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569503869325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569503869325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_CPU " "Elaborating entity \"RISC_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1569503869355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_m " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_m\"" {  } { { "RISC_CPU.v" "clk_gen_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_gen.v(24) " "Verilog HDL assignment warning at clk_gen.v(24): truncated value with size 32 to match size of target (3)" {  } { { "clk_gen.v" "" { Text "D:/study/RISC_CPU/clk_gen.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1569503869375 "|RISC_CPU|clk_gen:clk_gen_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR_m " "Elaborating entity \"IR\" for hierarchy \"IR:IR_m\"" {  } { { "RISC_CPU.v" "IR_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:accumulator_m " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:accumulator_m\"" {  } { { "RISC_CPU.v" "accumulator_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_cpu alu_cpu:alu_cpu_m " "Elaborating entity \"alu_cpu\" for hierarchy \"alu_cpu:alu_cpu_m\"" {  } { { "RISC_CPU.v" "alu_cpu_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ctl data_ctl:data_ctl_m " "Elaborating entity \"data_ctl\" for hierarchy \"data_ctl:data_ctl_m\"" {  } { { "RISC_CPU.v" "data_ctl_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter pc_counter:pc_counter_m " "Elaborating entity \"pc_counter\" for hierarchy \"pc_counter:pc_counter_m\"" {  } { { "RISC_CPU.v" "pc_counter_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pc_counter.v(25) " "Verilog HDL assignment warning at pc_counter.v(25): truncated value with size 32 to match size of target (13)" {  } { { "pc_counter.v" "" { Text "D:/study/RISC_CPU/pc_counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1569503869445 "|RISC_CPU|pc_counter:pc_counter_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr addr:addr_m " "Elaborating entity \"addr\" for hierarchy \"addr:addr_m\"" {  } { { "RISC_CPU.v" "addr_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_ena controller_ena:controller_ena_m " "Elaborating entity \"controller_ena\" for hierarchy \"controller_ena:controller_ena_m\"" {  } { { "RISC_CPU.v" "controller_ena_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_m " "Elaborating entity \"controller\" for hierarchy \"controller:controller_m\"" {  } { { "RISC_CPU.v" "controller_m" { Text "D:/study/RISC_CPU/RISC_CPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569503869475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1569503870265 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1569503870485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/RISC_CPU/output_files/RISC_CPU.map.smsg " "Generated suppressed messages file D:/study/RISC_CPU/output_files/RISC_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1569503870525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1569503870665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569503870665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1569503870725 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1569503870725 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1569503870725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1569503870725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1569503870725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1569503870755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 21:17:50 2019 " "Processing ended: Thu Sep 26 21:17:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1569503870755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1569503870755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1569503870755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1569503870755 ""}
