#-----------------------------------------------------------
# Vivado v2018.1_AR70908 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Aug 15 21:03:00 2018
# Process ID: 920
# Current directory: D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.runs/design_1_aes_encryption_wrapp_0_0_synth_1
# Command line: vivado.exe -log design_1_aes_encryption_wrapp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_aes_encryption_wrapp_0_0.tcl
# Log file: D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.runs/design_1_aes_encryption_wrapp_0_0_synth_1/design_1_aes_encryption_wrapp_0_0.vds
# Journal file: D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.runs/design_1_aes_encryption_wrapp_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_aes_encryption_wrapp_0_0.tcl -notrace
Command: synth_design -top design_1_aes_encryption_wrapp_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 386.773 ; gain = 104.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_aes_encryption_wrapp_0_0' [d:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/bd/design_1/ip/design_1_aes_encryption_wrapp_0_0/synth/design_1_aes_encryption_wrapp_0_0.vhd:68]
INFO: [Synth 8-3491] module 'aes_encryption_wrapper' declared at 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_wrapper.vhd:19' bound to instance 'U0' of component 'aes_encryption_wrapper' [d:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/bd/design_1/ip/design_1_aes_encryption_wrapp_0_0/synth/design_1_aes_encryption_wrapp_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_wrapper' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_implementation' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_implementation.vhd:29]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_key_schedule' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_key_schedule.vhd:28]
INFO: [Synth 8-638] synthesizing module 'g_function' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/g_function.vhd:27]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_sbox' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_sbox.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_sbox' (1#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_sbox.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'g_function' (2#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/g_function.vhd:27]
INFO: [Synth 8-638] synthesizing module 'bitwise_xor_word' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/bitwise_xor_word.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bitwise_xor_word' (3#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/bitwise_xor_word.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_key_schedule' (4#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_key_schedule.vhd:28]
INFO: [Synth 8-638] synthesizing module 'bitwise_xor_state' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/bitwise_xor_state.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'bitwise_xor_state' (5#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/bitwise_xor_state.vhd:25]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_round' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_rounds.vhd:27]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_ShiftRows' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_ShiftRows.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_ShiftRows' (6#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_ShiftRows.vhd:28]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_mixColumns' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:26]
INFO: [Synth 8-3491] module 'mult_by_2' declared at 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/mult_by_2.vhd:25' bound to instance 'mult_by_2_1' of component 'mult_by_2' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mult_by_2' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/mult_by_2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mult_by_2' (7#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/mult_by_2.vhd:32]
INFO: [Synth 8-3491] module 'mult_by_3' declared at 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/mult_by_3.vhd:17' bound to instance 'mult_by_3_1' of component 'mult_by_3' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:57]
INFO: [Synth 8-638] synthesizing module 'mult_by_3' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/mult_by_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mult_by_3' (8#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/mult_by_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_mixColumns' (9#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_key_addition' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_key_addition.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_key_addition' (10#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_key_addition.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_round' (11#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_rounds.vhd:27]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_last_round' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_last_round.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_last_round' (12#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_last_round.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_implementation' (13#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_implementation.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_wrapper' (14#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/imports/source/aes_encryption_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_aes_encryption_wrapp_0_0' (15#1) [d:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.srcs/sources_1/bd/design_1/ip/design_1_aes_encryption_wrapp_0_0/synth/design_1_aes_encryption_wrapp_0_0.vhd:68]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[31]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[30]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[29]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[28]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[27]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[26]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[25]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[24]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[23]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[22]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[21]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[20]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[19]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[18]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[17]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[16]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[15]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[14]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[13]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[12]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[11]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[10]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[9]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[8]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[7]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[6]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[5]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.848 ; gain = 183.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.848 ; gain = 183.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.848 ; gain = 183.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 823.402 ; gain = 2.941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 823.402 ; gain = 541.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 823.402 ; gain = 541.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 823.402 ; gain = 541.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 823.402 ; gain = 541.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |aes_encryption_round               |           1|     35264|
|2     |aes_encryption_implementation__GB1 |           1|       128|
|3     |aes_encryption_implementation__GB2 |           1|     12291|
|4     |aes_encryption_last_round          |           1|     33408|
|5     |aes_encryption_wrapper__GC0        |           1|       129|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 113   
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 572   
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 80    
	  13 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult_by_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module mult_by_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 32    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module aes_encryption_mixColumns 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 64    
Module aes_encryption_key_addition__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
Module aes_encryption_round 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 144   
Module aes_encryption_key_addition 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
Module aes_encryption_last_round 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 80    
Module bitwise_xor_state 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
Module g_function 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 5     
+---Registers : 
	                8 Bit    Registers := 28    
Module bitwise_xor_word__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
Module bitwise_xor_word__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
Module bitwise_xor_word 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
Module aes_encryption_key_schedule 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 80    
Module aes_encryption_implementation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 176   
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module aes_encryption_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][3][0]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][3][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][3][2]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][3][1]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][3][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][3][4]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][3][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][3][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][3][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][3][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][2][0]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][2][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][1][1]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][1][2]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][2][2]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][2][1]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][1][4]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][1][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][1][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][1][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][2][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][2][4]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][1][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][1][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][2][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][2][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][1][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][1][0]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][2][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][2][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][0][1]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][0][2]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][0][4]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][0][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][0][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][0][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][0][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][0][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[3][0][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[3][0][0]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][3][0]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][3][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][3][2]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][3][1]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][3][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][3][4]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][3][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][3][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][3][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][3][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][2][0]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][2][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][1][1]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][1][2]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][2][2]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][2][1]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][1][4]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][1][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][1][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][1][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][2][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][2][4]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][1][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][1][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][2][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][2][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][1][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][1][0]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][2][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][2][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][0][1]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][0][2]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][0][4]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][0][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][0][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][0][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][0][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][0][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[2][0][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[2][0][0]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][3][0]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][3][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][3][2]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][3][1]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][3][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][3][4]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][3][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][3][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][3][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][3][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][2][0]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][2][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][1][1]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][1][2]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][2][2]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][2][1]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][1][4]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][1][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][1][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][1][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][2][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][2][4]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][1][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][1][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][2][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][2][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][1][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][1][0]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][2][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][2][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][0][1]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][0][2]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][0][4]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][0][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][0][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][0][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][0][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][0][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[1][0][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[1][0][0]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][3][0]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][3][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][3][2]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][3][1]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][3][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][3][4]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][3][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][3][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][3][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][3][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][2][0]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][2][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][1][1]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][1][2]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][2][2]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][2][1]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][1][4]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][1][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][1][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][1][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][2][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][2][4]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][1][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][1][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][2][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][2][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][1][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][1][0]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][2][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][2][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][0][1]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][0][2]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][0][4]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][0][5]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][0][5]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][0][6]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][0][6]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][0][7]'
INFO: [Synth 8-3886] merging instance 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/i_state_reg_2_reg[0][0][7]' (FD) to 'U0/aes_encryption_implementation_1/aes_other_round/mixColumns_process/mult_2_out_reg_reg[0][0][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0i_2/o_valid_reg)
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][0]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][1]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][1]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][2]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][2]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][4]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][3]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][3]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][4]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][5]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][5]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][6]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][6]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][7]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][3][7]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][0]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][0]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][1]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][1]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][2]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][2]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][4]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][3]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][6]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][4]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][5]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][5]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][7]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][6]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][3]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][2][7]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][0]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][0]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][1]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][1]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][2]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][2]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][0][1]'
INFO: [Synth 8-3886] merging instance 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][3]' (FDE) to 'aes_encryption_implementation_1i_1/s0_reg_1_reg[3][1][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aes_encryption_implementation_1i_1/\s0_reg_1_reg[0][0][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 823.402 ; gain = 541.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |aes_encryption_round               |           1|      8768|
|2     |aes_encryption_implementation__GB1 |           1|       128|
|3     |aes_encryption_implementation__GB2 |           1|      4086|
|4     |aes_encryption_last_round          |           1|      7264|
|5     |aes_encryption_wrapper__GC0        |           1|       128|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 844.875 ; gain = 562.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 844.949 ; gain = 562.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |aes_encryption_round               |           1|      8768|
|2     |aes_encryption_implementation__GB1 |           1|       128|
|3     |aes_encryption_implementation__GB2 |           1|      4086|
|4     |aes_encryption_last_round          |           1|      7264|
|5     |aes_encryption_wrapper__GC0        |           1|       128|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 908.633 ; gain = 626.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 908.633 ; gain = 626.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 908.633 ; gain = 626.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 908.633 ; gain = 626.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 908.633 ; gain = 626.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 908.633 ; gain = 626.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 908.633 ; gain = 626.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_aes_encryption_wrapp_0_0 | U0/aes_encryption_implementation_1/aes_other_round/key_reg_5_reg[0][0][7]          | 5      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|design_1_aes_encryption_wrapp_0_0 | U0/aes_encryption_implementation_1/key_schedule_1/g_func_inst/word2_reg3_reg[0][7] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|design_1_aes_encryption_wrapp_0_0 | U0/aes_encryption_implementation_1/key_schedule_1/reg_4_reg[0][0][7]               | 5      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|design_1_aes_encryption_wrapp_0_0 | U0/aes_encryption_implementation_1/key_schedule_1/reg_4_reg[2][0][7]               | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+----------------------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |   448|
|2     |LUT3   |   213|
|3     |LUT4   |   166|
|4     |LUT5   |   114|
|5     |LUT6   |  1190|
|6     |MUXF7  |   576|
|7     |MUXF8  |   288|
|8     |SRL16E |   256|
|9     |FDRE   |  2974|
|10    |FDSE   |    62|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------------+------+
|      |Instance                                             |Module                        |Cells |
+------+-----------------------------------------------------+------------------------------+------+
|1     |top                                                  |                              |  6287|
|2     |  U0                                                 |aes_encryption_wrapper        |  6287|
|3     |    aes_encryption_implementation_1                  |aes_encryption_implementation |  6159|
|4     |      aes_last_round_1                               |aes_encryption_last_round     |  1664|
|5     |        \subBytes_process[0].subBytes[0].s_box_inst  |aes_encryption_sbox_17        |    56|
|6     |        \subBytes_process[0].subBytes[1].s_box_inst  |aes_encryption_sbox_18        |    56|
|7     |        \subBytes_process[0].subBytes[2].s_box_inst  |aes_encryption_sbox_19        |    56|
|8     |        \subBytes_process[0].subBytes[3].s_box_inst  |aes_encryption_sbox_20        |    56|
|9     |        \subBytes_process[1].subBytes[0].s_box_inst  |aes_encryption_sbox_21        |    56|
|10    |        \subBytes_process[1].subBytes[1].s_box_inst  |aes_encryption_sbox_22        |    56|
|11    |        \subBytes_process[1].subBytes[2].s_box_inst  |aes_encryption_sbox_23        |    56|
|12    |        \subBytes_process[1].subBytes[3].s_box_inst  |aes_encryption_sbox_24        |    56|
|13    |        \subBytes_process[2].subBytes[0].s_box_inst  |aes_encryption_sbox_25        |    56|
|14    |        \subBytes_process[2].subBytes[1].s_box_inst  |aes_encryption_sbox_26        |    56|
|15    |        \subBytes_process[2].subBytes[2].s_box_inst  |aes_encryption_sbox_27        |    56|
|16    |        \subBytes_process[2].subBytes[3].s_box_inst  |aes_encryption_sbox_28        |    56|
|17    |        \subBytes_process[3].subBytes[0].s_box_inst  |aes_encryption_sbox_29        |    56|
|18    |        \subBytes_process[3].subBytes[1].s_box_inst  |aes_encryption_sbox_30        |    56|
|19    |        \subBytes_process[3].subBytes[2].s_box_inst  |aes_encryption_sbox_31        |    56|
|20    |        \subBytes_process[3].subBytes[3].s_box_inst  |aes_encryption_sbox_32        |    56|
|21    |      aes_other_round                                |aes_encryption_round          |  2528|
|22    |        mixColumns_process                           |aes_encryption_mixColumns     |   736|
|23    |          mult_by_2_1                                |mult_by_2                     |    48|
|24    |          mult_by_3_1                                |mult_by_3                     |   128|
|25    |        \subBytes_process[0].subBytes[0].s_box_inst  |aes_encryption_sbox           |    56|
|26    |        \subBytes_process[0].subBytes[1].s_box_inst  |aes_encryption_sbox_2         |    56|
|27    |        \subBytes_process[0].subBytes[2].s_box_inst  |aes_encryption_sbox_3         |    56|
|28    |        \subBytes_process[0].subBytes[3].s_box_inst  |aes_encryption_sbox_4         |    56|
|29    |        \subBytes_process[1].subBytes[0].s_box_inst  |aes_encryption_sbox_5         |    56|
|30    |        \subBytes_process[1].subBytes[1].s_box_inst  |aes_encryption_sbox_6         |    56|
|31    |        \subBytes_process[1].subBytes[2].s_box_inst  |aes_encryption_sbox_7         |    56|
|32    |        \subBytes_process[1].subBytes[3].s_box_inst  |aes_encryption_sbox_8         |    56|
|33    |        \subBytes_process[2].subBytes[0].s_box_inst  |aes_encryption_sbox_9         |    56|
|34    |        \subBytes_process[2].subBytes[1].s_box_inst  |aes_encryption_sbox_10        |    56|
|35    |        \subBytes_process[2].subBytes[2].s_box_inst  |aes_encryption_sbox_11        |    56|
|36    |        \subBytes_process[2].subBytes[3].s_box_inst  |aes_encryption_sbox_12        |    56|
|37    |        \subBytes_process[3].subBytes[0].s_box_inst  |aes_encryption_sbox_13        |    56|
|38    |        \subBytes_process[3].subBytes[1].s_box_inst  |aes_encryption_sbox_14        |    56|
|39    |        \subBytes_process[3].subBytes[2].s_box_inst  |aes_encryption_sbox_15        |    56|
|40    |        \subBytes_process[3].subBytes[3].s_box_inst  |aes_encryption_sbox_16        |    56|
|41    |      key_schedule_1                                 |aes_encryption_key_schedule   |  1160|
|42    |        bitwise_xor_1                                |bitwise_xor_word              |    32|
|43    |        bitwise_xor_2                                |bitwise_xor_word_0            |    32|
|44    |        bitwise_xor_3                                |bitwise_xor_word_1            |    32|
|45    |        g_func_inst                                  |g_function                    |   456|
+------+-----------------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 908.633 ; gain = 626.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 908.633 ; gain = 268.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 908.633 ; gain = 626.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 908.633 ; gain = 639.293
INFO: [Common 17-1381] The checkpoint 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.runs/design_1_aes_encryption_wrapp_0_0_synth_1/design_1_aes_encryption_wrapp_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/pynq_testing/pynq_testing.runs/design_1_aes_encryption_wrapp_0_0_synth_1/design_1_aes_encryption_wrapp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_aes_encryption_wrapp_0_0_utilization_synth.rpt -pb design_1_aes_encryption_wrapp_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 908.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 15 21:04:00 2018...
