
Embedded_AI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a594  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001074  0800a760  0800a760  0000b760  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7d4  0800b7d4  0000d82c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b7d4  0800b7d4  0000c7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7dc  0800b7dc  0000d82c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7dc  0800b7dc  0000c7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b7e0  0800b7e0  0000c7e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000082c  20000000  0800b7e4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000140c  20000840  0800c010  0000d840  2**5
                  ALLOC
 10 ._user_heap_stack 00001e00  20040000  20040000  0000e000  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d82c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f5f  00000000  00000000  0000d85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034a0  00000000  00000000  000267bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b0  00000000  00000000  00029c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f38  00000000  00000000  0002b010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00036dfb  00000000  00000000  0002bf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a902  00000000  00000000  00062d43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00143052  00000000  00000000  0007d645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  001c0697  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a80  00000000  00000000  001c0720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001c61a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000840 	.word	0x20000840
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a73c 	.word	0x0800a73c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000844 	.word	0x20000844
 80001fc:	0800a73c 	.word	0x0800a73c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d0:	f001 f851 	bl	8001676 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d4:	f000 f813 	bl	80005fe <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d8:	f000 fa48 	bl	8000a6c <MX_GPIO_Init>
  MX_FMC_Init();
 80005dc:	f000 f9e0 	bl	80009a0 <MX_FMC_Init>
  MX_I2C1_Init();
 80005e0:	f000 f860 	bl	80006a4 <MX_I2C1_Init>
  MX_SAI1_Init();
 80005e4:	f000 f89e 	bl	8000724 <MX_SAI1_Init>
  MX_SPI2_Init();
 80005e8:	f000 f904 	bl	80007f4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80005ec:	f000 f940 	bl	8000870 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005f0:	f000 f98a 	bl	8000908 <MX_USART3_UART_Init>
  MX_X_CUBE_AI_Init();
 80005f4:	f005 ffc6 	bl	8006584 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 80005f8:	f005 ffd2 	bl	80065a0 <MX_X_CUBE_AI_Process>
 80005fc:	e7fc      	b.n	80005f8 <main+0x2c>

080005fe <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fe:	b580      	push	{r7, lr}
 8000600:	b096      	sub	sp, #88	@ 0x58
 8000602:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	2244      	movs	r2, #68	@ 0x44
 800060a:	2100      	movs	r1, #0
 800060c:	4618      	mov	r0, r3
 800060e:	f009 fa8d 	bl	8009b2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000612:	463b      	mov	r3, r7
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000620:	2000      	movs	r0, #0
 8000622:	f001 fc7f 	bl	8001f24 <HAL_PWREx_ControlVoltageScaling>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800062c:	f000 fc3c 	bl	8000ea8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 8000630:	2330      	movs	r3, #48	@ 0x30
 8000632:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000634:	2301      	movs	r3, #1
 8000636:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000638:	2301      	movs	r3, #1
 800063a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800063c:	2300      	movs	r3, #0
 800063e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000640:	2360      	movs	r3, #96	@ 0x60
 8000642:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000648:	2301      	movs	r3, #1
 800064a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800064c:	2301      	movs	r3, #1
 800064e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000650:	233c      	movs	r3, #60	@ 0x3c
 8000652:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8000654:	2305      	movs	r3, #5
 8000656:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000658:	2302      	movs	r3, #2
 800065a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800065c:	2302      	movs	r3, #2
 800065e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4618      	mov	r0, r3
 8000666:	f001 fd11 	bl	800208c <HAL_RCC_OscConfig>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000670:	f000 fc1a 	bl	8000ea8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000674:	230f      	movs	r3, #15
 8000676:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000678:	2303      	movs	r3, #3
 800067a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067c:	2300      	movs	r3, #0
 800067e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000688:	463b      	mov	r3, r7
 800068a:	2105      	movs	r1, #5
 800068c:	4618      	mov	r0, r3
 800068e:	f002 f917 	bl	80028c0 <HAL_RCC_ClockConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000698:	f000 fc06 	bl	8000ea8 <Error_Handler>
  }
}
 800069c:	bf00      	nop
 800069e:	3758      	adds	r7, #88	@ 0x58
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006aa:	4a1c      	ldr	r2, [pc, #112]	@ (800071c <MX_I2C1_Init+0x78>)
 80006ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80006ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000720 <MX_I2C1_Init+0x7c>)
 80006b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006b4:	4b18      	ldr	r3, [pc, #96]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006ba:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006bc:	2201      	movs	r2, #1
 80006be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006c0:	4b15      	ldr	r3, [pc, #84]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006c6:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006cc:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006d2:	4b11      	ldr	r3, [pc, #68]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006da:	2200      	movs	r2, #0
 80006dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006de:	480e      	ldr	r0, [pc, #56]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006e0:	f001 face 	bl	8001c80 <HAL_I2C_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006ea:	f000 fbdd 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006ee:	2100      	movs	r1, #0
 80006f0:	4809      	ldr	r0, [pc, #36]	@ (8000718 <MX_I2C1_Init+0x74>)
 80006f2:	f001 fb60 	bl	8001db6 <HAL_I2CEx_ConfigAnalogFilter>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006fc:	f000 fbd4 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000700:	2100      	movs	r1, #0
 8000702:	4805      	ldr	r0, [pc, #20]	@ (8000718 <MX_I2C1_Init+0x74>)
 8000704:	f001 fba2 	bl	8001e4c <HAL_I2CEx_ConfigDigitalFilter>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800070e:	f000 fbcb 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	2000085c 	.word	0x2000085c
 800071c:	40005400 	.word	0x40005400
 8000720:	307075b1 	.word	0x307075b1

08000724 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000728:	4b2f      	ldr	r3, [pc, #188]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <MX_SAI1_Init+0xc8>)
 800072c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800072e:	4b2e      	ldr	r3, [pc, #184]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000730:	2200      	movs	r2, #0
 8000732:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000734:	4b2c      	ldr	r3, [pc, #176]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000736:	2200      	movs	r2, #0
 8000738:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 800073a:	4b2b      	ldr	r3, [pc, #172]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 800073c:	2240      	movs	r2, #64	@ 0x40
 800073e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000740:	4b29      	ldr	r3, [pc, #164]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000742:	2200      	movs	r2, #0
 8000744:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000746:	4b28      	ldr	r3, [pc, #160]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000748:	2200      	movs	r2, #0
 800074a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800074c:	4b26      	ldr	r3, [pc, #152]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000752:	4b25      	ldr	r3, [pc, #148]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000758:	4b23      	ldr	r3, [pc, #140]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 800075a:	2200      	movs	r2, #0
 800075c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800075e:	4b22      	ldr	r3, [pc, #136]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000760:	2200      	movs	r2, #0
 8000762:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000764:	4b20      	ldr	r3, [pc, #128]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000766:	2200      	movs	r2, #0
 8000768:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800076a:	4b1f      	ldr	r3, [pc, #124]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 800076c:	4a20      	ldr	r2, [pc, #128]	@ (80007f0 <MX_SAI1_Init+0xcc>)
 800076e:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000770:	4b1d      	ldr	r3, [pc, #116]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000776:	4b1c      	ldr	r3, [pc, #112]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000778:	2200      	movs	r2, #0
 800077a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800077c:	4b1a      	ldr	r3, [pc, #104]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000782:	4b19      	ldr	r3, [pc, #100]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000784:	2200      	movs	r2, #0
 8000786:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8000788:	4b17      	ldr	r3, [pc, #92]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 800078a:	2200      	movs	r2, #0
 800078c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 0;
 8000790:	4b15      	ldr	r3, [pc, #84]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000792:	2200      	movs	r2, #0
 8000794:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8000796:	4b14      	ldr	r3, [pc, #80]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 8000798:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 800079e:	4b12      	ldr	r3, [pc, #72]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007a0:	2208      	movs	r2, #8
 80007a2:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80007a4:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007a6:	2201      	movs	r2, #1
 80007a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80007aa:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80007b0:	4b0d      	ldr	r3, [pc, #52]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80007b6:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80007bc:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007be:	2200      	movs	r2, #0
 80007c0:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80007c2:	4b09      	ldr	r3, [pc, #36]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80007c8:	4b07      	ldr	r3, [pc, #28]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	671a      	str	r2, [r3, #112]	@ 0x70
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80007d4:	4804      	ldr	r0, [pc, #16]	@ (80007e8 <MX_SAI1_Init+0xc4>)
 80007d6:	f004 f8d7 	bl	8004988 <HAL_SAI_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 80007e0:	f000 fb62 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	200008b0 	.word	0x200008b0
 80007ec:	40015404 	.word	0x40015404
 80007f0:	0002ee00 	.word	0x0002ee00

080007f4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000868 <MX_SPI2_Init+0x74>)
 80007fa:	4a1c      	ldr	r2, [pc, #112]	@ (800086c <MX_SPI2_Init+0x78>)
 80007fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80007fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000800:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000804:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000806:	4b18      	ldr	r3, [pc, #96]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800080c:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <MX_SPI2_Init+0x74>)
 800080e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000812:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000814:	4b14      	ldr	r3, [pc, #80]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800081a:	4b13      	ldr	r3, [pc, #76]	@ (8000868 <MX_SPI2_Init+0x74>)
 800081c:	2200      	movs	r2, #0
 800081e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000820:	4b11      	ldr	r3, [pc, #68]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000822:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000826:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000828:	4b0f      	ldr	r3, [pc, #60]	@ (8000868 <MX_SPI2_Init+0x74>)
 800082a:	2208      	movs	r2, #8
 800082c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800082e:	4b0e      	ldr	r3, [pc, #56]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000834:	4b0c      	ldr	r3, [pc, #48]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000836:	2200      	movs	r2, #0
 8000838:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800083a:	4b0b      	ldr	r3, [pc, #44]	@ (8000868 <MX_SPI2_Init+0x74>)
 800083c:	2200      	movs	r2, #0
 800083e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000840:	4b09      	ldr	r3, [pc, #36]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000842:	2207      	movs	r2, #7
 8000844:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000846:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000848:	2200      	movs	r2, #0
 800084a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800084c:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <MX_SPI2_Init+0x74>)
 800084e:	2208      	movs	r2, #8
 8000850:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000852:	4805      	ldr	r0, [pc, #20]	@ (8000868 <MX_SPI2_Init+0x74>)
 8000854:	f004 fab0 	bl	8004db8 <HAL_SPI_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800085e:	f000 fb23 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000944 	.word	0x20000944
 800086c:	40003800 	.word	0x40003800

08000870 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000874:	4b22      	ldr	r3, [pc, #136]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 8000876:	4a23      	ldr	r2, [pc, #140]	@ (8000904 <MX_USART2_UART_Init+0x94>)
 8000878:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800087a:	4b21      	ldr	r3, [pc, #132]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 800087c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000880:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000882:	4b1f      	ldr	r3, [pc, #124]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000888:	4b1d      	ldr	r3, [pc, #116]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800088e:	4b1c      	ldr	r3, [pc, #112]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000894:	4b1a      	ldr	r3, [pc, #104]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 8000896:	220c      	movs	r2, #12
 8000898:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089a:	4b19      	ldr	r3, [pc, #100]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a0:	4b17      	ldr	r3, [pc, #92]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a6:	4b16      	ldr	r3, [pc, #88]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008ac:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b2:	4b13      	ldr	r3, [pc, #76]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008b8:	4811      	ldr	r0, [pc, #68]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 80008ba:	f004 fb68 	bl	8004f8e <HAL_UART_Init>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008c4:	f000 faf0 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c8:	2100      	movs	r1, #0
 80008ca:	480d      	ldr	r0, [pc, #52]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 80008cc:	f005 fa6c 	bl	8005da8 <HAL_UARTEx_SetTxFifoThreshold>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008d6:	f000 fae7 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008da:	2100      	movs	r1, #0
 80008dc:	4808      	ldr	r0, [pc, #32]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 80008de:	f005 faa1 	bl	8005e24 <HAL_UARTEx_SetRxFifoThreshold>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008e8:	f000 fade 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008ec:	4804      	ldr	r0, [pc, #16]	@ (8000900 <MX_USART2_UART_Init+0x90>)
 80008ee:	f005 fa22 	bl	8005d36 <HAL_UARTEx_DisableFifoMode>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008f8:	f000 fad6 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200009a8 	.word	0x200009a8
 8000904:	40004400 	.word	0x40004400

08000908 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800090c:	4b22      	ldr	r3, [pc, #136]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 800090e:	4a23      	ldr	r2, [pc, #140]	@ (800099c <MX_USART3_UART_Init+0x94>)
 8000910:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000912:	4b21      	ldr	r3, [pc, #132]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000914:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000918:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800091a:	4b1f      	ldr	r3, [pc, #124]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000920:	4b1d      	ldr	r3, [pc, #116]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000926:	4b1c      	ldr	r3, [pc, #112]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800092c:	4b1a      	ldr	r3, [pc, #104]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 800092e:	220c      	movs	r2, #12
 8000930:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000932:	4b19      	ldr	r3, [pc, #100]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000938:	4b17      	ldr	r3, [pc, #92]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800093e:	4b16      	ldr	r3, [pc, #88]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000940:	2200      	movs	r2, #0
 8000942:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000944:	4b14      	ldr	r3, [pc, #80]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000946:	2200      	movs	r2, #0
 8000948:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800094a:	4b13      	ldr	r3, [pc, #76]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 800094c:	2200      	movs	r2, #0
 800094e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000950:	4811      	ldr	r0, [pc, #68]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000952:	f004 fb1c 	bl	8004f8e <HAL_UART_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800095c:	f000 faa4 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000960:	2100      	movs	r1, #0
 8000962:	480d      	ldr	r0, [pc, #52]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000964:	f005 fa20 	bl	8005da8 <HAL_UARTEx_SetTxFifoThreshold>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800096e:	f000 fa9b 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000972:	2100      	movs	r1, #0
 8000974:	4808      	ldr	r0, [pc, #32]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000976:	f005 fa55 	bl	8005e24 <HAL_UARTEx_SetRxFifoThreshold>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000980:	f000 fa92 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000984:	4804      	ldr	r0, [pc, #16]	@ (8000998 <MX_USART3_UART_Init+0x90>)
 8000986:	f005 f9d6 	bl	8005d36 <HAL_UARTEx_DisableFifoMode>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000990:	f000 fa8a 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000994:	bf00      	nop
 8000996:	bd80      	pop	{r7, pc}
 8000998:	20000a3c 	.word	0x20000a3c
 800099c:	40004800 	.word	0x40004800

080009a0 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b088      	sub	sp, #32
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80009a6:	463b      	mov	r3, r7
 80009a8:	2220      	movs	r2, #32
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f009 f8bd 	bl	8009b2c <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80009b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009b4:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80009b8:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80009ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009bc:	4a2a      	ldr	r2, [pc, #168]	@ (8000a68 <MX_FMC_Init+0xc8>)
 80009be:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80009c0:	4b28      	ldr	r3, [pc, #160]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80009c6:	4b27      	ldr	r3, [pc, #156]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 80009cc:	4b25      	ldr	r3, [pc, #148]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009ce:	2204      	movs	r2, #4
 80009d0:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80009d2:	4b24      	ldr	r3, [pc, #144]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009d4:	2210      	movs	r2, #16
 80009d6:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 80009d8:	4b22      	ldr	r3, [pc, #136]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009de:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80009e0:	4b20      	ldr	r3, [pc, #128]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80009e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 80009ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 80009f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80009fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <MX_FMC_Init+0xc4>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000a00:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <MX_FMC_Init+0xc4>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 8000a06:	4b17      	ldr	r3, [pc, #92]	@ (8000a64 <MX_FMC_Init+0xc4>)
 8000a08:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000a0c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000a0e:	4b15      	ldr	r3, [pc, #84]	@ (8000a64 <MX_FMC_Init+0xc4>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000a14:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <MX_FMC_Init+0xc4>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <MX_FMC_Init+0xc4>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	645a      	str	r2, [r3, #68]	@ 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000a20:	4b10      	ldr	r3, [pc, #64]	@ (8000a64 <MX_FMC_Init+0xc4>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000a26:	230f      	movs	r3, #15
 8000a28:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000a2a:	230f      	movs	r3, #15
 8000a2c:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000a2e:	23ff      	movs	r3, #255	@ 0xff
 8000a30:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000a36:	230f      	movs	r3, #15
 8000a38:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000a3a:	2310      	movs	r3, #16
 8000a3c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000a46:	463b      	mov	r3, r7
 8000a48:	2200      	movs	r2, #0
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <MX_FMC_Init+0xc4>)
 8000a4e:	f004 fa56 	bl	8004efe <HAL_SRAM_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8000a58:	f000 fa26 	bl	8000ea8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000a5c:	bf00      	nop
 8000a5e:	3720      	adds	r7, #32
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000ad0 	.word	0x20000ad0
 8000a68:	a0000104 	.word	0xa0000104

08000a6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08e      	sub	sp, #56	@ 0x38
 8000a70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
 8000a80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000a82:	4bb2      	ldr	r3, [pc, #712]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	4ab1      	ldr	r2, [pc, #708]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8e:	4baf      	ldr	r3, [pc, #700]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a96:	623b      	str	r3, [r7, #32]
 8000a98:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a9a:	4bac      	ldr	r3, [pc, #688]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4aab      	ldr	r2, [pc, #684]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000aa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4ba9      	ldr	r3, [pc, #676]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aae:	61fb      	str	r3, [r7, #28]
 8000ab0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ab2:	4ba6      	ldr	r3, [pc, #664]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab6:	4aa5      	ldr	r2, [pc, #660]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000ab8:	f043 0310 	orr.w	r3, r3, #16
 8000abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000abe:	4ba3      	ldr	r3, [pc, #652]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	f003 0310 	and.w	r3, r3, #16
 8000ac6:	61bb      	str	r3, [r7, #24]
 8000ac8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aca:	4ba0      	ldr	r3, [pc, #640]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ace:	4a9f      	ldr	r2, [pc, #636]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000ad0:	f043 0302 	orr.w	r3, r3, #2
 8000ad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ad6:	4b9d      	ldr	r3, [pc, #628]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ada:	f003 0302 	and.w	r3, r3, #2
 8000ade:	617b      	str	r3, [r7, #20]
 8000ae0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	4b9a      	ldr	r3, [pc, #616]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae6:	4a99      	ldr	r2, [pc, #612]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aee:	4b97      	ldr	r3, [pc, #604]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af2:	f003 0301 	and.w	r3, r3, #1
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000afa:	4b94      	ldr	r3, [pc, #592]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afe:	4a93      	ldr	r2, [pc, #588]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b06:	4b91      	ldr	r3, [pc, #580]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000b12:	f001 faab 	bl	800206c <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b16:	4b8d      	ldr	r3, [pc, #564]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	4a8c      	ldr	r2, [pc, #560]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b1c:	f043 0308 	orr.w	r3, r3, #8
 8000b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b22:	4b8a      	ldr	r3, [pc, #552]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	f003 0308 	and.w	r3, r3, #8
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	4b87      	ldr	r3, [pc, #540]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b32:	4a86      	ldr	r2, [pc, #536]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b34:	f043 0304 	orr.w	r3, r3, #4
 8000b38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b3a:	4b84      	ldr	r3, [pc, #528]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b46:	4b81      	ldr	r3, [pc, #516]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4a:	4a80      	ldr	r2, [pc, #512]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b4c:	f043 0320 	orr.w	r3, r3, #32
 8000b50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b52:	4b7e      	ldr	r3, [pc, #504]	@ (8000d4c <MX_GPIO_Init+0x2e0>)
 8000b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b56:	f003 0320 	and.w	r3, r3, #32
 8000b5a:	603b      	str	r3, [r7, #0]
 8000b5c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f244 0114 	movw	r1, #16404	@ 0x4014
 8000b64:	487a      	ldr	r0, [pc, #488]	@ (8000d50 <MX_GPIO_Init+0x2e4>)
 8000b66:	f001 f873 	bl	8001c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b70:	4878      	ldr	r0, [pc, #480]	@ (8000d54 <MX_GPIO_Init+0x2e8>)
 8000b72:	f001 f86d 	bl	8001c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2140      	movs	r1, #64	@ 0x40
 8000b7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7e:	f001 f867 	bl	8001c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2104      	movs	r1, #4
 8000b86:	4874      	ldr	r0, [pc, #464]	@ (8000d58 <MX_GPIO_Init+0x2ec>)
 8000b88:	f001 f862 	bl	8001c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_IO2_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_IO2_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8000b8c:	f44f 6364 	mov.w	r3, #3648	@ 0xe40
 8000b90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b92:	2302      	movs	r3, #2
 8000b94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b96:	2300      	movs	r3, #0
 8000b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000b9e:	2305      	movs	r3, #5
 8000ba0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	486c      	ldr	r0, [pc, #432]	@ (8000d5c <MX_GPIO_Init+0x2f0>)
 8000baa:	f000 febf 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 8000bae:	f244 0314 	movw	r3, #16404	@ 0x4014
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4862      	ldr	r0, [pc, #392]	@ (8000d50 <MX_GPIO_Init+0x2e4>)
 8000bc8:	f000 feb0 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000bcc:	2310      	movs	r3, #16
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	485c      	ldr	r0, [pc, #368]	@ (8000d58 <MX_GPIO_Init+0x2ec>)
 8000be8:	f000 fea0 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8000bec:	23b0      	movs	r3, #176	@ 0xb0
 8000bee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000bfc:	230a      	movs	r3, #10
 8000bfe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c04:	4619      	mov	r1, r3
 8000c06:	4855      	ldr	r0, [pc, #340]	@ (8000d5c <MX_GPIO_Init+0x2f0>)
 8000c08:	f000 fe90 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 8000c0c:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000c1e:	2305      	movs	r3, #5
 8000c20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	484d      	ldr	r0, [pc, #308]	@ (8000d60 <MX_GPIO_Init+0x2f4>)
 8000c2a:	f000 fe7f 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c32:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c40:	4619      	mov	r1, r3
 8000c42:	4846      	ldr	r0, [pc, #280]	@ (8000d5c <MX_GPIO_Init+0x2f0>)
 8000c44:	f000 fe72 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8000c48:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c5a:	230a      	movs	r3, #10
 8000c5c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c62:	4619      	mov	r1, r3
 8000c64:	483a      	ldr	r0, [pc, #232]	@ (8000d50 <MX_GPIO_Init+0x2e4>)
 8000c66:	f000 fe61 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000c6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c70:	2302      	movs	r3, #2
 8000c72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000c80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c84:	4619      	mov	r1, r3
 8000c86:	4832      	ldr	r0, [pc, #200]	@ (8000d50 <MX_GPIO_Init+0x2e4>)
 8000c88:	f000 fe50 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 8000c8c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000c90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000c9e:	2305      	movs	r3, #5
 8000ca0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ca2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4829      	ldr	r0, [pc, #164]	@ (8000d50 <MX_GPIO_Init+0x2e4>)
 8000caa:	f000 fe3f 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8000cae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4823      	ldr	r0, [pc, #140]	@ (8000d54 <MX_GPIO_Init+0x2e8>)
 8000cc8:	f000 fe30 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 8000ccc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cd2:	2312      	movs	r3, #18
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000cde:	2304      	movs	r3, #4
 8000ce0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ce2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	481d      	ldr	r0, [pc, #116]	@ (8000d60 <MX_GPIO_Init+0x2f4>)
 8000cea:	f000 fe1f 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8000cee:	2340      	movs	r3, #64	@ 0x40
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cf2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8000cfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d00:	4619      	mov	r1, r3
 8000d02:	4814      	ldr	r0, [pc, #80]	@ (8000d54 <MX_GPIO_Init+0x2e8>)
 8000d04:	f000 fe12 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 8000d08:	2384      	movs	r3, #132	@ 0x84
 8000d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d14:	2300      	movs	r3, #0
 8000d16:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000d18:	2306      	movs	r3, #6
 8000d1a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d20:	4619      	mov	r1, r3
 8000d22:	480c      	ldr	r0, [pc, #48]	@ (8000d54 <MX_GPIO_Init+0x2e8>)
 8000d24:	f000 fe02 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d34:	2303      	movs	r3, #3
 8000d36:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000d38:	2308      	movs	r3, #8
 8000d3a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4804      	ldr	r0, [pc, #16]	@ (8000d54 <MX_GPIO_Init+0x2e8>)
 8000d44:	f000 fdf2 	bl	800192c <HAL_GPIO_Init>
 8000d48:	e00c      	b.n	8000d64 <MX_GPIO_Init+0x2f8>
 8000d4a:	bf00      	nop
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	48001c00 	.word	0x48001c00
 8000d54:	48000800 	.word	0x48000800
 8000d58:	48000400 	.word	0x48000400
 8000d5c:	48002000 	.word	0x48002000
 8000d60:	48001800 	.word	0x48001800

  /*Configure GPIO pins : ARD_A2_Pin ARD_A1_Pin */
  GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8000d64:	2318      	movs	r3, #24
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d68:	230b      	movs	r3, #11
 8000d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d74:	4619      	mov	r1, r3
 8000d76:	4849      	ldr	r0, [pc, #292]	@ (8000e9c <MX_GPIO_Init+0x430>)
 8000d78:	f000 fdd8 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A4_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A0_Pin;
 8000d7c:	2381      	movs	r3, #129	@ 0x81
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d80:	230b      	movs	r3, #11
 8000d82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d92:	f000 fdcb 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_PWM_Pin */
  GPIO_InitStruct.Pin = STMOD_PWM_Pin;
 8000d96:	2320      	movs	r3, #32
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da2:	2300      	movs	r3, #0
 8000da4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000da6:	2301      	movs	r3, #1
 8000da8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(STMOD_PWM_GPIO_Port, &GPIO_InitStruct);
 8000daa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dae:	4619      	mov	r1, r3
 8000db0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db4:	f000 fdba 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000db8:	2340      	movs	r3, #64	@ 0x40
 8000dba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000dc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd2:	f000 fdab 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de2:	2300      	movs	r3, #0
 8000de4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000de6:	2302      	movs	r3, #2
 8000de8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000dea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dee:	4619      	mov	r1, r3
 8000df0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000df4:	f000 fd9a 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000df8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8000e0a:	230b      	movs	r3, #11
 8000e0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e12:	4619      	mov	r1, r3
 8000e14:	4822      	ldr	r0, [pc, #136]	@ (8000ea0 <MX_GPIO_Init+0x434>)
 8000e16:	f000 fd89 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8000e1a:	2310      	movs	r3, #16
 8000e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e26:	2300      	movs	r3, #0
 8000e28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000e2a:	230a      	movs	r3, #10
 8000e2c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8000e2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e32:	4619      	mov	r1, r3
 8000e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e38:	f000 fd78 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A3_Pin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e40:	230b      	movs	r3, #11
 8000e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000e48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4815      	ldr	r0, [pc, #84]	@ (8000ea4 <MX_GPIO_Init+0x438>)
 8000e50:	f000 fd6c 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000e54:	2304      	movs	r3, #4
 8000e56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e60:	2300      	movs	r3, #0
 8000e62:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e68:	4619      	mov	r1, r3
 8000e6a:	480e      	ldr	r0, [pc, #56]	@ (8000ea4 <MX_GPIO_Init+0x438>)
 8000e6c:	f000 fd5e 	bl	800192c <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000e70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000e82:	2306      	movs	r3, #6
 8000e84:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000e86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4805      	ldr	r0, [pc, #20]	@ (8000ea4 <MX_GPIO_Init+0x438>)
 8000e8e:	f000 fd4d 	bl	800192c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e92:	bf00      	nop
 8000e94:	3738      	adds	r7, #56	@ 0x38
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	48000800 	.word	0x48000800
 8000ea0:	48001400 	.word	0x48001400
 8000ea4:	48000400 	.word	0x48000400

08000ea8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eac:	b672      	cpsid	i
}
 8000eae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <Error_Handler+0x8>

08000eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ebe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	4a08      	ldr	r2, [pc, #32]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000edc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	603b      	str	r3, [r7, #0]
 8000ee8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000

08000efc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b0b2      	sub	sp, #200	@ 0xc8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f14:	f107 0318 	add.w	r3, r7, #24
 8000f18:	229c      	movs	r2, #156	@ 0x9c
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f008 fe05 	bl	8009b2c <memset>
  if(hi2c->Instance==I2C1)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a33      	ldr	r2, [pc, #204]	@ (8000ff4 <HAL_I2C_MspInit+0xf8>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d15e      	bne.n	8000fea <HAL_I2C_MspInit+0xee>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f2c:	2340      	movs	r3, #64	@ 0x40
 8000f2e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000f30:	2300      	movs	r3, #0
 8000f32:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f34:	f107 0318 	add.w	r3, r7, #24
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f001 ff7b 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000f44:	f7ff ffb0 	bl	8000ea8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f48:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000f4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000f4e:	f043 0302 	orr.w	r3, r3, #2
 8000f52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f54:	4b28      	ldr	r3, [pc, #160]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000f56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f58:	f003 0302 	and.w	r3, r3, #2
 8000f5c:	617b      	str	r3, [r7, #20]
 8000f5e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f60:	4b25      	ldr	r3, [pc, #148]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f64:	4a24      	ldr	r2, [pc, #144]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000f66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f6c:	4b22      	ldr	r3, [pc, #136]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f74:	613b      	str	r3, [r7, #16]
 8000f76:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000f78:	f001 f878 	bl	800206c <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 8000f7c:	2340      	movs	r3, #64	@ 0x40
 8000f7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f82:	2312      	movs	r3, #18
 8000f84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f94:	2304      	movs	r3, #4
 8000f96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 8000f9a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4816      	ldr	r0, [pc, #88]	@ (8000ffc <HAL_I2C_MspInit+0x100>)
 8000fa2:	f000 fcc3 	bl	800192c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 8000fa6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000faa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fae:	2312      	movs	r3, #18
 8000fb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fc0:	2304      	movs	r3, #4
 8000fc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 8000fc6:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8000fca:	4619      	mov	r1, r3
 8000fcc:	480c      	ldr	r0, [pc, #48]	@ (8001000 <HAL_I2C_MspInit+0x104>)
 8000fce:	f000 fcad 	bl	800192c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fd2:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd6:	4a08      	ldr	r2, [pc, #32]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000fd8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fde:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <HAL_I2C_MspInit+0xfc>)
 8000fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000fea:	bf00      	nop
 8000fec:	37c8      	adds	r7, #200	@ 0xc8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40005400 	.word	0x40005400
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	48000400 	.word	0x48000400
 8001000:	48001800 	.word	0x48001800

08001004 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	@ 0x28
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a25      	ldr	r2, [pc, #148]	@ (80010b8 <HAL_SPI_MspInit+0xb4>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d144      	bne.n	80010b0 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001026:	4b25      	ldr	r3, [pc, #148]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 8001028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102a:	4a24      	ldr	r2, [pc, #144]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 800102c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001030:	6593      	str	r3, [r2, #88]	@ 0x58
 8001032:	4b22      	ldr	r3, [pc, #136]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 8001034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001036:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800103a:	613b      	str	r3, [r7, #16]
 800103c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800103e:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001042:	4a1e      	ldr	r2, [pc, #120]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 8001044:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001048:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800104a:	4b1c      	ldr	r3, [pc, #112]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 800104c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001056:	4b19      	ldr	r3, [pc, #100]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 8001058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800105a:	4a18      	ldr	r2, [pc, #96]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 800105c:	f043 0302 	orr.w	r3, r3, #2
 8001060:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001062:	4b16      	ldr	r3, [pc, #88]	@ (80010bc <HAL_SPI_MspInit+0xb8>)
 8001064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 800106e:	2301      	movs	r3, #1
 8001070:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001072:	2302      	movs	r3, #2
 8001074:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107a:	2303      	movs	r3, #3
 800107c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800107e:	2305      	movs	r3, #5
 8001080:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	4619      	mov	r1, r3
 8001088:	480d      	ldr	r0, [pc, #52]	@ (80010c0 <HAL_SPI_MspInit+0xbc>)
 800108a:	f000 fc4f 	bl	800192c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 800108e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001094:	2302      	movs	r3, #2
 8001096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109c:	2303      	movs	r3, #3
 800109e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010a0:	2305      	movs	r3, #5
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	4806      	ldr	r0, [pc, #24]	@ (80010c4 <HAL_SPI_MspInit+0xc0>)
 80010ac:	f000 fc3e 	bl	800192c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80010b0:	bf00      	nop
 80010b2:	3728      	adds	r7, #40	@ 0x28
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40003800 	.word	0x40003800
 80010bc:	40021000 	.word	0x40021000
 80010c0:	48002000 	.word	0x48002000
 80010c4:	48000400 	.word	0x48000400

080010c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b0b4      	sub	sp, #208	@ 0xd0
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010e0:	f107 0320 	add.w	r3, r7, #32
 80010e4:	229c      	movs	r2, #156	@ 0x9c
 80010e6:	2100      	movs	r1, #0
 80010e8:	4618      	mov	r0, r3
 80010ea:	f008 fd1f 	bl	8009b2c <memset>
  if(huart->Instance==USART2)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a54      	ldr	r2, [pc, #336]	@ (8001244 <HAL_UART_MspInit+0x17c>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d13c      	bne.n	8001172 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010f8:	2302      	movs	r3, #2
 80010fa:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010fc:	2300      	movs	r3, #0
 80010fe:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001100:	f107 0320 	add.w	r3, r7, #32
 8001104:	4618      	mov	r0, r3
 8001106:	f001 fe95 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001110:	f7ff feca 	bl	8000ea8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001114:	4b4c      	ldr	r3, [pc, #304]	@ (8001248 <HAL_UART_MspInit+0x180>)
 8001116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001118:	4a4b      	ldr	r2, [pc, #300]	@ (8001248 <HAL_UART_MspInit+0x180>)
 800111a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800111e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001120:	4b49      	ldr	r3, [pc, #292]	@ (8001248 <HAL_UART_MspInit+0x180>)
 8001122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001124:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001128:	61fb      	str	r3, [r7, #28]
 800112a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800112c:	4b46      	ldr	r3, [pc, #280]	@ (8001248 <HAL_UART_MspInit+0x180>)
 800112e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001130:	4a45      	ldr	r2, [pc, #276]	@ (8001248 <HAL_UART_MspInit+0x180>)
 8001132:	f043 0301 	orr.w	r3, r3, #1
 8001136:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001138:	4b43      	ldr	r3, [pc, #268]	@ (8001248 <HAL_UART_MspInit+0x180>)
 800113a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113c:	f003 0301 	and.w	r3, r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
 8001142:	69bb      	ldr	r3, [r7, #24]
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 8001144:	230c      	movs	r3, #12
 8001146:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114a:	2302      	movs	r3, #2
 800114c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001156:	2303      	movs	r3, #3
 8001158:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800115c:	2307      	movs	r3, #7
 800115e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001162:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001166:	4619      	mov	r1, r3
 8001168:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800116c:	f000 fbde 	bl	800192c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001170:	e063      	b.n	800123a <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART3)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a35      	ldr	r2, [pc, #212]	@ (800124c <HAL_UART_MspInit+0x184>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d15e      	bne.n	800123a <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800117c:	2304      	movs	r3, #4
 800117e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001180:	2300      	movs	r3, #0
 8001182:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001184:	f107 0320 	add.w	r3, r7, #32
 8001188:	4618      	mov	r0, r3
 800118a:	f001 fe53 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001194:	f7ff fe88 	bl	8000ea8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001198:	4b2b      	ldr	r3, [pc, #172]	@ (8001248 <HAL_UART_MspInit+0x180>)
 800119a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800119c:	4a2a      	ldr	r2, [pc, #168]	@ (8001248 <HAL_UART_MspInit+0x180>)
 800119e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80011a4:	4b28      	ldr	r3, [pc, #160]	@ (8001248 <HAL_UART_MspInit+0x180>)
 80011a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011ac:	617b      	str	r3, [r7, #20]
 80011ae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b0:	4b25      	ldr	r3, [pc, #148]	@ (8001248 <HAL_UART_MspInit+0x180>)
 80011b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b4:	4a24      	ldr	r2, [pc, #144]	@ (8001248 <HAL_UART_MspInit+0x180>)
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011bc:	4b22      	ldr	r3, [pc, #136]	@ (8001248 <HAL_UART_MspInit+0x180>)
 80011be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001248 <HAL_UART_MspInit+0x180>)
 80011ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001248 <HAL_UART_MspInit+0x180>)
 80011ce:	f043 0302 	orr.w	r3, r3, #2
 80011d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001248 <HAL_UART_MspInit+0x180>)
 80011d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d8:	f003 0302 	and.w	r3, r3, #2
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_RTS_Pin;
 80011e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e8:	2302      	movs	r3, #2
 80011ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f4:	2303      	movs	r3, #3
 80011f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011fa:	2307      	movs	r3, #7
 80011fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 8001200:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001204:	4619      	mov	r1, r3
 8001206:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800120a:	f000 fb8f 	bl	800192c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 800120e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001212:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001216:	2302      	movs	r3, #2
 8001218:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001222:	2303      	movs	r3, #3
 8001224:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001228:	2307      	movs	r3, #7
 800122a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122e:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001232:	4619      	mov	r1, r3
 8001234:	4806      	ldr	r0, [pc, #24]	@ (8001250 <HAL_UART_MspInit+0x188>)
 8001236:	f000 fb79 	bl	800192c <HAL_GPIO_Init>
}
 800123a:	bf00      	nop
 800123c:	37d0      	adds	r7, #208	@ 0xd0
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40004400 	.word	0x40004400
 8001248:	40021000 	.word	0x40021000
 800124c:	40004800 	.word	0x40004800
 8001250:	48000400 	.word	0x48000400

08001254 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001268:	4b32      	ldr	r3, [pc, #200]	@ (8001334 <HAL_FMC_MspInit+0xe0>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d15d      	bne.n	800132c <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 8001270:	4b30      	ldr	r3, [pc, #192]	@ (8001334 <HAL_FMC_MspInit+0xe0>)
 8001272:	2201      	movs	r2, #1
 8001274:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001276:	4b30      	ldr	r3, [pc, #192]	@ (8001338 <HAL_FMC_MspInit+0xe4>)
 8001278:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800127a:	4a2f      	ldr	r2, [pc, #188]	@ (8001338 <HAL_FMC_MspInit+0xe4>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6513      	str	r3, [r2, #80]	@ 0x50
 8001282:	4b2d      	ldr	r3, [pc, #180]	@ (8001338 <HAL_FMC_MspInit+0xe4>)
 8001284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	603b      	str	r3, [r7, #0]
 800128c:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 800128e:	f64f 739b 	movw	r3, #65435	@ 0xff9b
 8001292:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001294:	2302      	movs	r3, #2
 8001296:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012a0:	230c      	movs	r3, #12
 80012a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	4619      	mov	r1, r3
 80012a8:	4824      	ldr	r0, [pc, #144]	@ (800133c <HAL_FMC_MspInit+0xe8>)
 80012aa:	f000 fb3f 	bl	800192c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 80012ae:	f64f 73fb 	movw	r3, #65531	@ 0xfffb
 80012b2:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012bc:	2303      	movs	r3, #3
 80012be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012c0:	230c      	movs	r3, #12
 80012c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	4619      	mov	r1, r3
 80012c8:	481d      	ldr	r0, [pc, #116]	@ (8001340 <HAL_FMC_MspInit+0xec>)
 80012ca:	f000 fb2f 	bl	800192c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 80012ce:	2380      	movs	r3, #128	@ 0x80
 80012d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	2302      	movs	r3, #2
 80012d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012da:	2303      	movs	r3, #3
 80012dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012de:	230c      	movs	r3, #12
 80012e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	4619      	mov	r1, r3
 80012e6:	4817      	ldr	r0, [pc, #92]	@ (8001344 <HAL_FMC_MspInit+0xf0>)
 80012e8:	f000 fb20 	bl	800192c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 80012ec:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 80012f0:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2302      	movs	r3, #2
 80012f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fa:	2303      	movs	r3, #3
 80012fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012fe:	230c      	movs	r3, #12
 8001300:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4619      	mov	r1, r3
 8001306:	4810      	ldr	r0, [pc, #64]	@ (8001348 <HAL_FMC_MspInit+0xf4>)
 8001308:	f000 fb10 	bl	800192c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 800130c:	233f      	movs	r3, #63	@ 0x3f
 800130e:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001310:	2302      	movs	r3, #2
 8001312:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001318:	2303      	movs	r3, #3
 800131a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800131c:	230c      	movs	r3, #12
 800131e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	4619      	mov	r1, r3
 8001324:	4809      	ldr	r0, [pc, #36]	@ (800134c <HAL_FMC_MspInit+0xf8>)
 8001326:	f000 fb01 	bl	800192c <HAL_GPIO_Init>
 800132a:	e000      	b.n	800132e <HAL_FMC_MspInit+0xda>
    return;
 800132c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20000b20 	.word	0x20000b20
 8001338:	40021000 	.word	0x40021000
 800133c:	48001000 	.word	0x48001000
 8001340:	48000c00 	.word	0x48000c00
 8001344:	48000400 	.word	0x48000400
 8001348:	48001400 	.word	0x48001400
 800134c:	48001800 	.word	0x48001800

08001350 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001358:	f7ff ff7c 	bl	8001254 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b0b0      	sub	sp, #192	@ 0xc0
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800136c:	f107 0310 	add.w	r3, r7, #16
 8001370:	229c      	movs	r2, #156	@ 0x9c
 8001372:	2100      	movs	r1, #0
 8001374:	4618      	mov	r0, r3
 8001376:	f008 fbd9 	bl	8009b2c <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a32      	ldr	r2, [pc, #200]	@ (8001448 <HAL_SAI_MspInit+0xe4>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d15d      	bne.n	8001440 <HAL_SAI_MspInit+0xdc>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8001384:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001388:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800138a:	2300      	movs	r3, #0
 800138c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800138e:	2301      	movs	r3, #1
 8001390:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001392:	2301      	movs	r3, #1
 8001394:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001396:	2310      	movs	r3, #16
 8001398:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800139a:	2302      	movs	r3, #2
 800139c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800139e:	2302      	movs	r3, #2
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013a2:	2302      	movs	r3, #2
 80013a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80013a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ac:	f107 0310 	add.w	r3, r7, #16
 80013b0:	4618      	mov	r0, r3
 80013b2:	f001 fd3f 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <HAL_SAI_MspInit+0x5c>
    {
      Error_Handler();
 80013bc:	f7ff fd74 	bl	8000ea8 <Error_Handler>
    }

    if (SAI1_client == 0)
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <HAL_SAI_MspInit+0xe8>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d10b      	bne.n	80013e0 <HAL_SAI_MspInit+0x7c>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80013c8:	4b21      	ldr	r3, [pc, #132]	@ (8001450 <HAL_SAI_MspInit+0xec>)
 80013ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013cc:	4a20      	ldr	r2, [pc, #128]	@ (8001450 <HAL_SAI_MspInit+0xec>)
 80013ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80013d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <HAL_SAI_MspInit+0xec>)
 80013d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 80013e0:	4b1a      	ldr	r3, [pc, #104]	@ (800144c <HAL_SAI_MspInit+0xe8>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	3301      	adds	r3, #1
 80013e6:	4a19      	ldr	r2, [pc, #100]	@ (800144c <HAL_SAI_MspInit+0xe8>)
 80013e8:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PB9     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PE5     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 80013ea:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80013ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f2:	2302      	movs	r3, #2
 80013f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fe:	2300      	movs	r3, #0
 8001400:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001404:	230d      	movs	r3, #13
 8001406:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800140e:	4619      	mov	r1, r3
 8001410:	4810      	ldr	r0, [pc, #64]	@ (8001454 <HAL_SAI_MspInit+0xf0>)
 8001412:	f000 fa8b 	bl	800192c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 8001416:	2364      	movs	r3, #100	@ 0x64
 8001418:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141c:	2302      	movs	r3, #2
 800141e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2300      	movs	r3, #0
 8001424:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001428:	2300      	movs	r3, #0
 800142a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800142e:	230d      	movs	r3, #13
 8001430:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001434:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001438:	4619      	mov	r1, r3
 800143a:	4807      	ldr	r0, [pc, #28]	@ (8001458 <HAL_SAI_MspInit+0xf4>)
 800143c:	f000 fa76 	bl	800192c <HAL_GPIO_Init>

    }
}
 8001440:	bf00      	nop
 8001442:	37c0      	adds	r7, #192	@ 0xc0
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40015404 	.word	0x40015404
 800144c:	20000b24 	.word	0x20000b24
 8001450:	40021000 	.word	0x40021000
 8001454:	48000400 	.word	0x48000400
 8001458:	48001000 	.word	0x48001000

0800145c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <NMI_Handler+0x4>

08001464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <HardFault_Handler+0x4>

0800146c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <MemManage_Handler+0x4>

08001474 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <UsageFault_Handler+0x4>

08001484 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b2:	f000 f935 	bl	8001720 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}

080014ba <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af00      	add	r7, sp, #0
 80014c0:	60f8      	str	r0, [r7, #12]
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
 80014ca:	e00a      	b.n	80014e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014cc:	f3af 8000 	nop.w
 80014d0:	4601      	mov	r1, r0
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	1c5a      	adds	r2, r3, #1
 80014d6:	60ba      	str	r2, [r7, #8]
 80014d8:	b2ca      	uxtb	r2, r1
 80014da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	3301      	adds	r3, #1
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	697a      	ldr	r2, [r7, #20]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	dbf0      	blt.n	80014cc <_read+0x12>
  }

  return len;
 80014ea:	687b      	ldr	r3, [r7, #4]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	e009      	b.n	800151a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	1c5a      	adds	r2, r3, #1
 800150a:	60ba      	str	r2, [r7, #8]
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	4618      	mov	r0, r3
 8001510:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	3301      	adds	r3, #1
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	429a      	cmp	r2, r3
 8001520:	dbf1      	blt.n	8001506 <_write+0x12>
  }
  return len;
 8001522:	687b      	ldr	r3, [r7, #4]
}
 8001524:	4618      	mov	r0, r3
 8001526:	3718      	adds	r7, #24
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <_close>:

int _close(int file)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001534:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001538:	4618      	mov	r0, r3
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001554:	605a      	str	r2, [r3, #4]
  return 0;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <_isatty>:

int _isatty(int file)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800156c:	2301      	movs	r3, #1
}
 800156e:	4618      	mov	r0, r3
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr

0800157a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800157a:	b480      	push	{r7}
 800157c:	b085      	sub	sp, #20
 800157e:	af00      	add	r7, sp, #0
 8001580:	60f8      	str	r0, [r7, #12]
 8001582:	60b9      	str	r1, [r7, #8]
 8001584:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800159c:	4a14      	ldr	r2, [pc, #80]	@ (80015f0 <_sbrk+0x5c>)
 800159e:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <_sbrk+0x60>)
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015a8:	4b13      	ldr	r3, [pc, #76]	@ (80015f8 <_sbrk+0x64>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d102      	bne.n	80015b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b0:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <_sbrk+0x64>)
 80015b2:	4a12      	ldr	r2, [pc, #72]	@ (80015fc <_sbrk+0x68>)
 80015b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015b6:	4b10      	ldr	r3, [pc, #64]	@ (80015f8 <_sbrk+0x64>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4413      	add	r3, r2
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d207      	bcs.n	80015d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c4:	f008 fb10 	bl	8009be8 <__errno>
 80015c8:	4603      	mov	r3, r0
 80015ca:	220c      	movs	r2, #12
 80015cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	e009      	b.n	80015e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d4:	4b08      	ldr	r3, [pc, #32]	@ (80015f8 <_sbrk+0x64>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015da:	4b07      	ldr	r3, [pc, #28]	@ (80015f8 <_sbrk+0x64>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	4a05      	ldr	r2, [pc, #20]	@ (80015f8 <_sbrk+0x64>)
 80015e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015e6:	68fb      	ldr	r3, [r7, #12]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	200a0000 	.word	0x200a0000
 80015f4:	00001600 	.word	0x00001600
 80015f8:	20000b28 	.word	0x20000b28
 80015fc:	20040000 	.word	0x20040000

08001600 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001604:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <SystemInit+0x20>)
 8001606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800160a:	4a05      	ldr	r2, [pc, #20]	@ (8001620 <SystemInit+0x20>)
 800160c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001610:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001624:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800165c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001628:	f7ff ffea 	bl	8001600 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800162c:	480c      	ldr	r0, [pc, #48]	@ (8001660 <LoopForever+0x6>)
  ldr r1, =_edata
 800162e:	490d      	ldr	r1, [pc, #52]	@ (8001664 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001630:	4a0d      	ldr	r2, [pc, #52]	@ (8001668 <LoopForever+0xe>)
  movs r3, #0
 8001632:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001634:	e002      	b.n	800163c <LoopCopyDataInit>

08001636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800163a:	3304      	adds	r3, #4

0800163c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800163c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800163e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001640:	d3f9      	bcc.n	8001636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001642:	4a0a      	ldr	r2, [pc, #40]	@ (800166c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001644:	4c0a      	ldr	r4, [pc, #40]	@ (8001670 <LoopForever+0x16>)
  movs r3, #0
 8001646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001648:	e001      	b.n	800164e <LoopFillZerobss>

0800164a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800164a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800164c:	3204      	adds	r2, #4

0800164e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800164e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001650:	d3fb      	bcc.n	800164a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001652:	f008 facf 	bl	8009bf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001656:	f7fe ffb9 	bl	80005cc <main>

0800165a <LoopForever>:

LoopForever:
    b LoopForever
 800165a:	e7fe      	b.n	800165a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800165c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001660:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001664:	2000082c 	.word	0x2000082c
  ldr r2, =_sidata
 8001668:	0800b7e4 	.word	0x0800b7e4
  ldr r2, =_sbss
 800166c:	20000840 	.word	0x20000840
  ldr r4, =_ebss
 8001670:	20001c4c 	.word	0x20001c4c

08001674 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001674:	e7fe      	b.n	8001674 <ADC1_IRQHandler>

08001676 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b082      	sub	sp, #8
 800167a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800167c:	2300      	movs	r3, #0
 800167e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001680:	2003      	movs	r0, #3
 8001682:	f000 f91f 	bl	80018c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001686:	2000      	movs	r0, #0
 8001688:	f000 f80e 	bl	80016a8 <HAL_InitTick>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d002      	beq.n	8001698 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	71fb      	strb	r3, [r7, #7]
 8001696:	e001      	b.n	800169c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001698:	f7ff fc0c 	bl	8000eb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800169c:	79fb      	ldrb	r3, [r7, #7]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80016b4:	4b17      	ldr	r3, [pc, #92]	@ (8001714 <HAL_InitTick+0x6c>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d023      	beq.n	8001704 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80016bc:	4b16      	ldr	r3, [pc, #88]	@ (8001718 <HAL_InitTick+0x70>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b14      	ldr	r3, [pc, #80]	@ (8001714 <HAL_InitTick+0x6c>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	4619      	mov	r1, r3
 80016c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f91d 	bl	8001912 <HAL_SYSTICK_Config>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d10f      	bne.n	80016fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b0f      	cmp	r3, #15
 80016e2:	d809      	bhi.n	80016f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e4:	2200      	movs	r2, #0
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ec:	f000 f8f5 	bl	80018da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016f0:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <HAL_InitTick+0x74>)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6013      	str	r3, [r2, #0]
 80016f6:	e007      	b.n	8001708 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	73fb      	strb	r3, [r7, #15]
 80016fc:	e004      	b.n	8001708 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	73fb      	strb	r3, [r7, #15]
 8001702:	e001      	b.n	8001708 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001708:	7bfb      	ldrb	r3, [r7, #15]
}
 800170a:	4618      	mov	r0, r3
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000008 	.word	0x20000008
 8001718:	20000000 	.word	0x20000000
 800171c:	20000004 	.word	0x20000004

08001720 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001724:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <HAL_IncTick+0x20>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <HAL_IncTick+0x24>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4413      	add	r3, r2
 8001730:	4a04      	ldr	r2, [pc, #16]	@ (8001744 <HAL_IncTick+0x24>)
 8001732:	6013      	str	r3, [r2, #0]
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	20000008 	.word	0x20000008
 8001744:	20000b2c 	.word	0x20000b2c

08001748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  return uwTick;
 800174c:	4b03      	ldr	r3, [pc, #12]	@ (800175c <HAL_GetTick+0x14>)
 800174e:	681b      	ldr	r3, [r3, #0]
}
 8001750:	4618      	mov	r0, r3
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000b2c 	.word	0x20000b2c

08001760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001770:	4b0c      	ldr	r3, [pc, #48]	@ (80017a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001776:	68ba      	ldr	r2, [r7, #8]
 8001778:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800177c:	4013      	ands	r3, r2
 800177e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001788:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800178c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001792:	4a04      	ldr	r2, [pc, #16]	@ (80017a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	60d3      	str	r3, [r2, #12]
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ac:	4b04      	ldr	r3, [pc, #16]	@ (80017c0 <__NVIC_GetPriorityGrouping+0x18>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	0a1b      	lsrs	r3, r3, #8
 80017b2:	f003 0307 	and.w	r3, r3, #7
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	6039      	str	r1, [r7, #0]
 80017ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	db0a      	blt.n	80017ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	490c      	ldr	r1, [pc, #48]	@ (8001810 <__NVIC_SetPriority+0x4c>)
 80017de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e2:	0112      	lsls	r2, r2, #4
 80017e4:	b2d2      	uxtb	r2, r2
 80017e6:	440b      	add	r3, r1
 80017e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017ec:	e00a      	b.n	8001804 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	4908      	ldr	r1, [pc, #32]	@ (8001814 <__NVIC_SetPriority+0x50>)
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	3b04      	subs	r3, #4
 80017fc:	0112      	lsls	r2, r2, #4
 80017fe:	b2d2      	uxtb	r2, r2
 8001800:	440b      	add	r3, r1
 8001802:	761a      	strb	r2, [r3, #24]
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	e000e100 	.word	0xe000e100
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001818:	b480      	push	{r7}
 800181a:	b089      	sub	sp, #36	@ 0x24
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f1c3 0307 	rsb	r3, r3, #7
 8001832:	2b04      	cmp	r3, #4
 8001834:	bf28      	it	cs
 8001836:	2304      	movcs	r3, #4
 8001838:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3304      	adds	r3, #4
 800183e:	2b06      	cmp	r3, #6
 8001840:	d902      	bls.n	8001848 <NVIC_EncodePriority+0x30>
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	3b03      	subs	r3, #3
 8001846:	e000      	b.n	800184a <NVIC_EncodePriority+0x32>
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800184c:	f04f 32ff 	mov.w	r2, #4294967295
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43da      	mvns	r2, r3
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	401a      	ands	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001860:	f04f 31ff 	mov.w	r1, #4294967295
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	fa01 f303 	lsl.w	r3, r1, r3
 800186a:	43d9      	mvns	r1, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001870:	4313      	orrs	r3, r2
         );
}
 8001872:	4618      	mov	r0, r3
 8001874:	3724      	adds	r7, #36	@ 0x24
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3b01      	subs	r3, #1
 800188c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001890:	d301      	bcc.n	8001896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001892:	2301      	movs	r3, #1
 8001894:	e00f      	b.n	80018b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001896:	4a0a      	ldr	r2, [pc, #40]	@ (80018c0 <SysTick_Config+0x40>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3b01      	subs	r3, #1
 800189c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800189e:	210f      	movs	r1, #15
 80018a0:	f04f 30ff 	mov.w	r0, #4294967295
 80018a4:	f7ff ff8e 	bl	80017c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a8:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <SysTick_Config+0x40>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ae:	4b04      	ldr	r3, [pc, #16]	@ (80018c0 <SysTick_Config+0x40>)
 80018b0:	2207      	movs	r2, #7
 80018b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	e000e010 	.word	0xe000e010

080018c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff ff47 	bl	8001760 <__NVIC_SetPriorityGrouping>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b086      	sub	sp, #24
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	607a      	str	r2, [r7, #4]
 80018e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018ec:	f7ff ff5c 	bl	80017a8 <__NVIC_GetPriorityGrouping>
 80018f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	6978      	ldr	r0, [r7, #20]
 80018f8:	f7ff ff8e 	bl	8001818 <NVIC_EncodePriority>
 80018fc:	4602      	mov	r2, r0
 80018fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001902:	4611      	mov	r1, r2
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff5d 	bl	80017c4 <__NVIC_SetPriority>
}
 800190a:	bf00      	nop
 800190c:	3718      	adds	r7, #24
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff ffb0 	bl	8001880 <SysTick_Config>
 8001920:	4603      	mov	r3, r0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800192c:	b480      	push	{r7}
 800192e:	b087      	sub	sp, #28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193a:	e166      	b.n	8001c0a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2101      	movs	r1, #1
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	4013      	ands	r3, r2
 800194a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 8158 	beq.w	8001c04 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	2b01      	cmp	r3, #1
 800195e:	d005      	beq.n	800196c <HAL_GPIO_Init+0x40>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d130      	bne.n	80019ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	2203      	movs	r2, #3
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	68da      	ldr	r2, [r3, #12]
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	4313      	orrs	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a2:	2201      	movs	r2, #1
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	091b      	lsrs	r3, r3, #4
 80019b8:	f003 0201 	and.w	r2, r3, #1
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	d017      	beq.n	8001a0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	2203      	movs	r2, #3
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d123      	bne.n	8001a5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	08da      	lsrs	r2, r3, #3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3208      	adds	r2, #8
 8001a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	220f      	movs	r2, #15
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	691a      	ldr	r2, [r3, #16]
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	f003 0307 	and.w	r3, r3, #7
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	08da      	lsrs	r2, r3, #3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3208      	adds	r2, #8
 8001a58:	6939      	ldr	r1, [r7, #16]
 8001a5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	2203      	movs	r2, #3
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	4013      	ands	r3, r2
 8001a74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f003 0203 	and.w	r2, r3, #3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 80b2 	beq.w	8001c04 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa0:	4b61      	ldr	r3, [pc, #388]	@ (8001c28 <HAL_GPIO_Init+0x2fc>)
 8001aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa4:	4a60      	ldr	r2, [pc, #384]	@ (8001c28 <HAL_GPIO_Init+0x2fc>)
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aac:	4b5e      	ldr	r3, [pc, #376]	@ (8001c28 <HAL_GPIO_Init+0x2fc>)
 8001aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	60bb      	str	r3, [r7, #8]
 8001ab6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ab8:	4a5c      	ldr	r2, [pc, #368]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	089b      	lsrs	r3, r3, #2
 8001abe:	3302      	adds	r3, #2
 8001ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	f003 0303 	and.w	r3, r3, #3
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	220f      	movs	r2, #15
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ae2:	d02b      	beq.n	8001b3c <HAL_GPIO_Init+0x210>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a52      	ldr	r2, [pc, #328]	@ (8001c30 <HAL_GPIO_Init+0x304>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d025      	beq.n	8001b38 <HAL_GPIO_Init+0x20c>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a51      	ldr	r2, [pc, #324]	@ (8001c34 <HAL_GPIO_Init+0x308>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d01f      	beq.n	8001b34 <HAL_GPIO_Init+0x208>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a50      	ldr	r2, [pc, #320]	@ (8001c38 <HAL_GPIO_Init+0x30c>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d019      	beq.n	8001b30 <HAL_GPIO_Init+0x204>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a4f      	ldr	r2, [pc, #316]	@ (8001c3c <HAL_GPIO_Init+0x310>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d013      	beq.n	8001b2c <HAL_GPIO_Init+0x200>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a4e      	ldr	r2, [pc, #312]	@ (8001c40 <HAL_GPIO_Init+0x314>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d00d      	beq.n	8001b28 <HAL_GPIO_Init+0x1fc>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a4d      	ldr	r2, [pc, #308]	@ (8001c44 <HAL_GPIO_Init+0x318>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d007      	beq.n	8001b24 <HAL_GPIO_Init+0x1f8>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a4c      	ldr	r2, [pc, #304]	@ (8001c48 <HAL_GPIO_Init+0x31c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d101      	bne.n	8001b20 <HAL_GPIO_Init+0x1f4>
 8001b1c:	2307      	movs	r3, #7
 8001b1e:	e00e      	b.n	8001b3e <HAL_GPIO_Init+0x212>
 8001b20:	2308      	movs	r3, #8
 8001b22:	e00c      	b.n	8001b3e <HAL_GPIO_Init+0x212>
 8001b24:	2306      	movs	r3, #6
 8001b26:	e00a      	b.n	8001b3e <HAL_GPIO_Init+0x212>
 8001b28:	2305      	movs	r3, #5
 8001b2a:	e008      	b.n	8001b3e <HAL_GPIO_Init+0x212>
 8001b2c:	2304      	movs	r3, #4
 8001b2e:	e006      	b.n	8001b3e <HAL_GPIO_Init+0x212>
 8001b30:	2303      	movs	r3, #3
 8001b32:	e004      	b.n	8001b3e <HAL_GPIO_Init+0x212>
 8001b34:	2302      	movs	r3, #2
 8001b36:	e002      	b.n	8001b3e <HAL_GPIO_Init+0x212>
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e000      	b.n	8001b3e <HAL_GPIO_Init+0x212>
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	f002 0203 	and.w	r2, r2, #3
 8001b44:	0092      	lsls	r2, r2, #2
 8001b46:	4093      	lsls	r3, r2
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b4e:	4937      	ldr	r1, [pc, #220]	@ (8001c2c <HAL_GPIO_Init+0x300>)
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	089b      	lsrs	r3, r3, #2
 8001b54:	3302      	adds	r3, #2
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b5c:	4b3b      	ldr	r3, [pc, #236]	@ (8001c4c <HAL_GPIO_Init+0x320>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	43db      	mvns	r3, r3
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d003      	beq.n	8001b80 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b80:	4a32      	ldr	r2, [pc, #200]	@ (8001c4c <HAL_GPIO_Init+0x320>)
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b86:	4b31      	ldr	r3, [pc, #196]	@ (8001c4c <HAL_GPIO_Init+0x320>)
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	4013      	ands	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d003      	beq.n	8001baa <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001baa:	4a28      	ldr	r2, [pc, #160]	@ (8001c4c <HAL_GPIO_Init+0x320>)
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001bb0:	4b26      	ldr	r3, [pc, #152]	@ (8001c4c <HAL_GPIO_Init+0x320>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d003      	beq.n	8001bd4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8001c4c <HAL_GPIO_Init+0x320>)
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001bda:	4b1c      	ldr	r3, [pc, #112]	@ (8001c4c <HAL_GPIO_Init+0x320>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	43db      	mvns	r3, r3
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	4013      	ands	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d003      	beq.n	8001bfe <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bfe:	4a13      	ldr	r2, [pc, #76]	@ (8001c4c <HAL_GPIO_Init+0x320>)
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	3301      	adds	r3, #1
 8001c08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	fa22 f303 	lsr.w	r3, r2, r3
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f47f ae91 	bne.w	800193c <HAL_GPIO_Init+0x10>
  }
}
 8001c1a:	bf00      	nop
 8001c1c:	bf00      	nop
 8001c1e:	371c      	adds	r7, #28
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	40010000 	.word	0x40010000
 8001c30:	48000400 	.word	0x48000400
 8001c34:	48000800 	.word	0x48000800
 8001c38:	48000c00 	.word	0x48000c00
 8001c3c:	48001000 	.word	0x48001000
 8001c40:	48001400 	.word	0x48001400
 8001c44:	48001800 	.word	0x48001800
 8001c48:	48001c00 	.word	0x48001c00
 8001c4c:	40010400 	.word	0x40010400

08001c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	807b      	strh	r3, [r7, #2]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c60:	787b      	ldrb	r3, [r7, #1]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d003      	beq.n	8001c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c66:	887a      	ldrh	r2, [r7, #2]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c6c:	e002      	b.n	8001c74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c6e:	887a      	ldrh	r2, [r7, #2]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d101      	bne.n	8001c92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e08d      	b.n	8001dae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d106      	bne.n	8001cac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff f928 	bl	8000efc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2224      	movs	r2, #36	@ 0x24
 8001cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f022 0201 	bic.w	r2, r2, #1
 8001cc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001cd0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689a      	ldr	r2, [r3, #8]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ce0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d107      	bne.n	8001cfa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689a      	ldr	r2, [r3, #8]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	e006      	b.n	8001d08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	689a      	ldr	r2, [r3, #8]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001d06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d108      	bne.n	8001d22 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d1e:	605a      	str	r2, [r3, #4]
 8001d20:	e007      	b.n	8001d32 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	685a      	ldr	r2, [r3, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	6812      	ldr	r2, [r2, #0]
 8001d3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68da      	ldr	r2, [r3, #12]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	691a      	ldr	r2, [r3, #16]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	69d9      	ldr	r1, [r3, #28]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a1a      	ldr	r2, [r3, #32]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f042 0201 	orr.w	r2, r2, #1
 8001d8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2220      	movs	r2, #32
 8001d9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
 8001dbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	2b20      	cmp	r3, #32
 8001dca:	d138      	bne.n	8001e3e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d101      	bne.n	8001dda <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	e032      	b.n	8001e40 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2224      	movs	r2, #36	@ 0x24
 8001de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f022 0201 	bic.w	r2, r2, #1
 8001df8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e08:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6819      	ldr	r1, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	430a      	orrs	r2, r1
 8001e18:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f042 0201 	orr.w	r2, r2, #1
 8001e28:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2220      	movs	r2, #32
 8001e2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	e000      	b.n	8001e40 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e3e:	2302      	movs	r3, #2
  }
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b20      	cmp	r3, #32
 8001e60:	d139      	bne.n	8001ed6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d101      	bne.n	8001e70 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	e033      	b.n	8001ed8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2224      	movs	r2, #36	@ 0x24
 8001e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f022 0201 	bic.w	r2, r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e9e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	021b      	lsls	r3, r3, #8
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f042 0201 	orr.w	r2, r2, #1
 8001ec0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2220      	movs	r2, #32
 8001ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	e000      	b.n	8001ed8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ed6:	2302      	movs	r3, #2
  }
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f20 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ef4:	d102      	bne.n	8001efc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001ef6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001efa:	e00b      	b.n	8001f14 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001efc:	4b08      	ldr	r3, [pc, #32]	@ (8001f20 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f0a:	d102      	bne.n	8001f12 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001f0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f10:	e000      	b.n	8001f14 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001f12:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40007000 	.word	0x40007000

08001f24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d141      	bne.n	8001fb6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f32:	4b4b      	ldr	r3, [pc, #300]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f3e:	d131      	bne.n	8001fa4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f40:	4b47      	ldr	r3, [pc, #284]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f46:	4a46      	ldr	r2, [pc, #280]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f4c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f50:	4b43      	ldr	r3, [pc, #268]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f58:	4a41      	ldr	r2, [pc, #260]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f5e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001f60:	4b40      	ldr	r3, [pc, #256]	@ (8002064 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2232      	movs	r2, #50	@ 0x32
 8001f66:	fb02 f303 	mul.w	r3, r2, r3
 8001f6a:	4a3f      	ldr	r2, [pc, #252]	@ (8002068 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f70:	0c9b      	lsrs	r3, r3, #18
 8001f72:	3301      	adds	r3, #1
 8001f74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f76:	e002      	b.n	8001f7e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f7e:	4b38      	ldr	r3, [pc, #224]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f8a:	d102      	bne.n	8001f92 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1f2      	bne.n	8001f78 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f92:	4b33      	ldr	r3, [pc, #204]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f9e:	d158      	bne.n	8002052 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e057      	b.n	8002054 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fa4:	4b2e      	ldr	r3, [pc, #184]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001faa:	4a2d      	ldr	r2, [pc, #180]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001fb0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001fb4:	e04d      	b.n	8002052 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fbc:	d141      	bne.n	8002042 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fbe:	4b28      	ldr	r3, [pc, #160]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001fc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fca:	d131      	bne.n	8002030 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fcc:	4b24      	ldr	r3, [pc, #144]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fd2:	4a23      	ldr	r2, [pc, #140]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fd8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fdc:	4b20      	ldr	r3, [pc, #128]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fe6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001fec:	4b1d      	ldr	r3, [pc, #116]	@ (8002064 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2232      	movs	r2, #50	@ 0x32
 8001ff2:	fb02 f303 	mul.w	r3, r2, r3
 8001ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8002068 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffc:	0c9b      	lsrs	r3, r3, #18
 8001ffe:	3301      	adds	r3, #1
 8002000:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002002:	e002      	b.n	800200a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	3b01      	subs	r3, #1
 8002008:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800200a:	4b15      	ldr	r3, [pc, #84]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002016:	d102      	bne.n	800201e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f2      	bne.n	8002004 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002026:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800202a:	d112      	bne.n	8002052 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e011      	b.n	8002054 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002030:	4b0b      	ldr	r3, [pc, #44]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002036:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800203c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002040:	e007      	b.n	8002052 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002042:	4b07      	ldr	r3, [pc, #28]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800204a:	4a05      	ldr	r2, [pc, #20]	@ (8002060 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800204c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002050:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	40007000 	.word	0x40007000
 8002064:	20000000 	.word	0x20000000
 8002068:	431bde83 	.word	0x431bde83

0800206c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002070:	4b05      	ldr	r3, [pc, #20]	@ (8002088 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	4a04      	ldr	r2, [pc, #16]	@ (8002088 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002076:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800207a:	6053      	str	r3, [r2, #4]
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40007000 	.word	0x40007000

0800208c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b088      	sub	sp, #32
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d102      	bne.n	80020a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	f000 bc08 	b.w	80028b0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020a0:	4b96      	ldr	r3, [pc, #600]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f003 030c 	and.w	r3, r3, #12
 80020a8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020aa:	4b94      	ldr	r3, [pc, #592]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0310 	and.w	r3, r3, #16
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 80e4 	beq.w	800228a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d007      	beq.n	80020d8 <HAL_RCC_OscConfig+0x4c>
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	2b0c      	cmp	r3, #12
 80020cc:	f040 808b 	bne.w	80021e6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	f040 8087 	bne.w	80021e6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020d8:	4b88      	ldr	r3, [pc, #544]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d005      	beq.n	80020f0 <HAL_RCC_OscConfig+0x64>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e3df      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a1a      	ldr	r2, [r3, #32]
 80020f4:	4b81      	ldr	r3, [pc, #516]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0308 	and.w	r3, r3, #8
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d004      	beq.n	800210a <HAL_RCC_OscConfig+0x7e>
 8002100:	4b7e      	ldr	r3, [pc, #504]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002108:	e005      	b.n	8002116 <HAL_RCC_OscConfig+0x8a>
 800210a:	4b7c      	ldr	r3, [pc, #496]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800210c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002110:	091b      	lsrs	r3, r3, #4
 8002112:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002116:	4293      	cmp	r3, r2
 8002118:	d223      	bcs.n	8002162 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	4618      	mov	r0, r3
 8002120:	f000 fdca 	bl	8002cb8 <RCC_SetFlashLatencyFromMSIRange>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e3c0      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800212e:	4b73      	ldr	r3, [pc, #460]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a72      	ldr	r2, [pc, #456]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002134:	f043 0308 	orr.w	r3, r3, #8
 8002138:	6013      	str	r3, [r2, #0]
 800213a:	4b70      	ldr	r3, [pc, #448]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	496d      	ldr	r1, [pc, #436]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002148:	4313      	orrs	r3, r2
 800214a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800214c:	4b6b      	ldr	r3, [pc, #428]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	021b      	lsls	r3, r3, #8
 800215a:	4968      	ldr	r1, [pc, #416]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800215c:	4313      	orrs	r3, r2
 800215e:	604b      	str	r3, [r1, #4]
 8002160:	e025      	b.n	80021ae <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002162:	4b66      	ldr	r3, [pc, #408]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a65      	ldr	r2, [pc, #404]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002168:	f043 0308 	orr.w	r3, r3, #8
 800216c:	6013      	str	r3, [r2, #0]
 800216e:	4b63      	ldr	r3, [pc, #396]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	4960      	ldr	r1, [pc, #384]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800217c:	4313      	orrs	r3, r2
 800217e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002180:	4b5e      	ldr	r3, [pc, #376]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	69db      	ldr	r3, [r3, #28]
 800218c:	021b      	lsls	r3, r3, #8
 800218e:	495b      	ldr	r1, [pc, #364]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002190:	4313      	orrs	r3, r2
 8002192:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d109      	bne.n	80021ae <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 fd8a 	bl	8002cb8 <RCC_SetFlashLatencyFromMSIRange>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e380      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021ae:	f000 fcc1 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 80021b2:	4602      	mov	r2, r0
 80021b4:	4b51      	ldr	r3, [pc, #324]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	091b      	lsrs	r3, r3, #4
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	4950      	ldr	r1, [pc, #320]	@ (8002300 <HAL_RCC_OscConfig+0x274>)
 80021c0:	5ccb      	ldrb	r3, [r1, r3]
 80021c2:	f003 031f 	and.w	r3, r3, #31
 80021c6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ca:	4a4e      	ldr	r2, [pc, #312]	@ (8002304 <HAL_RCC_OscConfig+0x278>)
 80021cc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80021ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002308 <HAL_RCC_OscConfig+0x27c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fa68 	bl	80016a8 <HAL_InitTick>
 80021d8:	4603      	mov	r3, r0
 80021da:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d052      	beq.n	8002288 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	e364      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d032      	beq.n	8002254 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80021ee:	4b43      	ldr	r3, [pc, #268]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a42      	ldr	r2, [pc, #264]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021fa:	f7ff faa5 	bl	8001748 <HAL_GetTick>
 80021fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002200:	e008      	b.n	8002214 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002202:	f7ff faa1 	bl	8001748 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	2b02      	cmp	r3, #2
 800220e:	d901      	bls.n	8002214 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e34d      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002214:	4b39      	ldr	r3, [pc, #228]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d0f0      	beq.n	8002202 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002220:	4b36      	ldr	r3, [pc, #216]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a35      	ldr	r2, [pc, #212]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002226:	f043 0308 	orr.w	r3, r3, #8
 800222a:	6013      	str	r3, [r2, #0]
 800222c:	4b33      	ldr	r3, [pc, #204]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4930      	ldr	r1, [pc, #192]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800223e:	4b2f      	ldr	r3, [pc, #188]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	021b      	lsls	r3, r3, #8
 800224c:	492b      	ldr	r1, [pc, #172]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800224e:	4313      	orrs	r3, r2
 8002250:	604b      	str	r3, [r1, #4]
 8002252:	e01a      	b.n	800228a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002254:	4b29      	ldr	r3, [pc, #164]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a28      	ldr	r2, [pc, #160]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800225a:	f023 0301 	bic.w	r3, r3, #1
 800225e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002260:	f7ff fa72 	bl	8001748 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002268:	f7ff fa6e 	bl	8001748 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e31a      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800227a:	4b20      	ldr	r3, [pc, #128]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0x1dc>
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002288:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b00      	cmp	r3, #0
 8002294:	d073      	beq.n	800237e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	2b08      	cmp	r3, #8
 800229a:	d005      	beq.n	80022a8 <HAL_RCC_OscConfig+0x21c>
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	2b0c      	cmp	r3, #12
 80022a0:	d10e      	bne.n	80022c0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	2b03      	cmp	r3, #3
 80022a6:	d10b      	bne.n	80022c0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a8:	4b14      	ldr	r3, [pc, #80]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d063      	beq.n	800237c <HAL_RCC_OscConfig+0x2f0>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d15f      	bne.n	800237c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e2f7      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c8:	d106      	bne.n	80022d8 <HAL_RCC_OscConfig+0x24c>
 80022ca:	4b0c      	ldr	r3, [pc, #48]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a0b      	ldr	r2, [pc, #44]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80022d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	e025      	b.n	8002324 <HAL_RCC_OscConfig+0x298>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022e0:	d114      	bne.n	800230c <HAL_RCC_OscConfig+0x280>
 80022e2:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a05      	ldr	r2, [pc, #20]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80022e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022ec:	6013      	str	r3, [r2, #0]
 80022ee:	4b03      	ldr	r3, [pc, #12]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a02      	ldr	r2, [pc, #8]	@ (80022fc <HAL_RCC_OscConfig+0x270>)
 80022f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	e013      	b.n	8002324 <HAL_RCC_OscConfig+0x298>
 80022fc:	40021000 	.word	0x40021000
 8002300:	0800a924 	.word	0x0800a924
 8002304:	20000000 	.word	0x20000000
 8002308:	20000004 	.word	0x20000004
 800230c:	4ba0      	ldr	r3, [pc, #640]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a9f      	ldr	r2, [pc, #636]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002312:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002316:	6013      	str	r3, [r2, #0]
 8002318:	4b9d      	ldr	r3, [pc, #628]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a9c      	ldr	r2, [pc, #624]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800231e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002322:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d013      	beq.n	8002354 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232c:	f7ff fa0c 	bl	8001748 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002334:	f7ff fa08 	bl	8001748 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b64      	cmp	r3, #100	@ 0x64
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e2b4      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002346:	4b92      	ldr	r3, [pc, #584]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f0      	beq.n	8002334 <HAL_RCC_OscConfig+0x2a8>
 8002352:	e014      	b.n	800237e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002354:	f7ff f9f8 	bl	8001748 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7ff f9f4 	bl	8001748 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	@ 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e2a0      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800236e:	4b88      	ldr	r3, [pc, #544]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x2d0>
 800237a:	e000      	b.n	800237e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800237c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d060      	beq.n	800244c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	2b04      	cmp	r3, #4
 800238e:	d005      	beq.n	800239c <HAL_RCC_OscConfig+0x310>
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	2b0c      	cmp	r3, #12
 8002394:	d119      	bne.n	80023ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	2b02      	cmp	r3, #2
 800239a:	d116      	bne.n	80023ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800239c:	4b7c      	ldr	r3, [pc, #496]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d005      	beq.n	80023b4 <HAL_RCC_OscConfig+0x328>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d101      	bne.n	80023b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e27d      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b4:	4b76      	ldr	r3, [pc, #472]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	061b      	lsls	r3, r3, #24
 80023c2:	4973      	ldr	r1, [pc, #460]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023c8:	e040      	b.n	800244c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d023      	beq.n	800241a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023d2:	4b6f      	ldr	r3, [pc, #444]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a6e      	ldr	r2, [pc, #440]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80023d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023de:	f7ff f9b3 	bl	8001748 <HAL_GetTick>
 80023e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023e4:	e008      	b.n	80023f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023e6:	f7ff f9af 	bl	8001748 <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d901      	bls.n	80023f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e25b      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023f8:	4b65      	ldr	r3, [pc, #404]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0f0      	beq.n	80023e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002404:	4b62      	ldr	r3, [pc, #392]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	691b      	ldr	r3, [r3, #16]
 8002410:	061b      	lsls	r3, r3, #24
 8002412:	495f      	ldr	r1, [pc, #380]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002414:	4313      	orrs	r3, r2
 8002416:	604b      	str	r3, [r1, #4]
 8002418:	e018      	b.n	800244c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800241a:	4b5d      	ldr	r3, [pc, #372]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a5c      	ldr	r2, [pc, #368]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002420:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002424:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002426:	f7ff f98f 	bl	8001748 <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242e:	f7ff f98b 	bl	8001748 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e237      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002440:	4b53      	ldr	r3, [pc, #332]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1f0      	bne.n	800242e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	2b00      	cmp	r3, #0
 8002456:	d03c      	beq.n	80024d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	695b      	ldr	r3, [r3, #20]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d01c      	beq.n	800249a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002460:	4b4b      	ldr	r3, [pc, #300]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002462:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002466:	4a4a      	ldr	r2, [pc, #296]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002470:	f7ff f96a 	bl	8001748 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002478:	f7ff f966 	bl	8001748 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e212      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800248a:	4b41      	ldr	r3, [pc, #260]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800248c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002490:	f003 0302 	and.w	r3, r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0ef      	beq.n	8002478 <HAL_RCC_OscConfig+0x3ec>
 8002498:	e01b      	b.n	80024d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800249a:	4b3d      	ldr	r3, [pc, #244]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800249c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024a0:	4a3b      	ldr	r2, [pc, #236]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80024a2:	f023 0301 	bic.w	r3, r3, #1
 80024a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024aa:	f7ff f94d 	bl	8001748 <HAL_GetTick>
 80024ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024b0:	e008      	b.n	80024c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024b2:	f7ff f949 	bl	8001748 <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e1f5      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024c4:	4b32      	ldr	r3, [pc, #200]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80024c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1ef      	bne.n	80024b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0304 	and.w	r3, r3, #4
 80024da:	2b00      	cmp	r3, #0
 80024dc:	f000 80a6 	beq.w	800262c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024e0:	2300      	movs	r3, #0
 80024e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80024e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80024e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d10d      	bne.n	800250c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024f0:	4b27      	ldr	r3, [pc, #156]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80024f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f4:	4a26      	ldr	r2, [pc, #152]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80024f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80024fc:	4b24      	ldr	r3, [pc, #144]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 80024fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002500:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002504:	60bb      	str	r3, [r7, #8]
 8002506:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002508:	2301      	movs	r3, #1
 800250a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800250c:	4b21      	ldr	r3, [pc, #132]	@ (8002594 <HAL_RCC_OscConfig+0x508>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002514:	2b00      	cmp	r3, #0
 8002516:	d118      	bne.n	800254a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002518:	4b1e      	ldr	r3, [pc, #120]	@ (8002594 <HAL_RCC_OscConfig+0x508>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a1d      	ldr	r2, [pc, #116]	@ (8002594 <HAL_RCC_OscConfig+0x508>)
 800251e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002522:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002524:	f7ff f910 	bl	8001748 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800252c:	f7ff f90c 	bl	8001748 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e1b8      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800253e:	4b15      	ldr	r3, [pc, #84]	@ (8002594 <HAL_RCC_OscConfig+0x508>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0f0      	beq.n	800252c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d108      	bne.n	8002564 <HAL_RCC_OscConfig+0x4d8>
 8002552:	4b0f      	ldr	r3, [pc, #60]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002558:	4a0d      	ldr	r2, [pc, #52]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002562:	e029      	b.n	80025b8 <HAL_RCC_OscConfig+0x52c>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b05      	cmp	r3, #5
 800256a:	d115      	bne.n	8002598 <HAL_RCC_OscConfig+0x50c>
 800256c:	4b08      	ldr	r3, [pc, #32]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002572:	4a07      	ldr	r2, [pc, #28]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002574:	f043 0304 	orr.w	r3, r3, #4
 8002578:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800257c:	4b04      	ldr	r3, [pc, #16]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 800257e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002582:	4a03      	ldr	r2, [pc, #12]	@ (8002590 <HAL_RCC_OscConfig+0x504>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800258c:	e014      	b.n	80025b8 <HAL_RCC_OscConfig+0x52c>
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000
 8002594:	40007000 	.word	0x40007000
 8002598:	4b9d      	ldr	r3, [pc, #628]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 800259a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800259e:	4a9c      	ldr	r2, [pc, #624]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80025a0:	f023 0301 	bic.w	r3, r3, #1
 80025a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025a8:	4b99      	ldr	r3, [pc, #612]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80025aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025ae:	4a98      	ldr	r2, [pc, #608]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80025b0:	f023 0304 	bic.w	r3, r3, #4
 80025b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d016      	beq.n	80025ee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025c0:	f7ff f8c2 	bl	8001748 <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025c6:	e00a      	b.n	80025de <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025c8:	f7ff f8be 	bl	8001748 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e168      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025de:	4b8c      	ldr	r3, [pc, #560]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80025e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d0ed      	beq.n	80025c8 <HAL_RCC_OscConfig+0x53c>
 80025ec:	e015      	b.n	800261a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ee:	f7ff f8ab 	bl	8001748 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025f4:	e00a      	b.n	800260c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f6:	f7ff f8a7 	bl	8001748 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002604:	4293      	cmp	r3, r2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e151      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800260c:	4b80      	ldr	r3, [pc, #512]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 800260e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1ed      	bne.n	80025f6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800261a:	7ffb      	ldrb	r3, [r7, #31]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d105      	bne.n	800262c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002620:	4b7b      	ldr	r3, [pc, #492]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 8002622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002624:	4a7a      	ldr	r2, [pc, #488]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 8002626:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800262a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	2b00      	cmp	r3, #0
 8002636:	d03c      	beq.n	80026b2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263c:	2b00      	cmp	r3, #0
 800263e:	d01c      	beq.n	800267a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002640:	4b73      	ldr	r3, [pc, #460]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 8002642:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002646:	4a72      	ldr	r2, [pc, #456]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002650:	f7ff f87a 	bl	8001748 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002658:	f7ff f876 	bl	8001748 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e122      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800266a:	4b69      	ldr	r3, [pc, #420]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 800266c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d0ef      	beq.n	8002658 <HAL_RCC_OscConfig+0x5cc>
 8002678:	e01b      	b.n	80026b2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800267a:	4b65      	ldr	r3, [pc, #404]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 800267c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002680:	4a63      	ldr	r2, [pc, #396]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 8002682:	f023 0301 	bic.w	r3, r3, #1
 8002686:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268a:	f7ff f85d 	bl	8001748 <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002692:	f7ff f859 	bl	8001748 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e105      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026a4:	4b5a      	ldr	r3, [pc, #360]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80026a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1ef      	bne.n	8002692 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 80f9 	beq.w	80028ae <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	f040 80cf 	bne.w	8002864 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026c6:	4b52      	ldr	r3, [pc, #328]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	f003 0203 	and.w	r2, r3, #3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d12c      	bne.n	8002734 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e4:	3b01      	subs	r3, #1
 80026e6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d123      	bne.n	8002734 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026f6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d11b      	bne.n	8002734 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002706:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d113      	bne.n	8002734 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002716:	085b      	lsrs	r3, r3, #1
 8002718:	3b01      	subs	r3, #1
 800271a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d109      	bne.n	8002734 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	085b      	lsrs	r3, r3, #1
 800272c:	3b01      	subs	r3, #1
 800272e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002730:	429a      	cmp	r2, r3
 8002732:	d071      	beq.n	8002818 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	2b0c      	cmp	r3, #12
 8002738:	d068      	beq.n	800280c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800273a:	4b35      	ldr	r3, [pc, #212]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d105      	bne.n	8002752 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002746:	4b32      	ldr	r3, [pc, #200]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e0ac      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002756:	4b2e      	ldr	r3, [pc, #184]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a2d      	ldr	r2, [pc, #180]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 800275c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002760:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002762:	f7fe fff1 	bl	8001748 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800276a:	f7fe ffed 	bl	8001748 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e099      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800277c:	4b24      	ldr	r3, [pc, #144]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f0      	bne.n	800276a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002788:	4b21      	ldr	r3, [pc, #132]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	4b21      	ldr	r3, [pc, #132]	@ (8002814 <HAL_RCC_OscConfig+0x788>)
 800278e:	4013      	ands	r3, r2
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002798:	3a01      	subs	r2, #1
 800279a:	0112      	lsls	r2, r2, #4
 800279c:	4311      	orrs	r1, r2
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80027a2:	0212      	lsls	r2, r2, #8
 80027a4:	4311      	orrs	r1, r2
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027aa:	0852      	lsrs	r2, r2, #1
 80027ac:	3a01      	subs	r2, #1
 80027ae:	0552      	lsls	r2, r2, #21
 80027b0:	4311      	orrs	r1, r2
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027b6:	0852      	lsrs	r2, r2, #1
 80027b8:	3a01      	subs	r2, #1
 80027ba:	0652      	lsls	r2, r2, #25
 80027bc:	4311      	orrs	r1, r2
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027c2:	06d2      	lsls	r2, r2, #27
 80027c4:	430a      	orrs	r2, r1
 80027c6:	4912      	ldr	r1, [pc, #72]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027cc:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0f      	ldr	r2, [pc, #60]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80027d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	4a0c      	ldr	r2, [pc, #48]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 80027de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027e4:	f7fe ffb0 	bl	8001748 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027ea:	e008      	b.n	80027fe <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ec:	f7fe ffac 	bl	8001748 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e058      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fe:	4b04      	ldr	r3, [pc, #16]	@ (8002810 <HAL_RCC_OscConfig+0x784>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0f0      	beq.n	80027ec <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800280a:	e050      	b.n	80028ae <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e04f      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
 8002810:	40021000 	.word	0x40021000
 8002814:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002818:	4b27      	ldr	r3, [pc, #156]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d144      	bne.n	80028ae <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002824:	4b24      	ldr	r3, [pc, #144]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a23      	ldr	r2, [pc, #140]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 800282a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800282e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002830:	4b21      	ldr	r3, [pc, #132]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	4a20      	ldr	r2, [pc, #128]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 8002836:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800283a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800283c:	f7fe ff84 	bl	8001748 <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002844:	f7fe ff80 	bl	8001748 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e02c      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002856:	4b18      	ldr	r3, [pc, #96]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d0f0      	beq.n	8002844 <HAL_RCC_OscConfig+0x7b8>
 8002862:	e024      	b.n	80028ae <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	2b0c      	cmp	r3, #12
 8002868:	d01f      	beq.n	80028aa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800286a:	4b13      	ldr	r3, [pc, #76]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a12      	ldr	r2, [pc, #72]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 8002870:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002874:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002876:	f7fe ff67 	bl	8001748 <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800287e:	f7fe ff63 	bl	8001748 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e00f      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002890:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1f0      	bne.n	800287e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800289c:	4b06      	ldr	r3, [pc, #24]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 800289e:	68da      	ldr	r2, [r3, #12]
 80028a0:	4905      	ldr	r1, [pc, #20]	@ (80028b8 <HAL_RCC_OscConfig+0x82c>)
 80028a2:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <HAL_RCC_OscConfig+0x830>)
 80028a4:	4013      	ands	r3, r2
 80028a6:	60cb      	str	r3, [r1, #12]
 80028a8:	e001      	b.n	80028ae <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e000      	b.n	80028b0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3720      	adds	r7, #32
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40021000 	.word	0x40021000
 80028bc:	feeefffc 	.word	0xfeeefffc

080028c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80028ca:	2300      	movs	r3, #0
 80028cc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e11d      	b.n	8002b14 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028d8:	4b90      	ldr	r3, [pc, #576]	@ (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 030f 	and.w	r3, r3, #15
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d910      	bls.n	8002908 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028e6:	4b8d      	ldr	r3, [pc, #564]	@ (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f023 020f 	bic.w	r2, r3, #15
 80028ee:	498b      	ldr	r1, [pc, #556]	@ (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028f6:	4b89      	ldr	r3, [pc, #548]	@ (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d001      	beq.n	8002908 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e105      	b.n	8002b14 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d010      	beq.n	8002936 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	4b81      	ldr	r3, [pc, #516]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002920:	429a      	cmp	r2, r3
 8002922:	d908      	bls.n	8002936 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002924:	4b7e      	ldr	r3, [pc, #504]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	497b      	ldr	r1, [pc, #492]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002932:	4313      	orrs	r3, r2
 8002934:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b00      	cmp	r3, #0
 8002940:	d079      	beq.n	8002a36 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2b03      	cmp	r3, #3
 8002948:	d11e      	bne.n	8002988 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800294a:	4b75      	ldr	r3, [pc, #468]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e0dc      	b.n	8002b14 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800295a:	f000 fa07 	bl	8002d6c <RCC_GetSysClockFreqFromPLLSource>
 800295e:	4603      	mov	r3, r0
 8002960:	4a70      	ldr	r2, [pc, #448]	@ (8002b24 <HAL_RCC_ClockConfig+0x264>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d946      	bls.n	80029f4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002966:	4b6e      	ldr	r3, [pc, #440]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d140      	bne.n	80029f4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002972:	4b6b      	ldr	r3, [pc, #428]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800297a:	4a69      	ldr	r2, [pc, #420]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 800297c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002980:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002982:	2380      	movs	r3, #128	@ 0x80
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	e035      	b.n	80029f4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	2b02      	cmp	r3, #2
 800298e:	d107      	bne.n	80029a0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002990:	4b63      	ldr	r3, [pc, #396]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d115      	bne.n	80029c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e0b9      	b.n	8002b14 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d107      	bne.n	80029b8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029a8:	4b5d      	ldr	r3, [pc, #372]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d109      	bne.n	80029c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e0ad      	b.n	8002b14 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029b8:	4b59      	ldr	r3, [pc, #356]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d101      	bne.n	80029c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0a5      	b.n	8002b14 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80029c8:	f000 f8b4 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 80029cc:	4603      	mov	r3, r0
 80029ce:	4a55      	ldr	r2, [pc, #340]	@ (8002b24 <HAL_RCC_ClockConfig+0x264>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d90f      	bls.n	80029f4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80029d4:	4b52      	ldr	r3, [pc, #328]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d109      	bne.n	80029f4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80029e0:	4b4f      	ldr	r3, [pc, #316]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 80029ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029ee:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80029f0:	2380      	movs	r3, #128	@ 0x80
 80029f2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f023 0203 	bic.w	r2, r3, #3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	4947      	ldr	r1, [pc, #284]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a06:	f7fe fe9f 	bl	8001748 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0c:	e00a      	b.n	8002a24 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a0e:	f7fe fe9b 	bl	8001748 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e077      	b.n	8002b14 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a24:	4b3e      	ldr	r3, [pc, #248]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f003 020c 	and.w	r2, r3, #12
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d1eb      	bne.n	8002a0e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2b80      	cmp	r3, #128	@ 0x80
 8002a3a:	d105      	bne.n	8002a48 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002a3c:	4b38      	ldr	r3, [pc, #224]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	4a37      	ldr	r2, [pc, #220]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a46:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d010      	beq.n	8002a76 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689a      	ldr	r2, [r3, #8]
 8002a58:	4b31      	ldr	r3, [pc, #196]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d208      	bcs.n	8002a76 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a64:	4b2e      	ldr	r3, [pc, #184]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	492b      	ldr	r1, [pc, #172]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a76:	4b29      	ldr	r3, [pc, #164]	@ (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 030f 	and.w	r3, r3, #15
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d210      	bcs.n	8002aa6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a84:	4b25      	ldr	r3, [pc, #148]	@ (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f023 020f 	bic.w	r2, r3, #15
 8002a8c:	4923      	ldr	r1, [pc, #140]	@ (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a94:	4b21      	ldr	r3, [pc, #132]	@ (8002b1c <HAL_RCC_ClockConfig+0x25c>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 030f 	and.w	r3, r3, #15
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d001      	beq.n	8002aa6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e036      	b.n	8002b14 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0304 	and.w	r3, r3, #4
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d008      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	4918      	ldr	r1, [pc, #96]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0308 	and.w	r3, r3, #8
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d009      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ad0:	4b13      	ldr	r3, [pc, #76]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	4910      	ldr	r1, [pc, #64]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ae4:	f000 f826 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b0d      	ldr	r3, [pc, #52]	@ (8002b20 <HAL_RCC_ClockConfig+0x260>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	091b      	lsrs	r3, r3, #4
 8002af0:	f003 030f 	and.w	r3, r3, #15
 8002af4:	490c      	ldr	r1, [pc, #48]	@ (8002b28 <HAL_RCC_ClockConfig+0x268>)
 8002af6:	5ccb      	ldrb	r3, [r1, r3]
 8002af8:	f003 031f 	and.w	r3, r3, #31
 8002afc:	fa22 f303 	lsr.w	r3, r2, r3
 8002b00:	4a0a      	ldr	r2, [pc, #40]	@ (8002b2c <HAL_RCC_ClockConfig+0x26c>)
 8002b02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b04:	4b0a      	ldr	r3, [pc, #40]	@ (8002b30 <HAL_RCC_ClockConfig+0x270>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7fe fdcd 	bl	80016a8 <HAL_InitTick>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	73fb      	strb	r3, [r7, #15]

  return status;
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3718      	adds	r7, #24
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40022000 	.word	0x40022000
 8002b20:	40021000 	.word	0x40021000
 8002b24:	04c4b400 	.word	0x04c4b400
 8002b28:	0800a924 	.word	0x0800a924
 8002b2c:	20000000 	.word	0x20000000
 8002b30:	20000004 	.word	0x20000004

08002b34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b089      	sub	sp, #36	@ 0x24
 8002b38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61fb      	str	r3, [r7, #28]
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b42:	4b3e      	ldr	r3, [pc, #248]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 030c 	and.w	r3, r3, #12
 8002b4a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b4c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_RCC_GetSysClockFreq+0x34>
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	2b0c      	cmp	r3, #12
 8002b60:	d121      	bne.n	8002ba6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d11e      	bne.n	8002ba6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b68:	4b34      	ldr	r3, [pc, #208]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0308 	and.w	r3, r3, #8
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d107      	bne.n	8002b84 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b74:	4b31      	ldr	r3, [pc, #196]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b7a:	0a1b      	lsrs	r3, r3, #8
 8002b7c:	f003 030f 	and.w	r3, r3, #15
 8002b80:	61fb      	str	r3, [r7, #28]
 8002b82:	e005      	b.n	8002b90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b84:	4b2d      	ldr	r3, [pc, #180]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	091b      	lsrs	r3, r3, #4
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b90:	4a2b      	ldr	r2, [pc, #172]	@ (8002c40 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b98:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d10d      	bne.n	8002bbc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ba4:	e00a      	b.n	8002bbc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	2b04      	cmp	r3, #4
 8002baa:	d102      	bne.n	8002bb2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002bac:	4b25      	ldr	r3, [pc, #148]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bae:	61bb      	str	r3, [r7, #24]
 8002bb0:	e004      	b.n	8002bbc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d101      	bne.n	8002bbc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bb8:	4b22      	ldr	r3, [pc, #136]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	2b0c      	cmp	r3, #12
 8002bc0:	d134      	bne.n	8002c2c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bc2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	f003 0303 	and.w	r3, r3, #3
 8002bca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d003      	beq.n	8002bda <HAL_RCC_GetSysClockFreq+0xa6>
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2b03      	cmp	r3, #3
 8002bd6:	d003      	beq.n	8002be0 <HAL_RCC_GetSysClockFreq+0xac>
 8002bd8:	e005      	b.n	8002be6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002bda:	4b1a      	ldr	r3, [pc, #104]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bdc:	617b      	str	r3, [r7, #20]
      break;
 8002bde:	e005      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002be0:	4b18      	ldr	r3, [pc, #96]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x110>)
 8002be2:	617b      	str	r3, [r7, #20]
      break;
 8002be4:	e002      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	617b      	str	r3, [r7, #20]
      break;
 8002bea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002bec:	4b13      	ldr	r3, [pc, #76]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	091b      	lsrs	r3, r3, #4
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002bfa:	4b10      	ldr	r3, [pc, #64]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	0a1b      	lsrs	r3, r3, #8
 8002c00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	fb03 f202 	mul.w	r2, r3, r2
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c10:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c12:	4b0a      	ldr	r3, [pc, #40]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	0e5b      	lsrs	r3, r3, #25
 8002c18:	f003 0303 	and.w	r3, r3, #3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c2c:	69bb      	ldr	r3, [r7, #24]
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3724      	adds	r7, #36	@ 0x24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	0800a93c 	.word	0x0800a93c
 8002c44:	00f42400 	.word	0x00f42400

08002c48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c4c:	4b03      	ldr	r3, [pc, #12]	@ (8002c5c <HAL_RCC_GetHCLKFreq+0x14>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	20000000 	.word	0x20000000

08002c60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c64:	f7ff fff0 	bl	8002c48 <HAL_RCC_GetHCLKFreq>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	4b06      	ldr	r3, [pc, #24]	@ (8002c84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	0a1b      	lsrs	r3, r3, #8
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	4904      	ldr	r1, [pc, #16]	@ (8002c88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c76:	5ccb      	ldrb	r3, [r1, r3]
 8002c78:	f003 031f 	and.w	r3, r3, #31
 8002c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40021000 	.word	0x40021000
 8002c88:	0800a934 	.word	0x0800a934

08002c8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c90:	f7ff ffda 	bl	8002c48 <HAL_RCC_GetHCLKFreq>
 8002c94:	4602      	mov	r2, r0
 8002c96:	4b06      	ldr	r3, [pc, #24]	@ (8002cb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	0adb      	lsrs	r3, r3, #11
 8002c9c:	f003 0307 	and.w	r3, r3, #7
 8002ca0:	4904      	ldr	r1, [pc, #16]	@ (8002cb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ca2:	5ccb      	ldrb	r3, [r1, r3]
 8002ca4:	f003 031f 	and.w	r3, r3, #31
 8002ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	0800a934 	.word	0x0800a934

08002cb8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cc4:	4b27      	ldr	r3, [pc, #156]	@ (8002d64 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d003      	beq.n	8002cd8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002cd0:	f7ff f908 	bl	8001ee4 <HAL_PWREx_GetVoltageRange>
 8002cd4:	6178      	str	r0, [r7, #20]
 8002cd6:	e014      	b.n	8002d02 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cd8:	4b22      	ldr	r3, [pc, #136]	@ (8002d64 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cdc:	4a21      	ldr	r2, [pc, #132]	@ (8002d64 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ce2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ce4:	4b1f      	ldr	r3, [pc, #124]	@ (8002d64 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002cf0:	f7ff f8f8 	bl	8001ee4 <HAL_PWREx_GetVoltageRange>
 8002cf4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d64 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cfa:	4a1a      	ldr	r2, [pc, #104]	@ (8002d64 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d00:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d08:	d10b      	bne.n	8002d22 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2b80      	cmp	r3, #128	@ 0x80
 8002d0e:	d913      	bls.n	8002d38 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d14:	d902      	bls.n	8002d1c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d16:	2302      	movs	r3, #2
 8002d18:	613b      	str	r3, [r7, #16]
 8002d1a:	e00d      	b.n	8002d38 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	613b      	str	r3, [r7, #16]
 8002d20:	e00a      	b.n	8002d38 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2b7f      	cmp	r3, #127	@ 0x7f
 8002d26:	d902      	bls.n	8002d2e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002d28:	2302      	movs	r3, #2
 8002d2a:	613b      	str	r3, [r7, #16]
 8002d2c:	e004      	b.n	8002d38 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b70      	cmp	r3, #112	@ 0x70
 8002d32:	d101      	bne.n	8002d38 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d34:	2301      	movs	r3, #1
 8002d36:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d38:	4b0b      	ldr	r3, [pc, #44]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f023 020f 	bic.w	r2, r3, #15
 8002d40:	4909      	ldr	r1, [pc, #36]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d48:	4b07      	ldr	r3, [pc, #28]	@ (8002d68 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 030f 	and.w	r3, r3, #15
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d001      	beq.n	8002d5a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3718      	adds	r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40021000 	.word	0x40021000
 8002d68:	40022000 	.word	0x40022000

08002d6c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b087      	sub	sp, #28
 8002d70:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d72:	4b2d      	ldr	r3, [pc, #180]	@ (8002e28 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2b03      	cmp	r3, #3
 8002d80:	d00b      	beq.n	8002d9a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2b03      	cmp	r3, #3
 8002d86:	d825      	bhi.n	8002dd4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d008      	beq.n	8002da0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d11f      	bne.n	8002dd4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002d94:	4b25      	ldr	r3, [pc, #148]	@ (8002e2c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002d96:	613b      	str	r3, [r7, #16]
    break;
 8002d98:	e01f      	b.n	8002dda <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002d9a:	4b24      	ldr	r3, [pc, #144]	@ (8002e2c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002d9c:	613b      	str	r3, [r7, #16]
    break;
 8002d9e:	e01c      	b.n	8002dda <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002da0:	4b21      	ldr	r3, [pc, #132]	@ (8002e28 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0308 	and.w	r3, r3, #8
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d107      	bne.n	8002dbc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002dac:	4b1e      	ldr	r3, [pc, #120]	@ (8002e28 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002db2:	0a1b      	lsrs	r3, r3, #8
 8002db4:	f003 030f 	and.w	r3, r3, #15
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	e005      	b.n	8002dc8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e28 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	091b      	lsrs	r3, r3, #4
 8002dc2:	f003 030f 	and.w	r3, r3, #15
 8002dc6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002dc8:	4a19      	ldr	r2, [pc, #100]	@ (8002e30 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd0:	613b      	str	r3, [r7, #16]
    break;
 8002dd2:	e002      	b.n	8002dda <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	613b      	str	r3, [r7, #16]
    break;
 8002dd8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dda:	4b13      	ldr	r3, [pc, #76]	@ (8002e28 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	091b      	lsrs	r3, r3, #4
 8002de0:	f003 030f 	and.w	r3, r3, #15
 8002de4:	3301      	adds	r3, #1
 8002de6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002de8:	4b0f      	ldr	r3, [pc, #60]	@ (8002e28 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	0a1b      	lsrs	r3, r3, #8
 8002dee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	fb03 f202 	mul.w	r2, r3, r2
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfe:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e00:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	0e5b      	lsrs	r3, r3, #25
 8002e06:	f003 0303 	and.w	r3, r3, #3
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e18:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002e1a:	683b      	ldr	r3, [r7, #0]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	371c      	adds	r7, #28
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	00f42400 	.word	0x00f42400
 8002e30:	0800a93c 	.word	0x0800a93c

08002e34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e40:	2300      	movs	r3, #0
 8002e42:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d040      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e54:	2b80      	cmp	r3, #128	@ 0x80
 8002e56:	d02a      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002e58:	2b80      	cmp	r3, #128	@ 0x80
 8002e5a:	d825      	bhi.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e5c:	2b60      	cmp	r3, #96	@ 0x60
 8002e5e:	d026      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002e60:	2b60      	cmp	r3, #96	@ 0x60
 8002e62:	d821      	bhi.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e64:	2b40      	cmp	r3, #64	@ 0x40
 8002e66:	d006      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002e68:	2b40      	cmp	r3, #64	@ 0x40
 8002e6a:	d81d      	bhi.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d009      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002e70:	2b20      	cmp	r3, #32
 8002e72:	d010      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002e74:	e018      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e76:	4b89      	ldr	r3, [pc, #548]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	4a88      	ldr	r2, [pc, #544]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e80:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e82:	e015      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3304      	adds	r3, #4
 8002e88:	2100      	movs	r1, #0
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f001 fa82 	bl	8004394 <RCCEx_PLLSAI1_Config>
 8002e90:	4603      	mov	r3, r0
 8002e92:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e94:	e00c      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	3320      	adds	r3, #32
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f001 fb6d 	bl	800457c <RCCEx_PLLSAI2_Config>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ea6:	e003      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	74fb      	strb	r3, [r7, #19]
      break;
 8002eac:	e000      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002eae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eb0:	7cfb      	ldrb	r3, [r7, #19]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d10b      	bne.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002eb6:	4b79      	ldr	r3, [pc, #484]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002eb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ebc:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ec4:	4975      	ldr	r1, [pc, #468]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002ecc:	e001      	b.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ece:	7cfb      	ldrb	r3, [r7, #19]
 8002ed0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d047      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee6:	d030      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002ee8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eec:	d82a      	bhi.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002eee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ef2:	d02a      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002ef4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ef8:	d824      	bhi.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002efa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002efe:	d008      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f04:	d81e      	bhi.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00a      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002f0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f0e:	d010      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002f10:	e018      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f12:	4b62      	ldr	r3, [pc, #392]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	4a61      	ldr	r2, [pc, #388]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f1c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f1e:	e015      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	3304      	adds	r3, #4
 8002f24:	2100      	movs	r1, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f001 fa34 	bl	8004394 <RCCEx_PLLSAI1_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f30:	e00c      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	3320      	adds	r3, #32
 8002f36:	2100      	movs	r1, #0
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f001 fb1f 	bl	800457c <RCCEx_PLLSAI2_Config>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f42:	e003      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	74fb      	strb	r3, [r7, #19]
      break;
 8002f48:	e000      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002f4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f4c:	7cfb      	ldrb	r3, [r7, #19]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10b      	bne.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f52:	4b52      	ldr	r3, [pc, #328]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f60:	494e      	ldr	r1, [pc, #312]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002f68:	e001      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f6a:	7cfb      	ldrb	r3, [r7, #19]
 8002f6c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f000 809f 	beq.w	80030ba <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f80:	4b46      	ldr	r3, [pc, #280]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002f90:	2300      	movs	r3, #0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00d      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f96:	4b41      	ldr	r3, [pc, #260]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9a:	4a40      	ldr	r2, [pc, #256]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fb2:	4b3b      	ldr	r3, [pc, #236]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a3a      	ldr	r2, [pc, #232]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fbe:	f7fe fbc3 	bl	8001748 <HAL_GetTick>
 8002fc2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fc4:	e009      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fc6:	f7fe fbbf 	bl	8001748 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d902      	bls.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	74fb      	strb	r3, [r7, #19]
        break;
 8002fd8:	e005      	b.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fda:	4b31      	ldr	r3, [pc, #196]	@ (80030a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0ef      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002fe6:	7cfb      	ldrb	r3, [r7, #19]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d15b      	bne.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fec:	4b2b      	ldr	r3, [pc, #172]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ff6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d01f      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	429a      	cmp	r2, r3
 8003008:	d019      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800300a:	4b24      	ldr	r3, [pc, #144]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800300c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003010:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003014:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003016:	4b21      	ldr	r3, [pc, #132]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301c:	4a1f      	ldr	r2, [pc, #124]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800301e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003022:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003026:	4b1d      	ldr	r3, [pc, #116]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800302c:	4a1b      	ldr	r2, [pc, #108]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800302e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003032:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003036:	4a19      	ldr	r2, [pc, #100]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	2b00      	cmp	r3, #0
 8003046:	d016      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003048:	f7fe fb7e 	bl	8001748 <HAL_GetTick>
 800304c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800304e:	e00b      	b.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003050:	f7fe fb7a 	bl	8001748 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800305e:	4293      	cmp	r3, r2
 8003060:	d902      	bls.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	74fb      	strb	r3, [r7, #19]
            break;
 8003066:	e006      	b.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003068:	4b0c      	ldr	r3, [pc, #48]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800306a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0ec      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003076:	7cfb      	ldrb	r3, [r7, #19]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d10c      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800307c:	4b07      	ldr	r3, [pc, #28]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800307e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003082:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800308c:	4903      	ldr	r1, [pc, #12]	@ (800309c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003094:	e008      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003096:	7cfb      	ldrb	r3, [r7, #19]
 8003098:	74bb      	strb	r3, [r7, #18]
 800309a:	e005      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800309c:	40021000 	.word	0x40021000
 80030a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030a4:	7cfb      	ldrb	r3, [r7, #19]
 80030a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030a8:	7c7b      	ldrb	r3, [r7, #17]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d105      	bne.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030ae:	4ba0      	ldr	r3, [pc, #640]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b2:	4a9f      	ldr	r2, [pc, #636]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030c6:	4b9a      	ldr	r3, [pc, #616]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030cc:	f023 0203 	bic.w	r2, r3, #3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d4:	4996      	ldr	r1, [pc, #600]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d00a      	beq.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030e8:	4b91      	ldr	r3, [pc, #580]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ee:	f023 020c 	bic.w	r2, r3, #12
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f6:	498e      	ldr	r1, [pc, #568]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0304 	and.w	r3, r3, #4
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00a      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800310a:	4b89      	ldr	r3, [pc, #548]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800310c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003110:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003118:	4985      	ldr	r1, [pc, #532]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800311a:	4313      	orrs	r3, r2
 800311c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00a      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800312c:	4b80      	ldr	r3, [pc, #512]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003132:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800313a:	497d      	ldr	r1, [pc, #500]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800313c:	4313      	orrs	r3, r2
 800313e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00a      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800314e:	4b78      	ldr	r3, [pc, #480]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003154:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800315c:	4974      	ldr	r1, [pc, #464]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800315e:	4313      	orrs	r3, r2
 8003160:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0320 	and.w	r3, r3, #32
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00a      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003170:	4b6f      	ldr	r3, [pc, #444]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003176:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800317e:	496c      	ldr	r1, [pc, #432]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003180:	4313      	orrs	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00a      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003192:	4b67      	ldr	r3, [pc, #412]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003198:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031a0:	4963      	ldr	r1, [pc, #396]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00a      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80031b4:	4b5e      	ldr	r3, [pc, #376]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031c2:	495b      	ldr	r1, [pc, #364]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00a      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031d6:	4b56      	ldr	r3, [pc, #344]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e4:	4952      	ldr	r1, [pc, #328]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00a      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031f8:	4b4d      	ldr	r3, [pc, #308]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003206:	494a      	ldr	r1, [pc, #296]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003208:	4313      	orrs	r3, r2
 800320a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00a      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800321a:	4b45      	ldr	r3, [pc, #276]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800321c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003220:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003228:	4941      	ldr	r1, [pc, #260]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800322a:	4313      	orrs	r3, r2
 800322c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00a      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800323c:	4b3c      	ldr	r3, [pc, #240]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800323e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003242:	f023 0203 	bic.w	r2, r3, #3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800324a:	4939      	ldr	r1, [pc, #228]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800324c:	4313      	orrs	r3, r2
 800324e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d028      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800325e:	4b34      	ldr	r3, [pc, #208]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003264:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800326c:	4930      	ldr	r1, [pc, #192]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800326e:	4313      	orrs	r3, r2
 8003270:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003278:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800327c:	d106      	bne.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800327e:	4b2c      	ldr	r3, [pc, #176]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	4a2b      	ldr	r2, [pc, #172]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003284:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003288:	60d3      	str	r3, [r2, #12]
 800328a:	e011      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003290:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003294:	d10c      	bne.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	3304      	adds	r3, #4
 800329a:	2101      	movs	r1, #1
 800329c:	4618      	mov	r0, r3
 800329e:	f001 f879 	bl	8004394 <RCCEx_PLLSAI1_Config>
 80032a2:	4603      	mov	r3, r0
 80032a4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80032a6:	7cfb      	ldrb	r3, [r7, #19]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80032ac:	7cfb      	ldrb	r3, [r7, #19]
 80032ae:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d04d      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032c4:	d108      	bne.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80032c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032cc:	4a18      	ldr	r2, [pc, #96]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032d2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80032d6:	e012      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80032d8:	4b15      	ldr	r3, [pc, #84]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032de:	4a14      	ldr	r2, [pc, #80]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032e4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80032e8:	4b11      	ldr	r3, [pc, #68]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032f6:	490e      	ldr	r1, [pc, #56]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003302:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003306:	d106      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003308:	4b09      	ldr	r3, [pc, #36]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	4a08      	ldr	r2, [pc, #32]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800330e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003312:	60d3      	str	r3, [r2, #12]
 8003314:	e020      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800331a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800331e:	d109      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003320:	4b03      	ldr	r3, [pc, #12]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	4a02      	ldr	r2, [pc, #8]	@ (8003330 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800332a:	60d3      	str	r3, [r2, #12]
 800332c:	e014      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800332e:	bf00      	nop
 8003330:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003338:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800333c:	d10c      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	3304      	adds	r3, #4
 8003342:	2101      	movs	r1, #1
 8003344:	4618      	mov	r0, r3
 8003346:	f001 f825 	bl	8004394 <RCCEx_PLLSAI1_Config>
 800334a:	4603      	mov	r3, r0
 800334c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800334e:	7cfb      	ldrb	r3, [r7, #19]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003354:	7cfb      	ldrb	r3, [r7, #19]
 8003356:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d028      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003364:	4b7a      	ldr	r3, [pc, #488]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003372:	4977      	ldr	r1, [pc, #476]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800337e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003382:	d106      	bne.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003384:	4b72      	ldr	r3, [pc, #456]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	4a71      	ldr	r2, [pc, #452]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800338a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800338e:	60d3      	str	r3, [r2, #12]
 8003390:	e011      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003396:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800339a:	d10c      	bne.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	3304      	adds	r3, #4
 80033a0:	2101      	movs	r1, #1
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fff6 	bl	8004394 <RCCEx_PLLSAI1_Config>
 80033a8:	4603      	mov	r3, r0
 80033aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ac:	7cfb      	ldrb	r3, [r7, #19]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80033b2:	7cfb      	ldrb	r3, [r7, #19]
 80033b4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d01e      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033c2:	4b63      	ldr	r3, [pc, #396]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80033c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033d2:	495f      	ldr	r1, [pc, #380]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033e4:	d10c      	bne.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	3304      	adds	r3, #4
 80033ea:	2102      	movs	r1, #2
 80033ec:	4618      	mov	r0, r3
 80033ee:	f000 ffd1 	bl	8004394 <RCCEx_PLLSAI1_Config>
 80033f2:	4603      	mov	r3, r0
 80033f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033f6:	7cfb      	ldrb	r3, [r7, #19]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80033fc:	7cfb      	ldrb	r3, [r7, #19]
 80033fe:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00b      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800340c:	4b50      	ldr	r3, [pc, #320]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800340e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003412:	f023 0204 	bic.w	r2, r3, #4
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800341c:	494c      	ldr	r1, [pc, #304]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800341e:	4313      	orrs	r3, r2
 8003420:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00b      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003430:	4b47      	ldr	r3, [pc, #284]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003432:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003436:	f023 0218 	bic.w	r2, r3, #24
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003440:	4943      	ldr	r1, [pc, #268]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003442:	4313      	orrs	r3, r2
 8003444:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d035      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003454:	4b3e      	ldr	r3, [pc, #248]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a3d      	ldr	r2, [pc, #244]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800345a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800345e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003460:	f7fe f972 	bl	8001748 <HAL_GetTick>
 8003464:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003466:	e009      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003468:	f7fe f96e 	bl	8001748 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d902      	bls.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	74fb      	strb	r3, [r7, #19]
        break;
 800347a:	e005      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800347c:	4b34      	ldr	r3, [pc, #208]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1ef      	bne.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8003488:	7cfb      	ldrb	r3, [r7, #19]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d113      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800348e:	4b30      	ldr	r3, [pc, #192]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003490:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003494:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800349e:	492c      	ldr	r1, [pc, #176]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3320      	adds	r3, #32
 80034aa:	2102      	movs	r1, #2
 80034ac:	4618      	mov	r0, r3
 80034ae:	f001 f865 	bl	800457c <RCCEx_PLLSAI2_Config>
 80034b2:	4603      	mov	r3, r0
 80034b4:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 80034b6:	7cfb      	ldrb	r3, [r7, #19]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d01e      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80034cc:	4b20      	ldr	r3, [pc, #128]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034dc:	491c      	ldr	r1, [pc, #112]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034ee:	d10c      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3320      	adds	r3, #32
 80034f4:	2101      	movs	r1, #1
 80034f6:	4618      	mov	r0, r3
 80034f8:	f001 f840 	bl	800457c <RCCEx_PLLSAI2_Config>
 80034fc:	4603      	mov	r3, r0
 80034fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003500:	7cfb      	ldrb	r3, [r7, #19]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 8003506:	7cfb      	ldrb	r3, [r7, #19]
 8003508:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d017      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003516:	4b0e      	ldr	r3, [pc, #56]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003518:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800351c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003526:	490a      	ldr	r1, [pc, #40]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003528:	4313      	orrs	r3, r2
 800352a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003534:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003538:	d105      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800353a:	4b05      	ldr	r3, [pc, #20]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	4a04      	ldr	r2, [pc, #16]	@ (8003550 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003540:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003544:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003546:	7cbb      	ldrb	r3, [r7, #18]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40021000 	.word	0x40021000

08003554 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b088      	sub	sp, #32
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003566:	d13e      	bne.n	80035e6 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003568:	4bb6      	ldr	r3, [pc, #728]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800356a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800356e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003572:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800357a:	d028      	beq.n	80035ce <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003582:	f200 86f2 	bhi.w	800436a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800358c:	d005      	beq.n	800359a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003594:	d00e      	beq.n	80035b4 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003596:	f000 bee8 	b.w	800436a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800359a:	4baa      	ldr	r3, [pc, #680]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800359c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	f040 86e2 	bne.w	800436e <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 80035aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035ae:	61fb      	str	r3, [r7, #28]
      break;
 80035b0:	f000 bedd 	b.w	800436e <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80035b4:	4ba3      	ldr	r3, [pc, #652]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b02      	cmp	r3, #2
 80035c0:	f040 86d7 	bne.w	8004372 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 80035c4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80035c8:	61fb      	str	r3, [r7, #28]
      break;
 80035ca:	f000 bed2 	b.w	8004372 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80035ce:	4b9d      	ldr	r3, [pc, #628]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035da:	f040 86cc 	bne.w	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 80035de:	4b9a      	ldr	r3, [pc, #616]	@ (8003848 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80035e0:	61fb      	str	r3, [r7, #28]
      break;
 80035e2:	f000 bec8 	b.w	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035e6:	4b97      	ldr	r3, [pc, #604]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	2b03      	cmp	r3, #3
 80035f4:	d036      	beq.n	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	2b03      	cmp	r3, #3
 80035fa:	d840      	bhi.n	800367e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d003      	beq.n	800360a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	2b02      	cmp	r3, #2
 8003606:	d020      	beq.n	800364a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003608:	e039      	b.n	800367e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800360a:	4b8e      	ldr	r3, [pc, #568]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b02      	cmp	r3, #2
 8003614:	d116      	bne.n	8003644 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003616:	4b8b      	ldr	r3, [pc, #556]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003622:	4b88      	ldr	r3, [pc, #544]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	091b      	lsrs	r3, r3, #4
 8003628:	f003 030f 	and.w	r3, r3, #15
 800362c:	e005      	b.n	800363a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800362e:	4b85      	ldr	r3, [pc, #532]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003630:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003634:	0a1b      	lsrs	r3, r3, #8
 8003636:	f003 030f 	and.w	r3, r3, #15
 800363a:	4a84      	ldr	r2, [pc, #528]	@ (800384c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800363c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003640:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003642:	e01f      	b.n	8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	61bb      	str	r3, [r7, #24]
      break;
 8003648:	e01c      	b.n	8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800364a:	4b7e      	ldr	r3, [pc, #504]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003656:	d102      	bne.n	800365e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8003658:	4b7d      	ldr	r3, [pc, #500]	@ (8003850 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800365a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800365c:	e012      	b.n	8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800365e:	2300      	movs	r3, #0
 8003660:	61bb      	str	r3, [r7, #24]
      break;
 8003662:	e00f      	b.n	8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003664:	4b77      	ldr	r3, [pc, #476]	@ (8003844 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003670:	d102      	bne.n	8003678 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8003672:	4b77      	ldr	r3, [pc, #476]	@ (8003850 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003674:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003676:	e005      	b.n	8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	61bb      	str	r3, [r7, #24]
      break;
 800367c:	e002      	b.n	8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800367e:	2300      	movs	r3, #0
 8003680:	61bb      	str	r3, [r7, #24]
      break;
 8003682:	bf00      	nop
    }

    switch(PeriphClk)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800368a:	f000 8604 	beq.w	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003694:	f200 8671 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800369e:	f000 8467 	beq.w	8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036a8:	f200 8667 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036b2:	f000 852f 	beq.w	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036bc:	f200 865d 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80036c6:	f000 8185 	beq.w	80039d4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80036d0:	f200 8653 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036da:	f000 80cb 	beq.w	8003874 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036e4:	f200 8649 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036ee:	f000 842e 	beq.w	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036f8:	f200 863f 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003702:	f000 83e2 	beq.w	8003eca <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800370c:	f200 8635 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003716:	f000 80ad 	beq.w	8003874 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003720:	f200 862b 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800372a:	f000 809b 	beq.w	8003864 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003734:	f200 8621 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800373e:	f000 8089 	beq.w	8003854 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003748:	f200 8617 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003752:	f000 8552 	beq.w	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800375c:	f200 860d 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003766:	f000 84fe 	beq.w	8004166 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003770:	f200 8603 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800377a:	f000 849f 	beq.w	80040bc <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003784:	f200 85f9 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b80      	cmp	r3, #128	@ 0x80
 800378c:	f000 846a 	beq.w	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b80      	cmp	r3, #128	@ 0x80
 8003794:	f200 85f1 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b20      	cmp	r3, #32
 800379c:	d84c      	bhi.n	8003838 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 85ea 	beq.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	3b01      	subs	r3, #1
 80037aa:	2b1f      	cmp	r3, #31
 80037ac:	f200 85e5 	bhi.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80037b0:	a201      	add	r2, pc, #4	@ (adr r2, 80037b8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 80037b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b6:	bf00      	nop
 80037b8:	08003bc9 	.word	0x08003bc9
 80037bc:	08003c37 	.word	0x08003c37
 80037c0:	0800437b 	.word	0x0800437b
 80037c4:	08003ccb 	.word	0x08003ccb
 80037c8:	0800437b 	.word	0x0800437b
 80037cc:	0800437b 	.word	0x0800437b
 80037d0:	0800437b 	.word	0x0800437b
 80037d4:	08003d43 	.word	0x08003d43
 80037d8:	0800437b 	.word	0x0800437b
 80037dc:	0800437b 	.word	0x0800437b
 80037e0:	0800437b 	.word	0x0800437b
 80037e4:	0800437b 	.word	0x0800437b
 80037e8:	0800437b 	.word	0x0800437b
 80037ec:	0800437b 	.word	0x0800437b
 80037f0:	0800437b 	.word	0x0800437b
 80037f4:	08003dc7 	.word	0x08003dc7
 80037f8:	0800437b 	.word	0x0800437b
 80037fc:	0800437b 	.word	0x0800437b
 8003800:	0800437b 	.word	0x0800437b
 8003804:	0800437b 	.word	0x0800437b
 8003808:	0800437b 	.word	0x0800437b
 800380c:	0800437b 	.word	0x0800437b
 8003810:	0800437b 	.word	0x0800437b
 8003814:	0800437b 	.word	0x0800437b
 8003818:	0800437b 	.word	0x0800437b
 800381c:	0800437b 	.word	0x0800437b
 8003820:	0800437b 	.word	0x0800437b
 8003824:	0800437b 	.word	0x0800437b
 8003828:	0800437b 	.word	0x0800437b
 800382c:	0800437b 	.word	0x0800437b
 8003830:	0800437b 	.word	0x0800437b
 8003834:	08003e49 	.word	0x08003e49
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b40      	cmp	r3, #64	@ 0x40
 800383c:	f000 83e6 	beq.w	800400c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003840:	f000 bd9b 	b.w	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8003844:	40021000 	.word	0x40021000
 8003848:	0007a120 	.word	0x0007a120
 800384c:	0800a93c 	.word	0x0800a93c
 8003850:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003854:	69b9      	ldr	r1, [r7, #24]
 8003856:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800385a:	f000 ff83 	bl	8004764 <RCCEx_GetSAIxPeriphCLKFreq>
 800385e:	61f8      	str	r0, [r7, #28]
      break;
 8003860:	f000 bd8e 	b.w	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003864:	69b9      	ldr	r1, [r7, #24]
 8003866:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800386a:	f000 ff7b 	bl	8004764 <RCCEx_GetSAIxPeriphCLKFreq>
 800386e:	61f8      	str	r0, [r7, #28]
      break;
 8003870:	f000 bd86 	b.w	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003874:	4b9a      	ldr	r3, [pc, #616]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800387a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800387e:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003886:	d015      	beq.n	80038b4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800388e:	f200 8092 	bhi.w	80039b6 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003898:	d029      	beq.n	80038ee <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038a0:	f200 8089 	bhi.w	80039b6 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d07b      	beq.n	80039a2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038b0:	d04a      	beq.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 80038b2:	e080      	b.n	80039b6 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80038b4:	4b8a      	ldr	r3, [pc, #552]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d17d      	bne.n	80039bc <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80038c0:	4b87      	ldr	r3, [pc, #540]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0308 	and.w	r3, r3, #8
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d005      	beq.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 80038cc:	4b84      	ldr	r3, [pc, #528]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	091b      	lsrs	r3, r3, #4
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	e005      	b.n	80038e4 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 80038d8:	4b81      	ldr	r3, [pc, #516]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038de:	0a1b      	lsrs	r3, r3, #8
 80038e0:	f003 030f 	and.w	r3, r3, #15
 80038e4:	4a7f      	ldr	r2, [pc, #508]	@ (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80038e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ea:	61fb      	str	r3, [r7, #28]
          break;
 80038ec:	e066      	b.n	80039bc <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80038ee:	4b7c      	ldr	r3, [pc, #496]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038fa:	d162      	bne.n	80039c2 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80038fc:	4b78      	ldr	r3, [pc, #480]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003904:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003908:	d15b      	bne.n	80039c2 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800390a:	4b75      	ldr	r3, [pc, #468]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	0a1b      	lsrs	r3, r3, #8
 8003910:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003914:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	fb03 f202 	mul.w	r2, r3, r2
 800391e:	4b70      	ldr	r3, [pc, #448]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	091b      	lsrs	r3, r3, #4
 8003924:	f003 030f 	and.w	r3, r3, #15
 8003928:	3301      	adds	r3, #1
 800392a:	fbb2 f3f3 	udiv	r3, r2, r3
 800392e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003930:	4b6b      	ldr	r3, [pc, #428]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	0d5b      	lsrs	r3, r3, #21
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	3301      	adds	r3, #1
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	fbb2 f3f3 	udiv	r3, r2, r3
 8003944:	61fb      	str	r3, [r7, #28]
          break;
 8003946:	e03c      	b.n	80039c2 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003948:	4b65      	ldr	r3, [pc, #404]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003950:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003954:	d138      	bne.n	80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003956:	4b62      	ldr	r3, [pc, #392]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800395e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003962:	d131      	bne.n	80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003964:	4b5e      	ldr	r3, [pc, #376]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	0a1b      	lsrs	r3, r3, #8
 800396a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800396e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	fb03 f202 	mul.w	r2, r3, r2
 8003978:	4b59      	ldr	r3, [pc, #356]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	091b      	lsrs	r3, r3, #4
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	3301      	adds	r3, #1
 8003984:	fbb2 f3f3 	udiv	r3, r2, r3
 8003988:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800398a:	4b55      	ldr	r3, [pc, #340]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	0d5b      	lsrs	r3, r3, #21
 8003990:	f003 0303 	and.w	r3, r3, #3
 8003994:	3301      	adds	r3, #1
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	fbb2 f3f3 	udiv	r3, r2, r3
 800399e:	61fb      	str	r3, [r7, #28]
          break;
 80039a0:	e012      	b.n	80039c8 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80039a2:	4b4f      	ldr	r3, [pc, #316]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039a8:	f003 0302 	and.w	r3, r3, #2
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d10e      	bne.n	80039ce <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 80039b0:	4b4d      	ldr	r3, [pc, #308]	@ (8003ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80039b2:	61fb      	str	r3, [r7, #28]
          break;
 80039b4:	e00b      	b.n	80039ce <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 80039b6:	bf00      	nop
 80039b8:	f000 bce2 	b.w	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80039bc:	bf00      	nop
 80039be:	f000 bcdf 	b.w	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80039c2:	bf00      	nop
 80039c4:	f000 bcdc 	b.w	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80039c8:	bf00      	nop
 80039ca:	f000 bcd9 	b.w	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80039ce:	bf00      	nop
        break;
 80039d0:	f000 bcd6 	b.w	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 80039d4:	4b42      	ldr	r3, [pc, #264]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039e2:	d13d      	bne.n	8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80039e4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80039f0:	f040 84c5 	bne.w	800437e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 80039f4:	4b3a      	ldr	r3, [pc, #232]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a00:	f040 84bd 	bne.w	800437e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003a04:	4b36      	ldr	r3, [pc, #216]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	0a1b      	lsrs	r3, r3, #8
 8003a0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a0e:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	68ba      	ldr	r2, [r7, #8]
 8003a14:	fb03 f202 	mul.w	r2, r3, r2
 8003a18:	4b31      	ldr	r3, [pc, #196]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	091b      	lsrs	r3, r3, #4
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	3301      	adds	r3, #1
 8003a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a28:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003a2a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	0edb      	lsrs	r3, r3, #27
 8003a30:	f003 031f 	and.w	r3, r3, #31
 8003a34:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d10a      	bne.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003a3c:	4b28      	ldr	r3, [pc, #160]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d002      	beq.n	8003a4e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 8003a48:	2311      	movs	r3, #17
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	e001      	b.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 8003a4e:	2307      	movs	r3, #7
 8003a50:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a5a:	61fb      	str	r3, [r7, #28]
      break;
 8003a5c:	f000 bc8f 	b.w	800437e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003a60:	4b1f      	ldr	r3, [pc, #124]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a66:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8003a6a:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003a72:	d016      	beq.n	8003aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8003a7a:	f200 809b 	bhi.w	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a84:	d032      	beq.n	8003aec <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a8c:	f200 8092 	bhi.w	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 8084 	beq.w	8003ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a9e:	d052      	beq.n	8003b46 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 8003aa0:	e088      	b.n	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	f040 8084 	bne.w	8003bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0308 	and.w	r3, r3, #8
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d005      	beq.n	8003ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003abc:	4b08      	ldr	r3, [pc, #32]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	e005      	b.n	8003ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003ac8:	4b05      	ldr	r3, [pc, #20]	@ (8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8003aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	f003 030f 	and.w	r3, r3, #15
 8003ad4:	4a03      	ldr	r2, [pc, #12]	@ (8003ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8003ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ada:	61fb      	str	r3, [r7, #28]
          break;
 8003adc:	e06c      	b.n	8003bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8003ade:	bf00      	nop
 8003ae0:	40021000 	.word	0x40021000
 8003ae4:	0800a93c 	.word	0x0800a93c
 8003ae8:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003aec:	4ba5      	ldr	r3, [pc, #660]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003af8:	d160      	bne.n	8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003afa:	4ba2      	ldr	r3, [pc, #648]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b06:	d159      	bne.n	8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003b08:	4b9e      	ldr	r3, [pc, #632]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	0a1b      	lsrs	r3, r3, #8
 8003b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b12:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	68ba      	ldr	r2, [r7, #8]
 8003b18:	fb03 f202 	mul.w	r2, r3, r2
 8003b1c:	4b99      	ldr	r3, [pc, #612]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	091b      	lsrs	r3, r3, #4
 8003b22:	f003 030f 	and.w	r3, r3, #15
 8003b26:	3301      	adds	r3, #1
 8003b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003b2e:	4b95      	ldr	r3, [pc, #596]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	0d5b      	lsrs	r3, r3, #21
 8003b34:	f003 0303 	and.w	r3, r3, #3
 8003b38:	3301      	adds	r3, #1
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b42:	61fb      	str	r3, [r7, #28]
          break;
 8003b44:	e03a      	b.n	8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003b46:	4b8f      	ldr	r3, [pc, #572]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b52:	d135      	bne.n	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003b54:	4b8b      	ldr	r3, [pc, #556]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b60:	d12e      	bne.n	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003b62:	4b88      	ldr	r3, [pc, #544]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	0a1b      	lsrs	r3, r3, #8
 8003b68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b6c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	fb03 f202 	mul.w	r2, r3, r2
 8003b76:	4b83      	ldr	r3, [pc, #524]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	091b      	lsrs	r3, r3, #4
 8003b7c:	f003 030f 	and.w	r3, r3, #15
 8003b80:	3301      	adds	r3, #1
 8003b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b86:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003b88:	4b7e      	ldr	r3, [pc, #504]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	0d5b      	lsrs	r3, r3, #21
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	3301      	adds	r3, #1
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9c:	61fb      	str	r3, [r7, #28]
          break;
 8003b9e:	e00f      	b.n	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8003ba0:	4b78      	ldr	r3, [pc, #480]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ba2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d10a      	bne.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8003bae:	4b76      	ldr	r3, [pc, #472]	@ (8003d88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8003bb0:	61fb      	str	r3, [r7, #28]
          break;
 8003bb2:	e007      	b.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8003bb4:	bf00      	nop
 8003bb6:	e3e2      	b.n	800437e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003bb8:	bf00      	nop
 8003bba:	e3e0      	b.n	800437e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003bbc:	bf00      	nop
 8003bbe:	e3de      	b.n	800437e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003bc0:	bf00      	nop
 8003bc2:	e3dc      	b.n	800437e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8003bc4:	bf00      	nop
      break;
 8003bc6:	e3da      	b.n	800437e <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003bc8:	4b6e      	ldr	r3, [pc, #440]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bce:	f003 0303 	and.w	r3, r3, #3
 8003bd2:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2b03      	cmp	r3, #3
 8003bd8:	d827      	bhi.n	8003c2a <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 8003bda:	a201      	add	r2, pc, #4	@ (adr r2, 8003be0 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8003bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be0:	08003bf1 	.word	0x08003bf1
 8003be4:	08003bf9 	.word	0x08003bf9
 8003be8:	08003c01 	.word	0x08003c01
 8003bec:	08003c15 	.word	0x08003c15
          frequency = HAL_RCC_GetPCLK2Freq();
 8003bf0:	f7ff f84c 	bl	8002c8c <HAL_RCC_GetPCLK2Freq>
 8003bf4:	61f8      	str	r0, [r7, #28]
          break;
 8003bf6:	e01d      	b.n	8003c34 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003bf8:	f7fe ff9c 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8003bfc:	61f8      	str	r0, [r7, #28]
          break;
 8003bfe:	e019      	b.n	8003c34 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c00:	4b60      	ldr	r3, [pc, #384]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c0c:	d10f      	bne.n	8003c2e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 8003c0e:	4b5f      	ldr	r3, [pc, #380]	@ (8003d8c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003c10:	61fb      	str	r3, [r7, #28]
          break;
 8003c12:	e00c      	b.n	8003c2e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003c14:	4b5b      	ldr	r3, [pc, #364]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d107      	bne.n	8003c32 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 8003c22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c26:	61fb      	str	r3, [r7, #28]
          break;
 8003c28:	e003      	b.n	8003c32 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 8003c2a:	bf00      	nop
 8003c2c:	e3a8      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003c2e:	bf00      	nop
 8003c30:	e3a6      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003c32:	bf00      	nop
        break;
 8003c34:	e3a4      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003c36:	4b53      	ldr	r3, [pc, #332]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c3c:	f003 030c 	and.w	r3, r3, #12
 8003c40:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2b0c      	cmp	r3, #12
 8003c46:	d83a      	bhi.n	8003cbe <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 8003c48:	a201      	add	r2, pc, #4	@ (adr r2, 8003c50 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 8003c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c4e:	bf00      	nop
 8003c50:	08003c85 	.word	0x08003c85
 8003c54:	08003cbf 	.word	0x08003cbf
 8003c58:	08003cbf 	.word	0x08003cbf
 8003c5c:	08003cbf 	.word	0x08003cbf
 8003c60:	08003c8d 	.word	0x08003c8d
 8003c64:	08003cbf 	.word	0x08003cbf
 8003c68:	08003cbf 	.word	0x08003cbf
 8003c6c:	08003cbf 	.word	0x08003cbf
 8003c70:	08003c95 	.word	0x08003c95
 8003c74:	08003cbf 	.word	0x08003cbf
 8003c78:	08003cbf 	.word	0x08003cbf
 8003c7c:	08003cbf 	.word	0x08003cbf
 8003c80:	08003ca9 	.word	0x08003ca9
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c84:	f7fe ffec 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8003c88:	61f8      	str	r0, [r7, #28]
          break;
 8003c8a:	e01d      	b.n	8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c8c:	f7fe ff52 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8003c90:	61f8      	str	r0, [r7, #28]
          break;
 8003c92:	e019      	b.n	8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c94:	4b3b      	ldr	r3, [pc, #236]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ca0:	d10f      	bne.n	8003cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 8003ca2:	4b3a      	ldr	r3, [pc, #232]	@ (8003d8c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003ca4:	61fb      	str	r3, [r7, #28]
          break;
 8003ca6:	e00c      	b.n	8003cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ca8:	4b36      	ldr	r3, [pc, #216]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d107      	bne.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 8003cb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cba:	61fb      	str	r3, [r7, #28]
          break;
 8003cbc:	e003      	b.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 8003cbe:	bf00      	nop
 8003cc0:	e35e      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003cc2:	bf00      	nop
 8003cc4:	e35c      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003cc6:	bf00      	nop
        break;
 8003cc8:	e35a      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003cca:	4b2e      	ldr	r3, [pc, #184]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003cd4:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2b30      	cmp	r3, #48	@ 0x30
 8003cda:	d021      	beq.n	8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b30      	cmp	r3, #48	@ 0x30
 8003ce0:	d829      	bhi.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	d011      	beq.n	8003d0c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2b20      	cmp	r3, #32
 8003cec:	d823      	bhi.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2b10      	cmp	r3, #16
 8003cf8:	d004      	beq.n	8003d04 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 8003cfa:	e01c      	b.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cfc:	f7fe ffb0 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8003d00:	61f8      	str	r0, [r7, #28]
          break;
 8003d02:	e01d      	b.n	8003d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d04:	f7fe ff16 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8003d08:	61f8      	str	r0, [r7, #28]
          break;
 8003d0a:	e019      	b.n	8003d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d18:	d10f      	bne.n	8003d3a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 8003d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003d8c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8003d1c:	61fb      	str	r3, [r7, #28]
          break;
 8003d1e:	e00c      	b.n	8003d3a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d20:	4b18      	ldr	r3, [pc, #96]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d107      	bne.n	8003d3e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 8003d2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d32:	61fb      	str	r3, [r7, #28]
          break;
 8003d34:	e003      	b.n	8003d3e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 8003d36:	bf00      	nop
 8003d38:	e322      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d3a:	bf00      	nop
 8003d3c:	e320      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003d3e:	bf00      	nop
        break;
 8003d40:	e31e      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003d42:	4b10      	ldr	r3, [pc, #64]	@ (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8003d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d48:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003d4c:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d52:	d027      	beq.n	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d58:	d82f      	bhi.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2b80      	cmp	r3, #128	@ 0x80
 8003d5e:	d017      	beq.n	8003d90 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2b80      	cmp	r3, #128	@ 0x80
 8003d64:	d829      	bhi.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d003      	beq.n	8003d74 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2b40      	cmp	r3, #64	@ 0x40
 8003d70:	d004      	beq.n	8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 8003d72:	e022      	b.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d74:	f7fe ff74 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8003d78:	61f8      	str	r0, [r7, #28]
          break;
 8003d7a:	e023      	b.n	8003dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d7c:	f7fe feda 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8003d80:	61f8      	str	r0, [r7, #28]
          break;
 8003d82:	e01f      	b.n	8003dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003d84:	40021000 	.word	0x40021000
 8003d88:	02dc6c00 	.word	0x02dc6c00
 8003d8c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d90:	4b9b      	ldr	r3, [pc, #620]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d9c:	d10f      	bne.n	8003dbe <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 8003d9e:	4b99      	ldr	r3, [pc, #612]	@ (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003da0:	61fb      	str	r3, [r7, #28]
          break;
 8003da2:	e00c      	b.n	8003dbe <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003da4:	4b96      	ldr	r3, [pc, #600]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d107      	bne.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 8003db2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003db6:	61fb      	str	r3, [r7, #28]
          break;
 8003db8:	e003      	b.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 8003dba:	bf00      	nop
 8003dbc:	e2e0      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003dbe:	bf00      	nop
 8003dc0:	e2de      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003dc2:	bf00      	nop
        break;
 8003dc4:	e2dc      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003dc6:	4b8e      	ldr	r3, [pc, #568]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dd0:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dd8:	d025      	beq.n	8003e26 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003de0:	d82c      	bhi.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003de8:	d013      	beq.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003df0:	d824      	bhi.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d004      	beq.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dfe:	d004      	beq.n	8003e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 8003e00:	e01c      	b.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e02:	f7fe ff2d 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8003e06:	61f8      	str	r0, [r7, #28]
          break;
 8003e08:	e01d      	b.n	8003e46 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e0a:	f7fe fe93 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8003e0e:	61f8      	str	r0, [r7, #28]
          break;
 8003e10:	e019      	b.n	8003e46 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e12:	4b7b      	ldr	r3, [pc, #492]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e1e:	d10f      	bne.n	8003e40 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 8003e20:	4b78      	ldr	r3, [pc, #480]	@ (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003e22:	61fb      	str	r3, [r7, #28]
          break;
 8003e24:	e00c      	b.n	8003e40 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e26:	4b76      	ldr	r3, [pc, #472]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d107      	bne.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 8003e34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e38:	61fb      	str	r3, [r7, #28]
          break;
 8003e3a:	e003      	b.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 8003e3c:	bf00      	nop
 8003e3e:	e29f      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e40:	bf00      	nop
 8003e42:	e29d      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003e44:	bf00      	nop
        break;
 8003e46:	e29b      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003e48:	4b6d      	ldr	r3, [pc, #436]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003e52:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e5a:	d025      	beq.n	8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e62:	d82c      	bhi.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e6a:	d013      	beq.n	8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e72:	d824      	bhi.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d004      	beq.n	8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e80:	d004      	beq.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 8003e82:	e01c      	b.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e84:	f7fe feec 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8003e88:	61f8      	str	r0, [r7, #28]
          break;
 8003e8a:	e01d      	b.n	8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e8c:	f7fe fe52 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8003e90:	61f8      	str	r0, [r7, #28]
          break;
 8003e92:	e019      	b.n	8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e94:	4b5a      	ldr	r3, [pc, #360]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ea0:	d10f      	bne.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 8003ea2:	4b58      	ldr	r3, [pc, #352]	@ (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003ea4:	61fb      	str	r3, [r7, #28]
          break;
 8003ea6:	e00c      	b.n	8003ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ea8:	4b55      	ldr	r3, [pc, #340]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d107      	bne.n	8003ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 8003eb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eba:	61fb      	str	r3, [r7, #28]
          break;
 8003ebc:	e003      	b.n	8003ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 8003ebe:	bf00      	nop
 8003ec0:	e25e      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ec2:	bf00      	nop
 8003ec4:	e25c      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ec6:	bf00      	nop
        break;
 8003ec8:	e25a      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003eca:	4b4d      	ldr	r3, [pc, #308]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003ed4:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003edc:	d007      	beq.n	8003eee <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ee4:	d12f      	bne.n	8003f46 <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8003ee6:	f7fe fe25 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8003eea:	61f8      	str	r0, [r7, #28]
          break;
 8003eec:	e02e      	b.n	8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003eee:	4b44      	ldr	r3, [pc, #272]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ef6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003efa:	d126      	bne.n	8003f4a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8003efc:	4b40      	ldr	r3, [pc, #256]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d020      	beq.n	8003f4a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003f08:	4b3d      	ldr	r3, [pc, #244]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	0a1b      	lsrs	r3, r3, #8
 8003f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f12:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	fb03 f202 	mul.w	r2, r3, r2
 8003f1c:	4b38      	ldr	r3, [pc, #224]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	091b      	lsrs	r3, r3, #4
 8003f22:	f003 030f 	and.w	r3, r3, #15
 8003f26:	3301      	adds	r3, #1
 8003f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003f2e:	4b34      	ldr	r3, [pc, #208]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	0e5b      	lsrs	r3, r3, #25
 8003f34:	f003 0303 	and.w	r3, r3, #3
 8003f38:	3301      	adds	r3, #1
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f42:	61fb      	str	r3, [r7, #28]
          break;
 8003f44:	e001      	b.n	8003f4a <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 8003f46:	bf00      	nop
 8003f48:	e21a      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003f4a:	bf00      	nop
        break;
 8003f4c:	e218      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003f4e:	4b2c      	ldr	r3, [pc, #176]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d103      	bne.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003f60:	f7fe fe94 	bl	8002c8c <HAL_RCC_GetPCLK2Freq>
 8003f64:	61f8      	str	r0, [r7, #28]
        break;
 8003f66:	e20b      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f68:	f7fe fde4 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8003f6c:	61f8      	str	r0, [r7, #28]
        break;
 8003f6e:	e207      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8003f70:	4b23      	ldr	r3, [pc, #140]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003f72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f76:	f003 0318 	and.w	r3, r3, #24
 8003f7a:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b10      	cmp	r3, #16
 8003f80:	d010      	beq.n	8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2b10      	cmp	r3, #16
 8003f86:	d834      	bhi.n	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2b08      	cmp	r3, #8
 8003f92:	d024      	beq.n	8003fde <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 8003f94:	e02d      	b.n	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003f96:	69b9      	ldr	r1, [r7, #24]
 8003f98:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003f9c:	f000 fbe2 	bl	8004764 <RCCEx_GetSAIxPeriphCLKFreq>
 8003fa0:	61f8      	str	r0, [r7, #28]
          break;
 8003fa2:	e02b      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003fa4:	4b16      	ldr	r3, [pc, #88]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d122      	bne.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003fb0:	4b13      	ldr	r3, [pc, #76]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0308 	and.w	r3, r3, #8
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8003fbc:	4b10      	ldr	r3, [pc, #64]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	091b      	lsrs	r3, r3, #4
 8003fc2:	f003 030f 	and.w	r3, r3, #15
 8003fc6:	e005      	b.n	8003fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8003fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fce:	0a1b      	lsrs	r3, r3, #8
 8003fd0:	f003 030f 	and.w	r3, r3, #15
 8003fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8004008 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8003fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fda:	61fb      	str	r3, [r7, #28]
          break;
 8003fdc:	e00b      	b.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fde:	4b08      	ldr	r3, [pc, #32]	@ (8004000 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fea:	d106      	bne.n	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 8003fec:	4b05      	ldr	r3, [pc, #20]	@ (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8003fee:	61fb      	str	r3, [r7, #28]
          break;
 8003ff0:	e003      	b.n	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 8003ff2:	bf00      	nop
 8003ff4:	e1c4      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ff6:	bf00      	nop
 8003ff8:	e1c2      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8003ffa:	bf00      	nop
        break;
 8003ffc:	e1c0      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 8003ffe:	bf00      	nop
 8004000:	40021000 	.word	0x40021000
 8004004:	00f42400 	.word	0x00f42400
 8004008:	0800a93c 	.word	0x0800a93c
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800400c:	4b96      	ldr	r3, [pc, #600]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800400e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004012:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004016:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800401e:	d013      	beq.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004026:	d819      	bhi.n	800405c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d004      	beq.n	8004038 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004034:	d004      	beq.n	8004040 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 8004036:	e011      	b.n	800405c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004038:	f7fe fe12 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 800403c:	61f8      	str	r0, [r7, #28]
          break;
 800403e:	e010      	b.n	8004062 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004040:	f7fe fd78 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8004044:	61f8      	str	r0, [r7, #28]
          break;
 8004046:	e00c      	b.n	8004062 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004048:	4b87      	ldr	r3, [pc, #540]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004050:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004054:	d104      	bne.n	8004060 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 8004056:	4b85      	ldr	r3, [pc, #532]	@ (800426c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004058:	61fb      	str	r3, [r7, #28]
          break;
 800405a:	e001      	b.n	8004060 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 800405c:	bf00      	nop
 800405e:	e18f      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004060:	bf00      	nop
        break;
 8004062:	e18d      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004064:	4b80      	ldr	r3, [pc, #512]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800406e:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004076:	d013      	beq.n	80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800407e:	d819      	bhi.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d004      	beq.n	8004090 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800408c:	d004      	beq.n	8004098 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 800408e:	e011      	b.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004090:	f7fe fde6 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8004094:	61f8      	str	r0, [r7, #28]
          break;
 8004096:	e010      	b.n	80040ba <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 8004098:	f7fe fd4c 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 800409c:	61f8      	str	r0, [r7, #28]
          break;
 800409e:	e00c      	b.n	80040ba <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040a0:	4b71      	ldr	r3, [pc, #452]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040ac:	d104      	bne.n	80040b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 80040ae:	4b6f      	ldr	r3, [pc, #444]	@ (800426c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80040b0:	61fb      	str	r3, [r7, #28]
          break;
 80040b2:	e001      	b.n	80040b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 80040b4:	bf00      	nop
 80040b6:	e163      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80040b8:	bf00      	nop
        break;
 80040ba:	e161      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80040bc:	4b6a      	ldr	r3, [pc, #424]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80040be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040c6:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040ce:	d013      	beq.n	80040f8 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040d6:	d819      	bhi.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d004      	beq.n	80040e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040e4:	d004      	beq.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 80040e6:	e011      	b.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80040e8:	f7fe fdba 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 80040ec:	61f8      	str	r0, [r7, #28]
          break;
 80040ee:	e010      	b.n	8004112 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 80040f0:	f7fe fd20 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 80040f4:	61f8      	str	r0, [r7, #28]
          break;
 80040f6:	e00c      	b.n	8004112 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040f8:	4b5b      	ldr	r3, [pc, #364]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004104:	d104      	bne.n	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 8004106:	4b59      	ldr	r3, [pc, #356]	@ (800426c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004108:	61fb      	str	r3, [r7, #28]
          break;
 800410a:	e001      	b.n	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 800410c:	bf00      	nop
 800410e:	e137      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004110:	bf00      	nop
        break;
 8004112:	e135      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8004114:	4b54      	ldr	r3, [pc, #336]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004116:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d011      	beq.n	800414a <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2b02      	cmp	r3, #2
 800412a:	d818      	bhi.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d003      	beq.n	800413a <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d004      	beq.n	8004142 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 8004138:	e011      	b.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800413a:	f7fe fd91 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 800413e:	61f8      	str	r0, [r7, #28]
          break;
 8004140:	e010      	b.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 8004142:	f7fe fcf7 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 8004146:	61f8      	str	r0, [r7, #28]
          break;
 8004148:	e00c      	b.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800414a:	4b47      	ldr	r3, [pc, #284]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004156:	d104      	bne.n	8004162 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 8004158:	4b44      	ldr	r3, [pc, #272]	@ (800426c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800415a:	61fb      	str	r3, [r7, #28]
          break;
 800415c:	e001      	b.n	8004162 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 800415e:	bf00      	nop
 8004160:	e10e      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004162:	bf00      	nop
        break;
 8004164:	e10c      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004166:	4b40      	ldr	r3, [pc, #256]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004170:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004178:	d02c      	beq.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004180:	d833      	bhi.n	80041ea <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004188:	d01a      	beq.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004190:	d82b      	bhi.n	80041ea <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d004      	beq.n	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800419e:	d004      	beq.n	80041aa <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 80041a0:	e023      	b.n	80041ea <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041a2:	f7fe fd5d 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 80041a6:	61f8      	str	r0, [r7, #28]
          break;
 80041a8:	e026      	b.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80041aa:	4b2f      	ldr	r3, [pc, #188]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d11a      	bne.n	80041ee <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 80041b8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80041bc:	61fb      	str	r3, [r7, #28]
          break;
 80041be:	e016      	b.n	80041ee <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041c0:	4b29      	ldr	r3, [pc, #164]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041cc:	d111      	bne.n	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 80041ce:	4b27      	ldr	r3, [pc, #156]	@ (800426c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80041d0:	61fb      	str	r3, [r7, #28]
          break;
 80041d2:	e00e      	b.n	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80041d4:	4b24      	ldr	r3, [pc, #144]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d109      	bne.n	80041f6 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 80041e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041e6:	61fb      	str	r3, [r7, #28]
          break;
 80041e8:	e005      	b.n	80041f6 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 80041ea:	bf00      	nop
 80041ec:	e0c8      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041ee:	bf00      	nop
 80041f0:	e0c6      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041f2:	bf00      	nop
 80041f4:	e0c4      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80041f6:	bf00      	nop
        break;
 80041f8:	e0c2      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80041fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 80041fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004200:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004204:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800420c:	d030      	beq.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004214:	d837      	bhi.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800421c:	d01a      	beq.n	8004254 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004224:	d82f      	bhi.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d004      	beq.n	8004236 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004232:	d004      	beq.n	800423e <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 8004234:	e027      	b.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004236:	f7fe fd13 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 800423a:	61f8      	str	r0, [r7, #28]
          break;
 800423c:	e02a      	b.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800423e:	4b0a      	ldr	r3, [pc, #40]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004240:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b02      	cmp	r3, #2
 800424a:	d11e      	bne.n	800428a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 800424c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004250:	61fb      	str	r3, [r7, #28]
          break;
 8004252:	e01a      	b.n	800428a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004254:	4b04      	ldr	r3, [pc, #16]	@ (8004268 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800425c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004260:	d115      	bne.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 8004262:	4b02      	ldr	r3, [pc, #8]	@ (800426c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8004264:	61fb      	str	r3, [r7, #28]
          break;
 8004266:	e012      	b.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8004268:	40021000 	.word	0x40021000
 800426c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004270:	4b46      	ldr	r3, [pc, #280]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b02      	cmp	r3, #2
 800427c:	d109      	bne.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 800427e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004282:	61fb      	str	r3, [r7, #28]
          break;
 8004284:	e005      	b.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 8004286:	bf00      	nop
 8004288:	e07a      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800428a:	bf00      	nop
 800428c:	e078      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800428e:	bf00      	nop
 8004290:	e076      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004292:	bf00      	nop
        break;
 8004294:	e074      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8004296:	4b3d      	ldr	r3, [pc, #244]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004298:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800429c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80042a0:	60fb      	str	r3, [r7, #12]
        switch(srcclk)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042a8:	d02c      	beq.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042b0:	d855      	bhi.n	800435e <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d004      	beq.n	80042c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042be:	d004      	beq.n	80042ca <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 80042c0:	e04d      	b.n	800435e <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 80042c2:	f7fe fc37 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 80042c6:	61f8      	str	r0, [r7, #28]
          break;
 80042c8:	e04e      	b.n	8004368 <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80042ca:	4b30      	ldr	r3, [pc, #192]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d145      	bne.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80042d6:	4b2d      	ldr	r3, [pc, #180]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0308 	and.w	r3, r3, #8
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d005      	beq.n	80042ee <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 80042e2:	4b2a      	ldr	r3, [pc, #168]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	091b      	lsrs	r3, r3, #4
 80042e8:	f003 030f 	and.w	r3, r3, #15
 80042ec:	e005      	b.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 80042ee:	4b27      	ldr	r3, [pc, #156]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 80042f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042f4:	0a1b      	lsrs	r3, r3, #8
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	4a25      	ldr	r2, [pc, #148]	@ (8004390 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80042fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004300:	61fb      	str	r3, [r7, #28]
          break;
 8004302:	e02e      	b.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004304:	4b21      	ldr	r3, [pc, #132]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800430c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004310:	d129      	bne.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004312:	4b1e      	ldr	r3, [pc, #120]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800431a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800431e:	d122      	bne.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004320:	4b1a      	ldr	r3, [pc, #104]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	0a1b      	lsrs	r3, r3, #8
 8004326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800432a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	68ba      	ldr	r2, [r7, #8]
 8004330:	fb03 f202 	mul.w	r2, r3, r2
 8004334:	4b15      	ldr	r3, [pc, #84]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	091b      	lsrs	r3, r3, #4
 800433a:	f003 030f 	and.w	r3, r3, #15
 800433e:	3301      	adds	r3, #1
 8004340:	fbb2 f3f3 	udiv	r3, r2, r3
 8004344:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004346:	4b11      	ldr	r3, [pc, #68]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	0d5b      	lsrs	r3, r3, #21
 800434c:	f003 0303 	and.w	r3, r3, #3
 8004350:	3301      	adds	r3, #1
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	fbb2 f3f3 	udiv	r3, r2, r3
 800435a:	61fb      	str	r3, [r7, #28]
          break;
 800435c:	e003      	b.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 800435e:	bf00      	nop
 8004360:	e00e      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004362:	bf00      	nop
 8004364:	e00c      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8004366:	bf00      	nop
        break;
 8004368:	e00a      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800436a:	bf00      	nop
 800436c:	e008      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800436e:	bf00      	nop
 8004370:	e006      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004372:	bf00      	nop
 8004374:	e004      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8004376:	bf00      	nop
 8004378:	e002      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800437a:	bf00      	nop
 800437c:	e000      	b.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 800437e:	bf00      	nop
    }
  }

  return(frequency);
 8004380:	69fb      	ldr	r3, [r7, #28]
}
 8004382:	4618      	mov	r0, r3
 8004384:	3720      	adds	r7, #32
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	40021000 	.word	0x40021000
 8004390:	0800a93c 	.word	0x0800a93c

08004394 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800439e:	2300      	movs	r3, #0
 80043a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80043a2:	4b72      	ldr	r3, [pc, #456]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	f003 0303 	and.w	r3, r3, #3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00e      	beq.n	80043cc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80043ae:	4b6f      	ldr	r3, [pc, #444]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	f003 0203 	and.w	r2, r3, #3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d103      	bne.n	80043c6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
       ||
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d142      	bne.n	800444c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	73fb      	strb	r3, [r7, #15]
 80043ca:	e03f      	b.n	800444c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2b03      	cmp	r3, #3
 80043d2:	d018      	beq.n	8004406 <RCCEx_PLLSAI1_Config+0x72>
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d825      	bhi.n	8004424 <RCCEx_PLLSAI1_Config+0x90>
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d002      	beq.n	80043e2 <RCCEx_PLLSAI1_Config+0x4e>
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d009      	beq.n	80043f4 <RCCEx_PLLSAI1_Config+0x60>
 80043e0:	e020      	b.n	8004424 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043e2:	4b62      	ldr	r3, [pc, #392]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d11d      	bne.n	800442a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043f2:	e01a      	b.n	800442a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043f4:	4b5d      	ldr	r3, [pc, #372]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d116      	bne.n	800442e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004404:	e013      	b.n	800442e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004406:	4b59      	ldr	r3, [pc, #356]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10f      	bne.n	8004432 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004412:	4b56      	ldr	r3, [pc, #344]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d109      	bne.n	8004432 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004422:	e006      	b.n	8004432 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	73fb      	strb	r3, [r7, #15]
      break;
 8004428:	e004      	b.n	8004434 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800442a:	bf00      	nop
 800442c:	e002      	b.n	8004434 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800442e:	bf00      	nop
 8004430:	e000      	b.n	8004434 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004432:	bf00      	nop
    }

    if(status == HAL_OK)
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d108      	bne.n	800444c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800443a:	4b4c      	ldr	r3, [pc, #304]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f023 0203 	bic.w	r2, r3, #3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4949      	ldr	r1, [pc, #292]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004448:	4313      	orrs	r3, r2
 800444a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	2b00      	cmp	r3, #0
 8004450:	f040 8086 	bne.w	8004560 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004454:	4b45      	ldr	r3, [pc, #276]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a44      	ldr	r2, [pc, #272]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 800445a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800445e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004460:	f7fd f972 	bl	8001748 <HAL_GetTick>
 8004464:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004466:	e009      	b.n	800447c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004468:	f7fd f96e 	bl	8001748 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d902      	bls.n	800447c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	73fb      	strb	r3, [r7, #15]
        break;
 800447a:	e005      	b.n	8004488 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800447c:	4b3b      	ldr	r3, [pc, #236]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1ef      	bne.n	8004468 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004488:	7bfb      	ldrb	r3, [r7, #15]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d168      	bne.n	8004560 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d113      	bne.n	80044bc <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004494:	4b35      	ldr	r3, [pc, #212]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004496:	691a      	ldr	r2, [r3, #16]
 8004498:	4b35      	ldr	r3, [pc, #212]	@ (8004570 <RCCEx_PLLSAI1_Config+0x1dc>)
 800449a:	4013      	ands	r3, r2
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6892      	ldr	r2, [r2, #8]
 80044a0:	0211      	lsls	r1, r2, #8
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	68d2      	ldr	r2, [r2, #12]
 80044a6:	06d2      	lsls	r2, r2, #27
 80044a8:	4311      	orrs	r1, r2
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6852      	ldr	r2, [r2, #4]
 80044ae:	3a01      	subs	r2, #1
 80044b0:	0112      	lsls	r2, r2, #4
 80044b2:	430a      	orrs	r2, r1
 80044b4:	492d      	ldr	r1, [pc, #180]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	610b      	str	r3, [r1, #16]
 80044ba:	e02d      	b.n	8004518 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d115      	bne.n	80044ee <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044c2:	4b2a      	ldr	r3, [pc, #168]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c4:	691a      	ldr	r2, [r3, #16]
 80044c6:	4b2b      	ldr	r3, [pc, #172]	@ (8004574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044c8:	4013      	ands	r3, r2
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	6892      	ldr	r2, [r2, #8]
 80044ce:	0211      	lsls	r1, r2, #8
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	6912      	ldr	r2, [r2, #16]
 80044d4:	0852      	lsrs	r2, r2, #1
 80044d6:	3a01      	subs	r2, #1
 80044d8:	0552      	lsls	r2, r2, #21
 80044da:	4311      	orrs	r1, r2
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	6852      	ldr	r2, [r2, #4]
 80044e0:	3a01      	subs	r2, #1
 80044e2:	0112      	lsls	r2, r2, #4
 80044e4:	430a      	orrs	r2, r1
 80044e6:	4921      	ldr	r1, [pc, #132]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	610b      	str	r3, [r1, #16]
 80044ec:	e014      	b.n	8004518 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044ee:	4b1f      	ldr	r3, [pc, #124]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 80044f0:	691a      	ldr	r2, [r3, #16]
 80044f2:	4b21      	ldr	r3, [pc, #132]	@ (8004578 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f4:	4013      	ands	r3, r2
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6892      	ldr	r2, [r2, #8]
 80044fa:	0211      	lsls	r1, r2, #8
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	6952      	ldr	r2, [r2, #20]
 8004500:	0852      	lsrs	r2, r2, #1
 8004502:	3a01      	subs	r2, #1
 8004504:	0652      	lsls	r2, r2, #25
 8004506:	4311      	orrs	r1, r2
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	6852      	ldr	r2, [r2, #4]
 800450c:	3a01      	subs	r2, #1
 800450e:	0112      	lsls	r2, r2, #4
 8004510:	430a      	orrs	r2, r1
 8004512:	4916      	ldr	r1, [pc, #88]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004514:	4313      	orrs	r3, r2
 8004516:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004518:	4b14      	ldr	r3, [pc, #80]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a13      	ldr	r2, [pc, #76]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 800451e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004522:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004524:	f7fd f910 	bl	8001748 <HAL_GetTick>
 8004528:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800452a:	e009      	b.n	8004540 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800452c:	f7fd f90c 	bl	8001748 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d902      	bls.n	8004540 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	73fb      	strb	r3, [r7, #15]
          break;
 800453e:	e005      	b.n	800454c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004540:	4b0a      	ldr	r3, [pc, #40]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d0ef      	beq.n	800452c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800454c:	7bfb      	ldrb	r3, [r7, #15]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d106      	bne.n	8004560 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004552:	4b06      	ldr	r3, [pc, #24]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004554:	691a      	ldr	r2, [r3, #16]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	4904      	ldr	r1, [pc, #16]	@ (800456c <RCCEx_PLLSAI1_Config+0x1d8>)
 800455c:	4313      	orrs	r3, r2
 800455e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004560:	7bfb      	ldrb	r3, [r7, #15]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	40021000 	.word	0x40021000
 8004570:	07ff800f 	.word	0x07ff800f
 8004574:	ff9f800f 	.word	0xff9f800f
 8004578:	f9ff800f 	.word	0xf9ff800f

0800457c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004586:	2300      	movs	r3, #0
 8004588:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800458a:	4b72      	ldr	r3, [pc, #456]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00e      	beq.n	80045b4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004596:	4b6f      	ldr	r3, [pc, #444]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	f003 0203 	and.w	r2, r3, #3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d103      	bne.n	80045ae <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
       ||
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d142      	bne.n	8004634 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	73fb      	strb	r3, [r7, #15]
 80045b2:	e03f      	b.n	8004634 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2b03      	cmp	r3, #3
 80045ba:	d018      	beq.n	80045ee <RCCEx_PLLSAI2_Config+0x72>
 80045bc:	2b03      	cmp	r3, #3
 80045be:	d825      	bhi.n	800460c <RCCEx_PLLSAI2_Config+0x90>
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d002      	beq.n	80045ca <RCCEx_PLLSAI2_Config+0x4e>
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d009      	beq.n	80045dc <RCCEx_PLLSAI2_Config+0x60>
 80045c8:	e020      	b.n	800460c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80045ca:	4b62      	ldr	r3, [pc, #392]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d11d      	bne.n	8004612 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045da:	e01a      	b.n	8004612 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045dc:	4b5d      	ldr	r3, [pc, #372]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d116      	bne.n	8004616 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045ec:	e013      	b.n	8004616 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045ee:	4b59      	ldr	r3, [pc, #356]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10f      	bne.n	800461a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045fa:	4b56      	ldr	r3, [pc, #344]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d109      	bne.n	800461a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800460a:	e006      	b.n	800461a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	73fb      	strb	r3, [r7, #15]
      break;
 8004610:	e004      	b.n	800461c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004612:	bf00      	nop
 8004614:	e002      	b.n	800461c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004616:	bf00      	nop
 8004618:	e000      	b.n	800461c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800461a:	bf00      	nop
    }

    if(status == HAL_OK)
 800461c:	7bfb      	ldrb	r3, [r7, #15]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d108      	bne.n	8004634 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004622:	4b4c      	ldr	r3, [pc, #304]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f023 0203 	bic.w	r2, r3, #3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4949      	ldr	r1, [pc, #292]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004630:	4313      	orrs	r3, r2
 8004632:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004634:	7bfb      	ldrb	r3, [r7, #15]
 8004636:	2b00      	cmp	r3, #0
 8004638:	f040 8086 	bne.w	8004748 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800463c:	4b45      	ldr	r3, [pc, #276]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a44      	ldr	r2, [pc, #272]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004642:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004646:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004648:	f7fd f87e 	bl	8001748 <HAL_GetTick>
 800464c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800464e:	e009      	b.n	8004664 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004650:	f7fd f87a 	bl	8001748 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d902      	bls.n	8004664 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	73fb      	strb	r3, [r7, #15]
        break;
 8004662:	e005      	b.n	8004670 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004664:	4b3b      	ldr	r3, [pc, #236]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d1ef      	bne.n	8004650 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d168      	bne.n	8004748 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d113      	bne.n	80046a4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800467c:	4b35      	ldr	r3, [pc, #212]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 800467e:	695a      	ldr	r2, [r3, #20]
 8004680:	4b35      	ldr	r3, [pc, #212]	@ (8004758 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004682:	4013      	ands	r3, r2
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6892      	ldr	r2, [r2, #8]
 8004688:	0211      	lsls	r1, r2, #8
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	68d2      	ldr	r2, [r2, #12]
 800468e:	06d2      	lsls	r2, r2, #27
 8004690:	4311      	orrs	r1, r2
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	6852      	ldr	r2, [r2, #4]
 8004696:	3a01      	subs	r2, #1
 8004698:	0112      	lsls	r2, r2, #4
 800469a:	430a      	orrs	r2, r1
 800469c:	492d      	ldr	r1, [pc, #180]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	614b      	str	r3, [r1, #20]
 80046a2:	e02d      	b.n	8004700 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d115      	bne.n	80046d6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ac:	695a      	ldr	r2, [r3, #20]
 80046ae:	4b2b      	ldr	r3, [pc, #172]	@ (800475c <RCCEx_PLLSAI2_Config+0x1e0>)
 80046b0:	4013      	ands	r3, r2
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	6892      	ldr	r2, [r2, #8]
 80046b6:	0211      	lsls	r1, r2, #8
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	6912      	ldr	r2, [r2, #16]
 80046bc:	0852      	lsrs	r2, r2, #1
 80046be:	3a01      	subs	r2, #1
 80046c0:	0552      	lsls	r2, r2, #21
 80046c2:	4311      	orrs	r1, r2
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	6852      	ldr	r2, [r2, #4]
 80046c8:	3a01      	subs	r2, #1
 80046ca:	0112      	lsls	r2, r2, #4
 80046cc:	430a      	orrs	r2, r1
 80046ce:	4921      	ldr	r1, [pc, #132]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	614b      	str	r3, [r1, #20]
 80046d4:	e014      	b.n	8004700 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046d8:	695a      	ldr	r2, [r3, #20]
 80046da:	4b21      	ldr	r3, [pc, #132]	@ (8004760 <RCCEx_PLLSAI2_Config+0x1e4>)
 80046dc:	4013      	ands	r3, r2
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	6892      	ldr	r2, [r2, #8]
 80046e2:	0211      	lsls	r1, r2, #8
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6952      	ldr	r2, [r2, #20]
 80046e8:	0852      	lsrs	r2, r2, #1
 80046ea:	3a01      	subs	r2, #1
 80046ec:	0652      	lsls	r2, r2, #25
 80046ee:	4311      	orrs	r1, r2
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6852      	ldr	r2, [r2, #4]
 80046f4:	3a01      	subs	r2, #1
 80046f6:	0112      	lsls	r2, r2, #4
 80046f8:	430a      	orrs	r2, r1
 80046fa:	4916      	ldr	r1, [pc, #88]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004700:	4b14      	ldr	r3, [pc, #80]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a13      	ldr	r2, [pc, #76]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004706:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800470a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800470c:	f7fd f81c 	bl	8001748 <HAL_GetTick>
 8004710:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004712:	e009      	b.n	8004728 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004714:	f7fd f818 	bl	8001748 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d902      	bls.n	8004728 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	73fb      	strb	r3, [r7, #15]
          break;
 8004726:	e005      	b.n	8004734 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004728:	4b0a      	ldr	r3, [pc, #40]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0ef      	beq.n	8004714 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004734:	7bfb      	ldrb	r3, [r7, #15]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d106      	bne.n	8004748 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800473a:	4b06      	ldr	r3, [pc, #24]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 800473c:	695a      	ldr	r2, [r3, #20]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	4904      	ldr	r1, [pc, #16]	@ (8004754 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004744:	4313      	orrs	r3, r2
 8004746:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004748:	7bfb      	ldrb	r3, [r7, #15]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	40021000 	.word	0x40021000
 8004758:	07ff800f 	.word	0x07ff800f
 800475c:	ff9f800f 	.word	0xff9f800f
 8004760:	f9ff800f 	.word	0xf9ff800f

08004764 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8004764:	b480      	push	{r7}
 8004766:	b089      	sub	sp, #36	@ 0x24
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8004772:	2300      	movs	r3, #0
 8004774:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004780:	d10b      	bne.n	800479a <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004782:	4b7e      	ldr	r3, [pc, #504]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004784:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004788:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800478c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	2b60      	cmp	r3, #96	@ 0x60
 8004792:	d112      	bne.n	80047ba <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004794:	4b7a      	ldr	r3, [pc, #488]	@ (8004980 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8004796:	61fb      	str	r3, [r7, #28]
 8004798:	e00f      	b.n	80047ba <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047a0:	d10b      	bne.n	80047ba <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80047a2:	4b76      	ldr	r3, [pc, #472]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80047ac:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047b4:	d101      	bne.n	80047ba <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80047b6:	4b72      	ldr	r3, [pc, #456]	@ (8004980 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80047b8:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f040 80d6 	bne.w	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	2b40      	cmp	r3, #64	@ 0x40
 80047ca:	d003      	beq.n	80047d4 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047d2:	d13b      	bne.n	800484c <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80047d4:	4b69      	ldr	r3, [pc, #420]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047e0:	f040 80c4 	bne.w	800496c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 80047e4:	4b65      	ldr	r3, [pc, #404]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 80bd 	beq.w	800496c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80047f2:	4b62      	ldr	r3, [pc, #392]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	091b      	lsrs	r3, r3, #4
 80047f8:	f003 030f 	and.w	r3, r3, #15
 80047fc:	3301      	adds	r3, #1
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	fbb2 f3f3 	udiv	r3, r2, r3
 8004804:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004806:	4b5d      	ldr	r3, [pc, #372]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	0a1b      	lsrs	r3, r3, #8
 800480c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004810:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8004812:	4b5a      	ldr	r3, [pc, #360]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	0edb      	lsrs	r3, r3, #27
 8004818:	f003 031f 	and.w	r3, r3, #31
 800481c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10a      	bne.n	800483a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004824:	4b55      	ldr	r3, [pc, #340]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8004830:	2311      	movs	r3, #17
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	e001      	b.n	800483a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8004836:	2307      	movs	r3, #7
 8004838:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	fb03 f202 	mul.w	r2, r3, r2
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800484a:	e08f      	b.n	800496c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d13a      	bne.n	80048c8 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004852:	4b4a      	ldr	r3, [pc, #296]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800485a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800485e:	f040 8086 	bne.w	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004862:	4b46      	ldr	r3, [pc, #280]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d07f      	beq.n	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800486e:	4b43      	ldr	r3, [pc, #268]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	091b      	lsrs	r3, r3, #4
 8004874:	f003 030f 	and.w	r3, r3, #15
 8004878:	3301      	adds	r3, #1
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004880:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004882:	4b3e      	ldr	r3, [pc, #248]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	0a1b      	lsrs	r3, r3, #8
 8004888:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800488c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800488e:	4b3b      	ldr	r3, [pc, #236]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	0edb      	lsrs	r3, r3, #27
 8004894:	f003 031f 	and.w	r3, r3, #31
 8004898:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10a      	bne.n	80048b6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80048a0:	4b36      	ldr	r3, [pc, #216]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d002      	beq.n	80048b2 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 80048ac:	2311      	movs	r3, #17
 80048ae:	617b      	str	r3, [r7, #20]
 80048b0:	e001      	b.n	80048b6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 80048b2:	2307      	movs	r3, #7
 80048b4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	fb03 f202 	mul.w	r2, r3, r2
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c4:	61fb      	str	r3, [r7, #28]
 80048c6:	e052      	b.n	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	2b80      	cmp	r3, #128	@ 0x80
 80048cc:	d003      	beq.n	80048d6 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048d4:	d109      	bne.n	80048ea <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048d6:	4b29      	ldr	r3, [pc, #164]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048e2:	d144      	bne.n	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 80048e4:	4b27      	ldr	r3, [pc, #156]	@ (8004984 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80048e6:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048e8:	e041      	b.n	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	2b20      	cmp	r3, #32
 80048ee:	d003      	beq.n	80048f8 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048f6:	d13a      	bne.n	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80048f8:	4b20      	ldr	r3, [pc, #128]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004904:	d133      	bne.n	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8004906:	4b1d      	ldr	r3, [pc, #116]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d02d      	beq.n	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8004912:	4b1a      	ldr	r3, [pc, #104]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	091b      	lsrs	r3, r3, #4
 8004918:	f003 030f 	and.w	r3, r3, #15
 800491c:	3301      	adds	r3, #1
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	fbb2 f3f3 	udiv	r3, r2, r3
 8004924:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004926:	4b15      	ldr	r3, [pc, #84]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	0a1b      	lsrs	r3, r3, #8
 800492c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004930:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8004932:	4b12      	ldr	r3, [pc, #72]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	0edb      	lsrs	r3, r3, #27
 8004938:	f003 031f 	and.w	r3, r3, #31
 800493c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d10a      	bne.n	800495a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004944:	4b0d      	ldr	r3, [pc, #52]	@ (800497c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d002      	beq.n	8004956 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8004950:	2311      	movs	r3, #17
 8004952:	617b      	str	r3, [r7, #20]
 8004954:	e001      	b.n	800495a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8004956:	2307      	movs	r3, #7
 8004958:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	fb03 f202 	mul.w	r2, r3, r2
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	fbb2 f3f3 	udiv	r3, r2, r3
 8004968:	61fb      	str	r3, [r7, #28]
 800496a:	e000      	b.n	800496e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800496c:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800496e:	69fb      	ldr	r3, [r7, #28]
}
 8004970:	4618      	mov	r0, r3
 8004972:	3724      	adds	r7, #36	@ 0x24
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr
 800497c:	40021000 	.word	0x40021000
 8004980:	001fff68 	.word	0x001fff68
 8004984:	00f42400 	.word	0x00f42400

08004988 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b08a      	sub	sp, #40	@ 0x28
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e1c7      	b.n	8004d2a <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d10e      	bne.n	80049c2 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a81      	ldr	r2, [pc, #516]	@ (8004bb0 <HAL_SAI_Init+0x228>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d107      	bne.n	80049be <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d103      	bne.n	80049be <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e1b3      	b.n	8004d2a <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d106      	bne.n	80049dc <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f7fc fcc4 	bl	8001364 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 f9b1 	bl	8004d44 <SAI_Disable>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e19e      	b.n	8004d2a <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d00c      	beq.n	8004a16 <HAL_SAI_Init+0x8e>
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d80d      	bhi.n	8004a1c <HAL_SAI_Init+0x94>
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <HAL_SAI_Init+0x82>
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d003      	beq.n	8004a10 <HAL_SAI_Init+0x88>
 8004a08:	e008      	b.n	8004a1c <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004a0e:	e008      	b.n	8004a22 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004a10:	2310      	movs	r3, #16
 8004a12:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004a14:	e005      	b.n	8004a22 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004a16:	2320      	movs	r3, #32
 8004a18:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004a1a:	e002      	b.n	8004a22 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004a20:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d81d      	bhi.n	8004a66 <HAL_SAI_Init+0xde>
 8004a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a30 <HAL_SAI_Init+0xa8>)
 8004a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a30:	08004a41 	.word	0x08004a41
 8004a34:	08004a47 	.word	0x08004a47
 8004a38:	08004a4f 	.word	0x08004a4f
 8004a3c:	08004a57 	.word	0x08004a57
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004a40:	2300      	movs	r3, #0
 8004a42:	61fb      	str	r3, [r7, #28]
      break;
 8004a44:	e012      	b.n	8004a6c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004a46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a4a:	61fb      	str	r3, [r7, #28]
      break;
 8004a4c:	e00e      	b.n	8004a6c <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004a4e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004a52:	61fb      	str	r3, [r7, #28]
      break;
 8004a54:	e00a      	b.n	8004a6c <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004a56:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004a5a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5e:	f043 0301 	orr.w	r3, r3, #1
 8004a62:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8004a64:	e002      	b.n	8004a6c <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004a66:	2300      	movs	r3, #0
 8004a68:	61fb      	str	r3, [r7, #28]
      break;
 8004a6a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a4f      	ldr	r2, [pc, #316]	@ (8004bb0 <HAL_SAI_Init+0x228>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d004      	beq.n	8004a80 <HAL_SAI_Init+0xf8>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a4e      	ldr	r2, [pc, #312]	@ (8004bb4 <HAL_SAI_Init+0x22c>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d103      	bne.n	8004a88 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8004a80:	4a4d      	ldr	r2, [pc, #308]	@ (8004bb8 <HAL_SAI_Init+0x230>)
 8004a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a84:	6013      	str	r3, [r2, #0]
 8004a86:	e002      	b.n	8004a8e <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004a88:	4a4c      	ldr	r2, [pc, #304]	@ (8004bbc <HAL_SAI_Init+0x234>)
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	69db      	ldr	r3, [r3, #28]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d073      	beq.n	8004b7e <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a45      	ldr	r2, [pc, #276]	@ (8004bb0 <HAL_SAI_Init+0x228>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d004      	beq.n	8004aaa <HAL_SAI_Init+0x122>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a43      	ldr	r2, [pc, #268]	@ (8004bb4 <HAL_SAI_Init+0x22c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d105      	bne.n	8004ab6 <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004aaa:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004aae:	f7fe fd51 	bl	8003554 <HAL_RCCEx_GetPeriphCLKFreq>
 8004ab2:	61b8      	str	r0, [r7, #24]
 8004ab4:	e004      	b.n	8004ac0 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004ab6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004aba:	f7fe fd4b 	bl	8003554 <HAL_RCCEx_GetPeriphCLKFreq>
 8004abe:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ac8:	d120      	bne.n	8004b0c <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	d102      	bne.n	8004ad8 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8004ad2:	2340      	movs	r3, #64	@ 0x40
 8004ad4:	613b      	str	r3, [r7, #16]
 8004ad6:	e00a      	b.n	8004aee <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004adc:	2b08      	cmp	r3, #8
 8004ade:	d103      	bne.n	8004ae8 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8004ae0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ae4:	613b      	str	r3, [r7, #16]
 8004ae6:	e002      	b.n	8004aee <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aec:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8004aee:	69ba      	ldr	r2, [r7, #24]
 8004af0:	4613      	mov	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	4413      	add	r3, r2
 8004af6:	005b      	lsls	r3, r3, #1
 8004af8:	4619      	mov	r1, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	fb02 f303 	mul.w	r3, r2, r3
 8004b04:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	e017      	b.n	8004b3c <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b14:	d101      	bne.n	8004b1a <HAL_SAI_Init+0x192>
 8004b16:	2302      	movs	r3, #2
 8004b18:	e000      	b.n	8004b1c <HAL_SAI_Init+0x194>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004b1e:	69ba      	ldr	r2, [r7, #24]
 8004b20:	4613      	mov	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	005b      	lsls	r3, r3, #1
 8004b28:	4619      	mov	r1, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	fb02 f303 	mul.w	r3, r2, r3
 8004b34:	021b      	lsls	r3, r3, #8
 8004b36:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b3a:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	4a20      	ldr	r2, [pc, #128]	@ (8004bc0 <HAL_SAI_Init+0x238>)
 8004b40:	fba2 2303 	umull	r2, r3, r2, r3
 8004b44:	08da      	lsrs	r2, r3, #3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004b4a:	6979      	ldr	r1, [r7, #20]
 8004b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8004bc0 <HAL_SAI_Init+0x238>)
 8004b4e:	fba3 2301 	umull	r2, r3, r3, r1
 8004b52:	08da      	lsrs	r2, r3, #3
 8004b54:	4613      	mov	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	1aca      	subs	r2, r1, r3
 8004b5e:	2a08      	cmp	r2, #8
 8004b60:	d904      	bls.n	8004b6c <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	1c5a      	adds	r2, r3, #1
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b70:	2b04      	cmp	r3, #4
 8004b72:	d104      	bne.n	8004b7e <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a1b      	ldr	r3, [r3, #32]
 8004b78:	085a      	lsrs	r2, r3, #1
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d003      	beq.n	8004b8e <HAL_SAI_Init+0x206>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d109      	bne.n	8004ba2 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d101      	bne.n	8004b9a <HAL_SAI_Init+0x212>
 8004b96:	2300      	movs	r3, #0
 8004b98:	e001      	b.n	8004b9e <HAL_SAI_Init+0x216>
 8004b9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b9e:	623b      	str	r3, [r7, #32]
 8004ba0:	e012      	b.n	8004bc8 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d10c      	bne.n	8004bc4 <HAL_SAI_Init+0x23c>
 8004baa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004bae:	e00a      	b.n	8004bc6 <HAL_SAI_Init+0x23e>
 8004bb0:	40015404 	.word	0x40015404
 8004bb4:	40015424 	.word	0x40015424
 8004bb8:	40015400 	.word	0x40015400
 8004bbc:	40015800 	.word	0x40015800
 8004bc0:	cccccccd 	.word	0xcccccccd
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	6819      	ldr	r1, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	4b58      	ldr	r3, [pc, #352]	@ (8004d34 <HAL_SAI_Init+0x3ac>)
 8004bd4:	400b      	ands	r3, r1
 8004bd6:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6819      	ldr	r1, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004bec:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 8004c00:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004c0c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	051b      	lsls	r3, r3, #20
 8004c14:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004c1a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	430a      	orrs	r2, r1
 8004c22:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004c32:	f023 030f 	bic.w	r3, r3, #15
 8004c36:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6859      	ldr	r1, [r3, #4]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	699a      	ldr	r2, [r3, #24]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c46:	431a      	orrs	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	6899      	ldr	r1, [r3, #8]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	4b35      	ldr	r3, [pc, #212]	@ (8004d38 <HAL_SAI_Init+0x3b0>)
 8004c62:	400b      	ands	r3, r1
 8004c64:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	6899      	ldr	r1, [r3, #8]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c70:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004c76:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                           hsai->FrameInit.FSOffset |
 8004c7c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSDefinition |
 8004c82:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004c8c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68d9      	ldr	r1, [r3, #12]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004ca4:	400b      	ands	r3, r1
 8004ca6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68d9      	ldr	r1, [r3, #12]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cb6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cbc:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004cbe:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	021b      	lsls	r3, r3, #8
 8004cc8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a19      	ldr	r2, [pc, #100]	@ (8004d3c <HAL_SAI_Init+0x3b4>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d119      	bne.n	8004d10 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8004cdc:	4b18      	ldr	r3, [pc, #96]	@ (8004d40 <HAL_SAI_Init+0x3b8>)
 8004cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce0:	4a17      	ldr	r2, [pc, #92]	@ (8004d40 <HAL_SAI_Init+0x3b8>)
 8004ce2:	f023 0301 	bic.w	r3, r3, #1
 8004ce6:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d10e      	bne.n	8004d10 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004cfe:	4910      	ldr	r1, [pc, #64]	@ (8004d40 <HAL_SAI_Init+0x3b8>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8004d04:	4b0e      	ldr	r3, [pc, #56]	@ (8004d40 <HAL_SAI_Init+0x3b8>)
 8004d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d08:	4a0d      	ldr	r2, [pc, #52]	@ (8004d40 <HAL_SAI_Init+0x3b8>)
 8004d0a:	f043 0301 	orr.w	r3, r3, #1
 8004d0e:	6453      	str	r3, [r2, #68]	@ 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3728      	adds	r7, #40	@ 0x28
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	f805c010 	.word	0xf805c010
 8004d38:	fff88000 	.word	0xfff88000
 8004d3c:	40015404 	.word	0x40015404
 8004d40:	40015400 	.word	0x40015400

08004d44 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004d4c:	4b18      	ldr	r3, [pc, #96]	@ (8004db0 <SAI_Disable+0x6c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a18      	ldr	r2, [pc, #96]	@ (8004db4 <SAI_Disable+0x70>)
 8004d52:	fba2 2303 	umull	r2, r3, r2, r3
 8004d56:	0b1b      	lsrs	r3, r3, #12
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004d6e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10a      	bne.n	8004d8c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d7c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      status = HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	72fb      	strb	r3, [r7, #11]
      break;
 8004d8a:	e009      	b.n	8004da0 <SAI_Disable+0x5c>
    }
    count--;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1e7      	bne.n	8004d70 <SAI_Disable+0x2c>

  return status;
 8004da0:	7afb      	ldrb	r3, [r7, #11]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3714      	adds	r7, #20
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	20000000 	.word	0x20000000
 8004db4:	95cbec1b 	.word	0x95cbec1b

08004db8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b084      	sub	sp, #16
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e095      	b.n	8004ef6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d108      	bne.n	8004de4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dda:	d009      	beq.n	8004df0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	61da      	str	r2, [r3, #28]
 8004de2:	e005      	b.n	8004df0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d106      	bne.n	8004e10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f7fc f8fa 	bl	8001004 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2202      	movs	r2, #2
 8004e14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e26:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e30:	d902      	bls.n	8004e38 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004e32:	2300      	movs	r3, #0
 8004e34:	60fb      	str	r3, [r7, #12]
 8004e36:	e002      	b.n	8004e3e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004e38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e3c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004e46:	d007      	beq.n	8004e58 <HAL_SPI_Init+0xa0>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e50:	d002      	beq.n	8004e58 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e68:	431a      	orrs	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	f003 0301 	and.w	r3, r3, #1
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e86:	431a      	orrs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e90:	431a      	orrs	r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e9a:	ea42 0103 	orr.w	r1, r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	0c1b      	lsrs	r3, r3, #16
 8004eb4:	f003 0204 	and.w	r2, r3, #4
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebc:	f003 0310 	and.w	r3, r3, #16
 8004ec0:	431a      	orrs	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec6:	f003 0308 	and.w	r3, r3, #8
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004ed4:	ea42 0103 	orr.w	r1, r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b084      	sub	sp, #16
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	60f8      	str	r0, [r7, #12]
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e038      	b.n	8004f86 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d106      	bne.n	8004f2e <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f7fc fa11 	bl	8001350 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	3308      	adds	r3, #8
 8004f36:	4619      	mov	r1, r3
 8004f38:	4610      	mov	r0, r2
 8004f3a:	f000 ffff 	bl	8005f3c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6818      	ldr	r0, [r3, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	461a      	mov	r2, r3
 8004f48:	68b9      	ldr	r1, [r7, #8]
 8004f4a:	f001 f891 	bl	8006070 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6858      	ldr	r0, [r3, #4]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	689a      	ldr	r2, [r3, #8]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	f001 f8d5 	bl	800610a <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	6892      	ldr	r2, [r2, #8]
 8004f68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	6892      	ldr	r2, [r2, #8]
 8004f74:	f041 0101 	orr.w	r1, r1, #1
 8004f78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b082      	sub	sp, #8
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e042      	b.n	8005026 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d106      	bne.n	8004fb8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f7fc f888 	bl	80010c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2224      	movs	r2, #36	@ 0x24
 8004fbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f022 0201 	bic.w	r2, r2, #1
 8004fce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d002      	beq.n	8004fde <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 fc8d 	bl	80058f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f98e 	bl	8005300 <UART_SetConfig>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d101      	bne.n	8004fee <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e01b      	b.n	8005026 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685a      	ldr	r2, [r3, #4]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ffc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	689a      	ldr	r2, [r3, #8]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800500c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0201 	orr.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fd0c 	bl	8005a3c <UART_CheckIdleState>
 8005024:	4603      	mov	r3, r0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b08a      	sub	sp, #40	@ 0x28
 8005032:	af02      	add	r7, sp, #8
 8005034:	60f8      	str	r0, [r7, #12]
 8005036:	60b9      	str	r1, [r7, #8]
 8005038:	603b      	str	r3, [r7, #0]
 800503a:	4613      	mov	r3, r2
 800503c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005044:	2b20      	cmp	r3, #32
 8005046:	f040 8086 	bne.w	8005156 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d002      	beq.n	8005056 <HAL_UART_Transmit+0x28>
 8005050:	88fb      	ldrh	r3, [r7, #6]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e07e      	b.n	8005158 <HAL_UART_Transmit+0x12a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2200      	movs	r2, #0
 800505e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2221      	movs	r2, #33	@ 0x21
 8005066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800506a:	f7fc fb6d 	bl	8001748 <HAL_GetTick>
 800506e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	88fa      	ldrh	r2, [r7, #6]
 8005074:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	88fa      	ldrh	r2, [r7, #6]
 800507c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005088:	d108      	bne.n	800509c <HAL_UART_Transmit+0x6e>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d104      	bne.n	800509c <HAL_UART_Transmit+0x6e>
    {
      pdata8bits  = NULL;
 8005092:	2300      	movs	r3, #0
 8005094:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	61bb      	str	r3, [r7, #24]
 800509a:	e003      	b.n	80050a4 <HAL_UART_Transmit+0x76>
    }
    else
    {
      pdata8bits  = pData;
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050a0:	2300      	movs	r3, #0
 80050a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050a4:	e03a      	b.n	800511c <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2200      	movs	r2, #0
 80050ae:	2180      	movs	r1, #128	@ 0x80
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f000 fd6d 	bl	8005b90 <UART_WaitOnFlagUntilTimeout>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d005      	beq.n	80050c8 <HAL_UART_Transmit+0x9a>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2220      	movs	r2, #32
 80050c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e047      	b.n	8005158 <HAL_UART_Transmit+0x12a>
      }
      if (pdata8bits == NULL)
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10b      	bne.n	80050e6 <HAL_UART_Transmit+0xb8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	881b      	ldrh	r3, [r3, #0]
 80050d2:	461a      	mov	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	3302      	adds	r3, #2
 80050e2:	61bb      	str	r3, [r7, #24]
 80050e4:	e007      	b.n	80050f6 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	781a      	ldrb	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	3301      	adds	r3, #1
 80050f4:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050fc:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005100:	2b21      	cmp	r3, #33	@ 0x21
 8005102:	d109      	bne.n	8005118 <HAL_UART_Transmit+0xea>
      {
        huart->TxXferCount--;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800510a:	b29b      	uxth	r3, r3
 800510c:	3b01      	subs	r3, #1
 800510e:	b29a      	uxth	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8005116:	e001      	b.n	800511c <HAL_UART_Transmit+0xee>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e01d      	b.n	8005158 <HAL_UART_Transmit+0x12a>
    while (huart->TxXferCount > 0U)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1be      	bne.n	80050a6 <HAL_UART_Transmit+0x78>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	2200      	movs	r2, #0
 8005130:	2140      	movs	r1, #64	@ 0x40
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 fd2c 	bl	8005b90 <UART_WaitOnFlagUntilTimeout>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d005      	beq.n	800514a <HAL_UART_Transmit+0x11c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2220      	movs	r2, #32
 8005142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e006      	b.n	8005158 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2220      	movs	r2, #32
 800514e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005152:	2300      	movs	r3, #0
 8005154:	e000      	b.n	8005158 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005156:	2302      	movs	r3, #2
  }
}
 8005158:	4618      	mov	r0, r3
 800515a:	3720      	adds	r7, #32
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b08a      	sub	sp, #40	@ 0x28
 8005164:	af02      	add	r7, sp, #8
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	603b      	str	r3, [r7, #0]
 800516c:	4613      	mov	r3, r2
 800516e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005176:	2b20      	cmp	r3, #32
 8005178:	f040 80bd 	bne.w	80052f6 <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d002      	beq.n	8005188 <HAL_UART_Receive+0x28>
 8005182:	88fb      	ldrh	r3, [r7, #6]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d101      	bne.n	800518c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e0b5      	b.n	80052f8 <HAL_UART_Receive+0x198>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2222      	movs	r2, #34	@ 0x22
 8005198:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051a2:	f7fc fad1 	bl	8001748 <HAL_GetTick>
 80051a6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	88fa      	ldrh	r2, [r7, #6]
 80051ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	88fa      	ldrh	r2, [r7, #6]
 80051b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051c0:	d10e      	bne.n	80051e0 <HAL_UART_Receive+0x80>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d105      	bne.n	80051d6 <HAL_UART_Receive+0x76>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80051d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80051d4:	e02d      	b.n	8005232 <HAL_UART_Receive+0xd2>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	22ff      	movs	r2, #255	@ 0xff
 80051da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80051de:	e028      	b.n	8005232 <HAL_UART_Receive+0xd2>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10d      	bne.n	8005204 <HAL_UART_Receive+0xa4>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d104      	bne.n	80051fa <HAL_UART_Receive+0x9a>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	22ff      	movs	r2, #255	@ 0xff
 80051f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80051f8:	e01b      	b.n	8005232 <HAL_UART_Receive+0xd2>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	227f      	movs	r2, #127	@ 0x7f
 80051fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005202:	e016      	b.n	8005232 <HAL_UART_Receive+0xd2>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800520c:	d10d      	bne.n	800522a <HAL_UART_Receive+0xca>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d104      	bne.n	8005220 <HAL_UART_Receive+0xc0>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	227f      	movs	r2, #127	@ 0x7f
 800521a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800521e:	e008      	b.n	8005232 <HAL_UART_Receive+0xd2>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	223f      	movs	r2, #63	@ 0x3f
 8005224:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005228:	e003      	b.n	8005232 <HAL_UART_Receive+0xd2>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005238:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005242:	d108      	bne.n	8005256 <HAL_UART_Receive+0xf6>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d104      	bne.n	8005256 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800524c:	2300      	movs	r3, #0
 800524e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	61bb      	str	r3, [r7, #24]
 8005254:	e003      	b.n	800525e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800525a:	2300      	movs	r3, #0
 800525c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800525e:	e03e      	b.n	80052de <HAL_UART_Receive+0x17e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	2200      	movs	r2, #0
 8005268:	2120      	movs	r1, #32
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f000 fc90 	bl	8005b90 <UART_WaitOnFlagUntilTimeout>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d005      	beq.n	8005282 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2220      	movs	r2, #32
 800527a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e03a      	b.n	80052f8 <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d10c      	bne.n	80052a2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528e:	b29a      	uxth	r2, r3
 8005290:	8a7b      	ldrh	r3, [r7, #18]
 8005292:	4013      	ands	r3, r2
 8005294:	b29a      	uxth	r2, r3
 8005296:	69bb      	ldr	r3, [r7, #24]
 8005298:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	3302      	adds	r3, #2
 800529e:	61bb      	str	r3, [r7, #24]
 80052a0:	e00c      	b.n	80052bc <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	8a7b      	ldrh	r3, [r7, #18]
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	4013      	ands	r3, r2
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	3301      	adds	r3, #1
 80052ba:	61fb      	str	r3, [r7, #28]
      }
      if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052c2:	2b22      	cmp	r3, #34	@ 0x22
 80052c4:	d109      	bne.n	80052da <HAL_UART_Receive+0x17a>
      {
        huart->RxXferCount--;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 80052d8:	e001      	b.n	80052de <HAL_UART_Receive+0x17e>
      }
      else
      {
        /* Process was aborted during the reception */
        return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e00c      	b.n	80052f8 <HAL_UART_Receive+0x198>
    while (huart->RxXferCount > 0U)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1ba      	bne.n	8005260 <HAL_UART_Receive+0x100>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2220      	movs	r2, #32
 80052ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80052f2:	2300      	movs	r3, #0
 80052f4:	e000      	b.n	80052f8 <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 80052f6:	2302      	movs	r3, #2
  }
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3720      	adds	r7, #32
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005304:	b08c      	sub	sp, #48	@ 0x30
 8005306:	af00      	add	r7, sp, #0
 8005308:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800530a:	2300      	movs	r3, #0
 800530c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	689a      	ldr	r2, [r3, #8]
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	431a      	orrs	r2, r3
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	431a      	orrs	r2, r3
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	4313      	orrs	r3, r2
 8005326:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	4baa      	ldr	r3, [pc, #680]	@ (80055d8 <UART_SetConfig+0x2d8>)
 8005330:	4013      	ands	r3, r2
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	6812      	ldr	r2, [r2, #0]
 8005336:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005338:	430b      	orrs	r3, r1
 800533a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a9f      	ldr	r2, [pc, #636]	@ (80055dc <UART_SetConfig+0x2dc>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d004      	beq.n	800536c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005368:	4313      	orrs	r3, r2
 800536a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005376:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	6812      	ldr	r2, [r2, #0]
 800537e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005380:	430b      	orrs	r3, r1
 8005382:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538a:	f023 010f 	bic.w	r1, r3, #15
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	430a      	orrs	r2, r1
 8005398:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a90      	ldr	r2, [pc, #576]	@ (80055e0 <UART_SetConfig+0x2e0>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d125      	bne.n	80053f0 <UART_SetConfig+0xf0>
 80053a4:	4b8f      	ldr	r3, [pc, #572]	@ (80055e4 <UART_SetConfig+0x2e4>)
 80053a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053aa:	f003 0303 	and.w	r3, r3, #3
 80053ae:	2b03      	cmp	r3, #3
 80053b0:	d81a      	bhi.n	80053e8 <UART_SetConfig+0xe8>
 80053b2:	a201      	add	r2, pc, #4	@ (adr r2, 80053b8 <UART_SetConfig+0xb8>)
 80053b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b8:	080053c9 	.word	0x080053c9
 80053bc:	080053d9 	.word	0x080053d9
 80053c0:	080053d1 	.word	0x080053d1
 80053c4:	080053e1 	.word	0x080053e1
 80053c8:	2301      	movs	r3, #1
 80053ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ce:	e116      	b.n	80055fe <UART_SetConfig+0x2fe>
 80053d0:	2302      	movs	r3, #2
 80053d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053d6:	e112      	b.n	80055fe <UART_SetConfig+0x2fe>
 80053d8:	2304      	movs	r3, #4
 80053da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053de:	e10e      	b.n	80055fe <UART_SetConfig+0x2fe>
 80053e0:	2308      	movs	r3, #8
 80053e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053e6:	e10a      	b.n	80055fe <UART_SetConfig+0x2fe>
 80053e8:	2310      	movs	r3, #16
 80053ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ee:	e106      	b.n	80055fe <UART_SetConfig+0x2fe>
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a7c      	ldr	r2, [pc, #496]	@ (80055e8 <UART_SetConfig+0x2e8>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d138      	bne.n	800546c <UART_SetConfig+0x16c>
 80053fa:	4b7a      	ldr	r3, [pc, #488]	@ (80055e4 <UART_SetConfig+0x2e4>)
 80053fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005400:	f003 030c 	and.w	r3, r3, #12
 8005404:	2b0c      	cmp	r3, #12
 8005406:	d82d      	bhi.n	8005464 <UART_SetConfig+0x164>
 8005408:	a201      	add	r2, pc, #4	@ (adr r2, 8005410 <UART_SetConfig+0x110>)
 800540a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540e:	bf00      	nop
 8005410:	08005445 	.word	0x08005445
 8005414:	08005465 	.word	0x08005465
 8005418:	08005465 	.word	0x08005465
 800541c:	08005465 	.word	0x08005465
 8005420:	08005455 	.word	0x08005455
 8005424:	08005465 	.word	0x08005465
 8005428:	08005465 	.word	0x08005465
 800542c:	08005465 	.word	0x08005465
 8005430:	0800544d 	.word	0x0800544d
 8005434:	08005465 	.word	0x08005465
 8005438:	08005465 	.word	0x08005465
 800543c:	08005465 	.word	0x08005465
 8005440:	0800545d 	.word	0x0800545d
 8005444:	2300      	movs	r3, #0
 8005446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800544a:	e0d8      	b.n	80055fe <UART_SetConfig+0x2fe>
 800544c:	2302      	movs	r3, #2
 800544e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005452:	e0d4      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005454:	2304      	movs	r3, #4
 8005456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800545a:	e0d0      	b.n	80055fe <UART_SetConfig+0x2fe>
 800545c:	2308      	movs	r3, #8
 800545e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005462:	e0cc      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005464:	2310      	movs	r3, #16
 8005466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800546a:	e0c8      	b.n	80055fe <UART_SetConfig+0x2fe>
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a5e      	ldr	r2, [pc, #376]	@ (80055ec <UART_SetConfig+0x2ec>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d125      	bne.n	80054c2 <UART_SetConfig+0x1c2>
 8005476:	4b5b      	ldr	r3, [pc, #364]	@ (80055e4 <UART_SetConfig+0x2e4>)
 8005478:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800547c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005480:	2b30      	cmp	r3, #48	@ 0x30
 8005482:	d016      	beq.n	80054b2 <UART_SetConfig+0x1b2>
 8005484:	2b30      	cmp	r3, #48	@ 0x30
 8005486:	d818      	bhi.n	80054ba <UART_SetConfig+0x1ba>
 8005488:	2b20      	cmp	r3, #32
 800548a:	d00a      	beq.n	80054a2 <UART_SetConfig+0x1a2>
 800548c:	2b20      	cmp	r3, #32
 800548e:	d814      	bhi.n	80054ba <UART_SetConfig+0x1ba>
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <UART_SetConfig+0x19a>
 8005494:	2b10      	cmp	r3, #16
 8005496:	d008      	beq.n	80054aa <UART_SetConfig+0x1aa>
 8005498:	e00f      	b.n	80054ba <UART_SetConfig+0x1ba>
 800549a:	2300      	movs	r3, #0
 800549c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054a0:	e0ad      	b.n	80055fe <UART_SetConfig+0x2fe>
 80054a2:	2302      	movs	r3, #2
 80054a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054a8:	e0a9      	b.n	80055fe <UART_SetConfig+0x2fe>
 80054aa:	2304      	movs	r3, #4
 80054ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054b0:	e0a5      	b.n	80055fe <UART_SetConfig+0x2fe>
 80054b2:	2308      	movs	r3, #8
 80054b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054b8:	e0a1      	b.n	80055fe <UART_SetConfig+0x2fe>
 80054ba:	2310      	movs	r3, #16
 80054bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054c0:	e09d      	b.n	80055fe <UART_SetConfig+0x2fe>
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a4a      	ldr	r2, [pc, #296]	@ (80055f0 <UART_SetConfig+0x2f0>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d125      	bne.n	8005518 <UART_SetConfig+0x218>
 80054cc:	4b45      	ldr	r3, [pc, #276]	@ (80055e4 <UART_SetConfig+0x2e4>)
 80054ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80054d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80054d8:	d016      	beq.n	8005508 <UART_SetConfig+0x208>
 80054da:	2bc0      	cmp	r3, #192	@ 0xc0
 80054dc:	d818      	bhi.n	8005510 <UART_SetConfig+0x210>
 80054de:	2b80      	cmp	r3, #128	@ 0x80
 80054e0:	d00a      	beq.n	80054f8 <UART_SetConfig+0x1f8>
 80054e2:	2b80      	cmp	r3, #128	@ 0x80
 80054e4:	d814      	bhi.n	8005510 <UART_SetConfig+0x210>
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d002      	beq.n	80054f0 <UART_SetConfig+0x1f0>
 80054ea:	2b40      	cmp	r3, #64	@ 0x40
 80054ec:	d008      	beq.n	8005500 <UART_SetConfig+0x200>
 80054ee:	e00f      	b.n	8005510 <UART_SetConfig+0x210>
 80054f0:	2300      	movs	r3, #0
 80054f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054f6:	e082      	b.n	80055fe <UART_SetConfig+0x2fe>
 80054f8:	2302      	movs	r3, #2
 80054fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054fe:	e07e      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005500:	2304      	movs	r3, #4
 8005502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005506:	e07a      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005508:	2308      	movs	r3, #8
 800550a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800550e:	e076      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005510:	2310      	movs	r3, #16
 8005512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005516:	e072      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a35      	ldr	r2, [pc, #212]	@ (80055f4 <UART_SetConfig+0x2f4>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d12a      	bne.n	8005578 <UART_SetConfig+0x278>
 8005522:	4b30      	ldr	r3, [pc, #192]	@ (80055e4 <UART_SetConfig+0x2e4>)
 8005524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005528:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800552c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005530:	d01a      	beq.n	8005568 <UART_SetConfig+0x268>
 8005532:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005536:	d81b      	bhi.n	8005570 <UART_SetConfig+0x270>
 8005538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800553c:	d00c      	beq.n	8005558 <UART_SetConfig+0x258>
 800553e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005542:	d815      	bhi.n	8005570 <UART_SetConfig+0x270>
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <UART_SetConfig+0x250>
 8005548:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800554c:	d008      	beq.n	8005560 <UART_SetConfig+0x260>
 800554e:	e00f      	b.n	8005570 <UART_SetConfig+0x270>
 8005550:	2300      	movs	r3, #0
 8005552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005556:	e052      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005558:	2302      	movs	r3, #2
 800555a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800555e:	e04e      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005560:	2304      	movs	r3, #4
 8005562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005566:	e04a      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005568:	2308      	movs	r3, #8
 800556a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800556e:	e046      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005570:	2310      	movs	r3, #16
 8005572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005576:	e042      	b.n	80055fe <UART_SetConfig+0x2fe>
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a17      	ldr	r2, [pc, #92]	@ (80055dc <UART_SetConfig+0x2dc>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d13a      	bne.n	80055f8 <UART_SetConfig+0x2f8>
 8005582:	4b18      	ldr	r3, [pc, #96]	@ (80055e4 <UART_SetConfig+0x2e4>)
 8005584:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005588:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800558c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005590:	d01a      	beq.n	80055c8 <UART_SetConfig+0x2c8>
 8005592:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005596:	d81b      	bhi.n	80055d0 <UART_SetConfig+0x2d0>
 8005598:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800559c:	d00c      	beq.n	80055b8 <UART_SetConfig+0x2b8>
 800559e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055a2:	d815      	bhi.n	80055d0 <UART_SetConfig+0x2d0>
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d003      	beq.n	80055b0 <UART_SetConfig+0x2b0>
 80055a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ac:	d008      	beq.n	80055c0 <UART_SetConfig+0x2c0>
 80055ae:	e00f      	b.n	80055d0 <UART_SetConfig+0x2d0>
 80055b0:	2300      	movs	r3, #0
 80055b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055b6:	e022      	b.n	80055fe <UART_SetConfig+0x2fe>
 80055b8:	2302      	movs	r3, #2
 80055ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055be:	e01e      	b.n	80055fe <UART_SetConfig+0x2fe>
 80055c0:	2304      	movs	r3, #4
 80055c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055c6:	e01a      	b.n	80055fe <UART_SetConfig+0x2fe>
 80055c8:	2308      	movs	r3, #8
 80055ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055ce:	e016      	b.n	80055fe <UART_SetConfig+0x2fe>
 80055d0:	2310      	movs	r3, #16
 80055d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055d6:	e012      	b.n	80055fe <UART_SetConfig+0x2fe>
 80055d8:	cfff69f3 	.word	0xcfff69f3
 80055dc:	40008000 	.word	0x40008000
 80055e0:	40013800 	.word	0x40013800
 80055e4:	40021000 	.word	0x40021000
 80055e8:	40004400 	.word	0x40004400
 80055ec:	40004800 	.word	0x40004800
 80055f0:	40004c00 	.word	0x40004c00
 80055f4:	40005000 	.word	0x40005000
 80055f8:	2310      	movs	r3, #16
 80055fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4aae      	ldr	r2, [pc, #696]	@ (80058bc <UART_SetConfig+0x5bc>)
 8005604:	4293      	cmp	r3, r2
 8005606:	f040 8097 	bne.w	8005738 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800560a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800560e:	2b08      	cmp	r3, #8
 8005610:	d823      	bhi.n	800565a <UART_SetConfig+0x35a>
 8005612:	a201      	add	r2, pc, #4	@ (adr r2, 8005618 <UART_SetConfig+0x318>)
 8005614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005618:	0800563d 	.word	0x0800563d
 800561c:	0800565b 	.word	0x0800565b
 8005620:	08005645 	.word	0x08005645
 8005624:	0800565b 	.word	0x0800565b
 8005628:	0800564b 	.word	0x0800564b
 800562c:	0800565b 	.word	0x0800565b
 8005630:	0800565b 	.word	0x0800565b
 8005634:	0800565b 	.word	0x0800565b
 8005638:	08005653 	.word	0x08005653
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800563c:	f7fd fb10 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8005640:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005642:	e010      	b.n	8005666 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005644:	4b9e      	ldr	r3, [pc, #632]	@ (80058c0 <UART_SetConfig+0x5c0>)
 8005646:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005648:	e00d      	b.n	8005666 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800564a:	f7fd fa73 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 800564e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005650:	e009      	b.n	8005666 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005652:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005656:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005658:	e005      	b.n	8005666 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800565a:	2300      	movs	r3, #0
 800565c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005664:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	2b00      	cmp	r3, #0
 800566a:	f000 8130 	beq.w	80058ce <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005672:	4a94      	ldr	r2, [pc, #592]	@ (80058c4 <UART_SetConfig+0x5c4>)
 8005674:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005678:	461a      	mov	r2, r3
 800567a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005680:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	4613      	mov	r3, r2
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	4413      	add	r3, r2
 800568c:	69ba      	ldr	r2, [r7, #24]
 800568e:	429a      	cmp	r2, r3
 8005690:	d305      	bcc.n	800569e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	429a      	cmp	r2, r3
 800569c:	d903      	bls.n	80056a6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80056a4:	e113      	b.n	80058ce <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	2200      	movs	r2, #0
 80056aa:	60bb      	str	r3, [r7, #8]
 80056ac:	60fa      	str	r2, [r7, #12]
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b2:	4a84      	ldr	r2, [pc, #528]	@ (80058c4 <UART_SetConfig+0x5c4>)
 80056b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2200      	movs	r2, #0
 80056bc:	603b      	str	r3, [r7, #0]
 80056be:	607a      	str	r2, [r7, #4]
 80056c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80056c8:	f7fa fdea 	bl	80002a0 <__aeabi_uldivmod>
 80056cc:	4602      	mov	r2, r0
 80056ce:	460b      	mov	r3, r1
 80056d0:	4610      	mov	r0, r2
 80056d2:	4619      	mov	r1, r3
 80056d4:	f04f 0200 	mov.w	r2, #0
 80056d8:	f04f 0300 	mov.w	r3, #0
 80056dc:	020b      	lsls	r3, r1, #8
 80056de:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80056e2:	0202      	lsls	r2, r0, #8
 80056e4:	6979      	ldr	r1, [r7, #20]
 80056e6:	6849      	ldr	r1, [r1, #4]
 80056e8:	0849      	lsrs	r1, r1, #1
 80056ea:	2000      	movs	r0, #0
 80056ec:	460c      	mov	r4, r1
 80056ee:	4605      	mov	r5, r0
 80056f0:	eb12 0804 	adds.w	r8, r2, r4
 80056f4:	eb43 0905 	adc.w	r9, r3, r5
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	469a      	mov	sl, r3
 8005700:	4693      	mov	fp, r2
 8005702:	4652      	mov	r2, sl
 8005704:	465b      	mov	r3, fp
 8005706:	4640      	mov	r0, r8
 8005708:	4649      	mov	r1, r9
 800570a:	f7fa fdc9 	bl	80002a0 <__aeabi_uldivmod>
 800570e:	4602      	mov	r2, r0
 8005710:	460b      	mov	r3, r1
 8005712:	4613      	mov	r3, r2
 8005714:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800571c:	d308      	bcc.n	8005730 <UART_SetConfig+0x430>
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005724:	d204      	bcs.n	8005730 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6a3a      	ldr	r2, [r7, #32]
 800572c:	60da      	str	r2, [r3, #12]
 800572e:	e0ce      	b.n	80058ce <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005736:	e0ca      	b.n	80058ce <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005740:	d166      	bne.n	8005810 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005742:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005746:	2b08      	cmp	r3, #8
 8005748:	d827      	bhi.n	800579a <UART_SetConfig+0x49a>
 800574a:	a201      	add	r2, pc, #4	@ (adr r2, 8005750 <UART_SetConfig+0x450>)
 800574c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005750:	08005775 	.word	0x08005775
 8005754:	0800577d 	.word	0x0800577d
 8005758:	08005785 	.word	0x08005785
 800575c:	0800579b 	.word	0x0800579b
 8005760:	0800578b 	.word	0x0800578b
 8005764:	0800579b 	.word	0x0800579b
 8005768:	0800579b 	.word	0x0800579b
 800576c:	0800579b 	.word	0x0800579b
 8005770:	08005793 	.word	0x08005793
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005774:	f7fd fa74 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8005778:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800577a:	e014      	b.n	80057a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800577c:	f7fd fa86 	bl	8002c8c <HAL_RCC_GetPCLK2Freq>
 8005780:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005782:	e010      	b.n	80057a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005784:	4b4e      	ldr	r3, [pc, #312]	@ (80058c0 <UART_SetConfig+0x5c0>)
 8005786:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005788:	e00d      	b.n	80057a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800578a:	f7fd f9d3 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 800578e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005790:	e009      	b.n	80057a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005792:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005796:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005798:	e005      	b.n	80057a6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800579a:	2300      	movs	r3, #0
 800579c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80057a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 8090 	beq.w	80058ce <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b2:	4a44      	ldr	r2, [pc, #272]	@ (80058c4 <UART_SetConfig+0x5c4>)
 80057b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057b8:	461a      	mov	r2, r3
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80057c0:	005a      	lsls	r2, r3, #1
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	085b      	lsrs	r3, r3, #1
 80057c8:	441a      	add	r2, r3
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057d4:	6a3b      	ldr	r3, [r7, #32]
 80057d6:	2b0f      	cmp	r3, #15
 80057d8:	d916      	bls.n	8005808 <UART_SetConfig+0x508>
 80057da:	6a3b      	ldr	r3, [r7, #32]
 80057dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057e0:	d212      	bcs.n	8005808 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057e2:	6a3b      	ldr	r3, [r7, #32]
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	f023 030f 	bic.w	r3, r3, #15
 80057ea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057ec:	6a3b      	ldr	r3, [r7, #32]
 80057ee:	085b      	lsrs	r3, r3, #1
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	f003 0307 	and.w	r3, r3, #7
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	8bfb      	ldrh	r3, [r7, #30]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	8bfa      	ldrh	r2, [r7, #30]
 8005804:	60da      	str	r2, [r3, #12]
 8005806:	e062      	b.n	80058ce <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800580e:	e05e      	b.n	80058ce <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005810:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005814:	2b08      	cmp	r3, #8
 8005816:	d828      	bhi.n	800586a <UART_SetConfig+0x56a>
 8005818:	a201      	add	r2, pc, #4	@ (adr r2, 8005820 <UART_SetConfig+0x520>)
 800581a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800581e:	bf00      	nop
 8005820:	08005845 	.word	0x08005845
 8005824:	0800584d 	.word	0x0800584d
 8005828:	08005855 	.word	0x08005855
 800582c:	0800586b 	.word	0x0800586b
 8005830:	0800585b 	.word	0x0800585b
 8005834:	0800586b 	.word	0x0800586b
 8005838:	0800586b 	.word	0x0800586b
 800583c:	0800586b 	.word	0x0800586b
 8005840:	08005863 	.word	0x08005863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005844:	f7fd fa0c 	bl	8002c60 <HAL_RCC_GetPCLK1Freq>
 8005848:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800584a:	e014      	b.n	8005876 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800584c:	f7fd fa1e 	bl	8002c8c <HAL_RCC_GetPCLK2Freq>
 8005850:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005852:	e010      	b.n	8005876 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005854:	4b1a      	ldr	r3, [pc, #104]	@ (80058c0 <UART_SetConfig+0x5c0>)
 8005856:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005858:	e00d      	b.n	8005876 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800585a:	f7fd f96b 	bl	8002b34 <HAL_RCC_GetSysClockFreq>
 800585e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005860:	e009      	b.n	8005876 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005866:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005868:	e005      	b.n	8005876 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005874:	bf00      	nop
    }

    if (pclk != 0U)
 8005876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005878:	2b00      	cmp	r3, #0
 800587a:	d028      	beq.n	80058ce <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005880:	4a10      	ldr	r2, [pc, #64]	@ (80058c4 <UART_SetConfig+0x5c4>)
 8005882:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005886:	461a      	mov	r2, r3
 8005888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588a:	fbb3 f2f2 	udiv	r2, r3, r2
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	085b      	lsrs	r3, r3, #1
 8005894:	441a      	add	r2, r3
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	fbb2 f3f3 	udiv	r3, r2, r3
 800589e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	2b0f      	cmp	r3, #15
 80058a4:	d910      	bls.n	80058c8 <UART_SetConfig+0x5c8>
 80058a6:	6a3b      	ldr	r3, [r7, #32]
 80058a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058ac:	d20c      	bcs.n	80058c8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	b29a      	uxth	r2, r3
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	60da      	str	r2, [r3, #12]
 80058b8:	e009      	b.n	80058ce <UART_SetConfig+0x5ce>
 80058ba:	bf00      	nop
 80058bc:	40008000 	.word	0x40008000
 80058c0:	00f42400 	.word	0x00f42400
 80058c4:	0800a96c 	.word	0x0800a96c
      }
      else
      {
        ret = HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	2201      	movs	r2, #1
 80058da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	2200      	movs	r2, #0
 80058e2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	2200      	movs	r2, #0
 80058e8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80058ea:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3730      	adds	r7, #48	@ 0x30
 80058f2:	46bd      	mov	sp, r7
 80058f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080058f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005904:	f003 0308 	and.w	r3, r3, #8
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00a      	beq.n	8005922 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	430a      	orrs	r2, r1
 8005920:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005926:	f003 0301 	and.w	r3, r3, #1
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00a      	beq.n	8005944 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	430a      	orrs	r2, r1
 8005942:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005948:	f003 0302 	and.w	r3, r3, #2
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00a      	beq.n	8005966 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	430a      	orrs	r2, r1
 8005964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596a:	f003 0304 	and.w	r3, r3, #4
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00a      	beq.n	8005988 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	430a      	orrs	r2, r1
 8005986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598c:	f003 0310 	and.w	r3, r3, #16
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00a      	beq.n	80059aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ae:	f003 0320 	and.w	r3, r3, #32
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00a      	beq.n	80059cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	430a      	orrs	r2, r1
 80059ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d01a      	beq.n	8005a0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059f6:	d10a      	bne.n	8005a0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	605a      	str	r2, [r3, #4]
  }
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b098      	sub	sp, #96	@ 0x60
 8005a40:	af02      	add	r7, sp, #8
 8005a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a4c:	f7fb fe7c 	bl	8001748 <HAL_GetTick>
 8005a50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b08      	cmp	r3, #8
 8005a5e:	d12f      	bne.n	8005ac0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a64:	9300      	str	r3, [sp, #0]
 8005a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f88e 	bl	8005b90 <UART_WaitOnFlagUntilTimeout>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d022      	beq.n	8005ac0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a82:	e853 3f00 	ldrex	r3, [r3]
 8005a86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	461a      	mov	r2, r3
 8005a96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a98:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a9a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005aa0:	e841 2300 	strex	r3, r2, [r1]
 8005aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005aa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1e6      	bne.n	8005a7a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	e063      	b.n	8005b88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b04      	cmp	r3, #4
 8005acc:	d149      	bne.n	8005b62 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ace:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ad2:	9300      	str	r3, [sp, #0]
 8005ad4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f857 	bl	8005b90 <UART_WaitOnFlagUntilTimeout>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d03c      	beq.n	8005b62 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	e853 3f00 	ldrex	r3, [r3]
 8005af4:	623b      	str	r3, [r7, #32]
   return(result);
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005afc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	461a      	mov	r2, r3
 8005b04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b06:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b08:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b0e:	e841 2300 	strex	r3, r2, [r1]
 8005b12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1e6      	bne.n	8005ae8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	3308      	adds	r3, #8
 8005b20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	e853 3f00 	ldrex	r3, [r3]
 8005b28:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f023 0301 	bic.w	r3, r3, #1
 8005b30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	3308      	adds	r3, #8
 8005b38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b3a:	61fa      	str	r2, [r7, #28]
 8005b3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3e:	69b9      	ldr	r1, [r7, #24]
 8005b40:	69fa      	ldr	r2, [r7, #28]
 8005b42:	e841 2300 	strex	r3, r2, [r1]
 8005b46:	617b      	str	r3, [r7, #20]
   return(result);
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1e5      	bne.n	8005b1a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2220      	movs	r2, #32
 8005b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e012      	b.n	8005b88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2220      	movs	r2, #32
 8005b66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2220      	movs	r2, #32
 8005b6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3758      	adds	r7, #88	@ 0x58
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	603b      	str	r3, [r7, #0]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ba0:	e04f      	b.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba8:	d04b      	beq.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005baa:	f7fb fdcd 	bl	8001748 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d302      	bcc.n	8005bc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d101      	bne.n	8005bc4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e04e      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0304 	and.w	r3, r3, #4
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d037      	beq.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	2b80      	cmp	r3, #128	@ 0x80
 8005bd6:	d034      	beq.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	2b40      	cmp	r3, #64	@ 0x40
 8005bdc:	d031      	beq.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	69db      	ldr	r3, [r3, #28]
 8005be4:	f003 0308 	and.w	r3, r3, #8
 8005be8:	2b08      	cmp	r3, #8
 8005bea:	d110      	bne.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2208      	movs	r2, #8
 8005bf2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f838 	bl	8005c6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e029      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	69db      	ldr	r3, [r3, #28]
 8005c14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c1c:	d111      	bne.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f000 f81e 	bl	8005c6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2220      	movs	r2, #32
 8005c32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e00f      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	69da      	ldr	r2, [r3, #28]
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	68ba      	ldr	r2, [r7, #8]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	bf0c      	ite	eq
 8005c52:	2301      	moveq	r3, #1
 8005c54:	2300      	movne	r3, #0
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	461a      	mov	r2, r3
 8005c5a:	79fb      	ldrb	r3, [r7, #7]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d0a0      	beq.n	8005ba2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}

08005c6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b095      	sub	sp, #84	@ 0x54
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c90:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c92:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c98:	e841 2300 	strex	r3, r2, [r1]
 8005c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1e6      	bne.n	8005c72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	3308      	adds	r3, #8
 8005caa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cac:	6a3b      	ldr	r3, [r7, #32]
 8005cae:	e853 3f00 	ldrex	r3, [r3]
 8005cb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cba:	f023 0301 	bic.w	r3, r3, #1
 8005cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	3308      	adds	r3, #8
 8005cc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ccc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cd0:	e841 2300 	strex	r3, r2, [r1]
 8005cd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d1e3      	bne.n	8005ca4 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d118      	bne.n	8005d16 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	e853 3f00 	ldrex	r3, [r3]
 8005cf0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	f023 0310 	bic.w	r3, r3, #16
 8005cf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d02:	61bb      	str	r3, [r7, #24]
 8005d04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	6979      	ldr	r1, [r7, #20]
 8005d08:	69ba      	ldr	r2, [r7, #24]
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	613b      	str	r3, [r7, #16]
   return(result);
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1e6      	bne.n	8005ce4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005d2a:	bf00      	nop
 8005d2c:	3754      	adds	r7, #84	@ 0x54
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr

08005d36 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b085      	sub	sp, #20
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d101      	bne.n	8005d4c <HAL_UARTEx_DisableFifoMode+0x16>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	e027      	b.n	8005d9c <HAL_UARTEx_DisableFifoMode+0x66>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2224      	movs	r2, #36	@ 0x24
 8005d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0201 	bic.w	r2, r2, #1
 8005d72:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005d7a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3714      	adds	r7, #20
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d101      	bne.n	8005dc0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	e02d      	b.n	8005e1c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2224      	movs	r2, #36	@ 0x24
 8005dcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f022 0201 	bic.w	r2, r2, #1
 8005de6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	683a      	ldr	r2, [r7, #0]
 8005df8:	430a      	orrs	r2, r1
 8005dfa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 f84f 	bl	8005ea0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d101      	bne.n	8005e3c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005e38:	2302      	movs	r3, #2
 8005e3a:	e02d      	b.n	8005e98 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2224      	movs	r2, #36	@ 0x24
 8005e48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f022 0201 	bic.w	r2, r2, #1
 8005e62:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	683a      	ldr	r2, [r7, #0]
 8005e74:	430a      	orrs	r2, r1
 8005e76:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 f811 	bl	8005ea0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2220      	movs	r2, #32
 8005e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d108      	bne.n	8005ec2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ec0:	e031      	b.n	8005f26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ec2:	2308      	movs	r3, #8
 8005ec4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005ec6:	2308      	movs	r3, #8
 8005ec8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	0e5b      	lsrs	r3, r3, #25
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	f003 0307 	and.w	r3, r3, #7
 8005ed8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	0f5b      	lsrs	r3, r3, #29
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	f003 0307 	and.w	r3, r3, #7
 8005ee8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005eea:	7bbb      	ldrb	r3, [r7, #14]
 8005eec:	7b3a      	ldrb	r2, [r7, #12]
 8005eee:	4911      	ldr	r1, [pc, #68]	@ (8005f34 <UARTEx_SetNbDataToProcess+0x94>)
 8005ef0:	5c8a      	ldrb	r2, [r1, r2]
 8005ef2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005ef6:	7b3a      	ldrb	r2, [r7, #12]
 8005ef8:	490f      	ldr	r1, [pc, #60]	@ (8005f38 <UARTEx_SetNbDataToProcess+0x98>)
 8005efa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005efc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f00:	b29a      	uxth	r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f08:	7bfb      	ldrb	r3, [r7, #15]
 8005f0a:	7b7a      	ldrb	r2, [r7, #13]
 8005f0c:	4909      	ldr	r1, [pc, #36]	@ (8005f34 <UARTEx_SetNbDataToProcess+0x94>)
 8005f0e:	5c8a      	ldrb	r2, [r1, r2]
 8005f10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f14:	7b7a      	ldrb	r2, [r7, #13]
 8005f16:	4908      	ldr	r1, [pc, #32]	@ (8005f38 <UARTEx_SetNbDataToProcess+0x98>)
 8005f18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005f26:	bf00      	nop
 8005f28:	3714      	adds	r7, #20
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	0800a984 	.word	0x0800a984
 8005f38:	0800a98c 	.word	0x0800a98c

08005f3c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f50:	683a      	ldr	r2, [r7, #0]
 8005f52:	6812      	ldr	r2, [r2, #0]
 8005f54:	f023 0101 	bic.w	r1, r3, #1
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	2b08      	cmp	r3, #8
 8005f64:	d102      	bne.n	8005f6c <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005f66:	2340      	movs	r3, #64	@ 0x40
 8005f68:	617b      	str	r3, [r7, #20]
 8005f6a:	e001      	b.n	8005f70 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8005f7c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8005f82:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8005f88:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8005f8e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8005f94:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8005f9a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8005fa0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8005fa6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8005fac:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8005fde:	4b23      	ldr	r3, [pc, #140]	@ (800606c <FMC_NORSRAM_Init+0x130>)
 8005fe0:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fe8:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005ff0:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8005ff8:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006000:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	43db      	mvns	r3, r3
 8006010:	ea02 0103 	and.w	r1, r2, r3
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	4319      	orrs	r1, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006026:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800602a:	d10c      	bne.n	8006046 <FMC_NORSRAM_Init+0x10a>
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d008      	beq.n	8006046 <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006040:	431a      	orrs	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d006      	beq.n	800605c <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006056:	431a      	orrs	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	371c      	adds	r7, #28
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	0008fb7f 	.word	0x0008fb7f

08006070 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006070:	b480      	push	{r7}
 8006072:	b087      	sub	sp, #28
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8006086:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 800608e:	431a      	orrs	r2, r3
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	079b      	lsls	r3, r3, #30
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8006096:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	041b      	lsls	r3, r3, #16
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 800609e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	3b01      	subs	r3, #1
 80060a6:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80060a8:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	3b02      	subs	r3, #2
 80060b0:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80060b2:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80060be:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
    Timing->AccessMode;
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060d2:	d113      	bne.n	80060fc <FMC_NORSRAM_Timing_Init+0x8c>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FUL) << FMC_BTRx_CLKDIV_Pos));
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80060dc:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	3b01      	subs	r3, #1
 80060e4:	051b      	lsls	r3, r3, #20
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	431a      	orrs	r2, r3
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	371c      	adds	r7, #28
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800610a:	b480      	push	{r7}
 800610c:	b085      	sub	sp, #20
 800610e:	af00      	add	r7, sp, #0
 8006110:	60f8      	str	r0, [r7, #12]
 8006112:	60b9      	str	r1, [r7, #8]
 8006114:	607a      	str	r2, [r7, #4]
 8006116:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800611e:	d121      	bne.n	8006164 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006128:	f003 627f 	and.w	r2, r3, #267386880	@ 0xff00000
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	6819      	ldr	r1, [r3, #0]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	011b      	lsls	r3, r3, #4
 8006136:	4319      	orrs	r1, r3
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	4319      	orrs	r1, r3
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	079b      	lsls	r3, r3, #30
 8006146:	4319      	orrs	r1, r3
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	4319      	orrs	r1, r3
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	041b      	lsls	r3, r3, #16
 8006154:	430b      	orrs	r3, r1
 8006156:	ea42 0103 	orr.w	r1, r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006162:	e005      	b.n	8006170 <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800616c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
	...

08006180 <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d009      	beq.n	80061a4 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8006190:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8006192:	461a      	mov	r2, r3
        err.type, err.code);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 800619a:	6839      	ldr	r1, [r7, #0]
 800619c:	4807      	ldr	r0, [pc, #28]	@ (80061bc <ai_log_err+0x3c>)
 800619e:	f003 fb7d 	bl	800989c <iprintf>
 80061a2:	e009      	b.n	80061b8 <ai_log_err+0x38>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 80061a4:	793b      	ldrb	r3, [r7, #4]
 80061a6:	4619      	mov	r1, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80061ae:	461a      	mov	r2, r3
 80061b0:	4803      	ldr	r0, [pc, #12]	@ (80061c0 <ai_log_err+0x40>)
 80061b2:	f003 fb73 	bl	800989c <iprintf>

  do {} while (1);
 80061b6:	bf00      	nop
 80061b8:	bf00      	nop
 80061ba:	e7fd      	b.n	80061b8 <ai_log_err+0x38>
 80061bc:	0800a760 	.word	0x0800a760
 80061c0:	0800a794 	.word	0x0800a794

080061c4 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b086      	sub	sp, #24
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_mnist_create_and_init(&mnist, act_addr, NULL);
 80061cc:	2200      	movs	r2, #0
 80061ce:	6879      	ldr	r1, [r7, #4]
 80061d0:	4828      	ldr	r0, [pc, #160]	@ (8006274 <ai_boostrap+0xb0>)
 80061d2:	f000 fb51 	bl	8006878 <ai_mnist_create_and_init>
 80061d6:	4603      	mov	r3, r0
 80061d8:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 80061da:	7b3b      	ldrb	r3, [r7, #12]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d006      	beq.n	80061ee <ai_boostrap+0x2a>
    ai_log_err(err, "ai_mnist_create_and_init");
 80061e0:	4925      	ldr	r1, [pc, #148]	@ (8006278 <ai_boostrap+0xb4>)
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f7ff ffcc 	bl	8006180 <ai_log_err>
    return -1;
 80061e8:	f04f 33ff 	mov.w	r3, #4294967295
 80061ec:	e03e      	b.n	800626c <ai_boostrap+0xa8>
  }

  ai_input = ai_mnist_inputs_get(mnist, NULL);
 80061ee:	4b21      	ldr	r3, [pc, #132]	@ (8006274 <ai_boostrap+0xb0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2100      	movs	r1, #0
 80061f4:	4618      	mov	r0, r3
 80061f6:	f000 fbbd 	bl	8006974 <ai_mnist_inputs_get>
 80061fa:	4603      	mov	r3, r0
 80061fc:	4a1f      	ldr	r2, [pc, #124]	@ (800627c <ai_boostrap+0xb8>)
 80061fe:	6013      	str	r3, [r2, #0]
  ai_output = ai_mnist_outputs_get(mnist, NULL);
 8006200:	4b1c      	ldr	r3, [pc, #112]	@ (8006274 <ai_boostrap+0xb0>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2100      	movs	r1, #0
 8006206:	4618      	mov	r0, r3
 8006208:	f000 fbce 	bl	80069a8 <ai_mnist_outputs_get>
 800620c:	4603      	mov	r3, r0
 800620e:	4a1c      	ldr	r2, [pc, #112]	@ (8006280 <ai_boostrap+0xbc>)
 8006210:	6013      	str	r3, [r2, #0]

#if defined(AI_MNIST_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_MNIST_IN_NUM; idx++) {
 8006212:	2300      	movs	r3, #0
 8006214:	617b      	str	r3, [r7, #20]
 8006216:	e00f      	b.n	8006238 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 8006218:	4b18      	ldr	r3, [pc, #96]	@ (800627c <ai_boostrap+0xb8>)
 800621a:	6819      	ldr	r1, [r3, #0]
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	4613      	mov	r3, r2
 8006220:	00db      	lsls	r3, r3, #3
 8006222:	1a9b      	subs	r3, r3, r2
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	440b      	add	r3, r1
 8006228:	685a      	ldr	r2, [r3, #4]
 800622a:	4916      	ldr	r1, [pc, #88]	@ (8006284 <ai_boostrap+0xc0>)
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_MNIST_IN_NUM; idx++) {
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	3301      	adds	r3, #1
 8006236:	617b      	str	r3, [r7, #20]
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	2b00      	cmp	r3, #0
 800623c:	ddec      	ble.n	8006218 <ai_boostrap+0x54>

#if defined(AI_MNIST_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_MNIST_OUT_NUM; idx++) {
 800623e:	2300      	movs	r3, #0
 8006240:	613b      	str	r3, [r7, #16]
 8006242:	e00f      	b.n	8006264 <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 8006244:	4b0e      	ldr	r3, [pc, #56]	@ (8006280 <ai_boostrap+0xbc>)
 8006246:	6819      	ldr	r1, [r3, #0]
 8006248:	693a      	ldr	r2, [r7, #16]
 800624a:	4613      	mov	r3, r2
 800624c:	00db      	lsls	r3, r3, #3
 800624e:	1a9b      	subs	r3, r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	440b      	add	r3, r1
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	490c      	ldr	r1, [pc, #48]	@ (8006288 <ai_boostrap+0xc4>)
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_MNIST_OUT_NUM; idx++) {
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	3301      	adds	r3, #1
 8006262:	613b      	str	r3, [r7, #16]
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	2b00      	cmp	r3, #0
 8006268:	ddec      	ble.n	8006244 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_MNIST_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3718      	adds	r7, #24
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	20001a5c 	.word	0x20001a5c
 8006278:	0800a7c4 	.word	0x0800a7c4
 800627c:	20001a60 	.word	0x20001a60
 8006280:	20001a64 	.word	0x20001a64
 8006284:	20000b30 	.word	0x20000b30
 8006288:	20000b34 	.word	0x20000b34

0800628c <ai_run>:

static int ai_run(void)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_mnist_run(mnist, ai_input, ai_output);
 8006292:	4b0f      	ldr	r3, [pc, #60]	@ (80062d0 <ai_run+0x44>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a0f      	ldr	r2, [pc, #60]	@ (80062d4 <ai_run+0x48>)
 8006298:	6811      	ldr	r1, [r2, #0]
 800629a:	4a0f      	ldr	r2, [pc, #60]	@ (80062d8 <ai_run+0x4c>)
 800629c:	6812      	ldr	r2, [r2, #0]
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fbd8 	bl	8006a54 <ai_mnist_run>
 80062a4:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d00c      	beq.n	80062c6 <ai_run+0x3a>
    ai_log_err(ai_mnist_get_error(mnist),
 80062ac:	4b08      	ldr	r3, [pc, #32]	@ (80062d0 <ai_run+0x44>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4618      	mov	r0, r3
 80062b2:	f000 fabf 	bl	8006834 <ai_mnist_get_error>
 80062b6:	4603      	mov	r3, r0
 80062b8:	4908      	ldr	r1, [pc, #32]	@ (80062dc <ai_run+0x50>)
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7ff ff60 	bl	8006180 <ai_log_err>
        "ai_mnist_run");
    return -1;
 80062c0:	f04f 33ff 	mov.w	r3, #4294967295
 80062c4:	e000      	b.n	80062c8 <ai_run+0x3c>
  }

  return 0;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	20001a5c 	.word	0x20001a5c
 80062d4:	20001a60 	.word	0x20001a60
 80062d8:	20001a64 	.word	0x20001a64
 80062dc:	0800a7e0 	.word	0x0800a7e0

080062e0 <synchronize_UART>:

/* USER CODE BEGIN 2 */
void synchronize_UART(void)

{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b082      	sub	sp, #8
 80062e4:	af00      	add	r7, sp, #0

    bool is_synced = 0;
 80062e6:	2300      	movs	r3, #0
 80062e8:	71fb      	strb	r3, [r7, #7]

    unsigned char rx[2] = {0};
 80062ea:	2300      	movs	r3, #0
 80062ec:	80bb      	strh	r3, [r7, #4]

    unsigned char tx[2] = {ACKNOWLEDGE, 0};
 80062ee:	23cd      	movs	r3, #205	@ 0xcd
 80062f0:	803b      	strh	r3, [r7, #0]

    while (!is_synced)
 80062f2:	e012      	b.n	800631a <synchronize_UART+0x3a>

    {

      HAL_UART_Receive(&huart2, (uint8_t *)rx, sizeof(rx), TIMEOUT);
 80062f4:	1d39      	adds	r1, r7, #4
 80062f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80062fa:	2202      	movs	r2, #2
 80062fc:	480c      	ldr	r0, [pc, #48]	@ (8006330 <synchronize_UART+0x50>)
 80062fe:	f7fe ff2f 	bl	8005160 <HAL_UART_Receive>

      if (rx[0] == SYNCHRONISATION)
 8006302:	793b      	ldrb	r3, [r7, #4]
 8006304:	2bab      	cmp	r3, #171	@ 0xab
 8006306:	d108      	bne.n	800631a <synchronize_UART+0x3a>

      {

        HAL_UART_Transmit(&huart2, (uint8_t *)tx, sizeof(tx), TIMEOUT);
 8006308:	4639      	mov	r1, r7
 800630a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800630e:	2202      	movs	r2, #2
 8006310:	4807      	ldr	r0, [pc, #28]	@ (8006330 <synchronize_UART+0x50>)
 8006312:	f7fe fe8c 	bl	800502e <HAL_UART_Transmit>

        is_synced = 1;
 8006316:	2301      	movs	r3, #1
 8006318:	71fb      	strb	r3, [r7, #7]
    while (!is_synced)
 800631a:	79fb      	ldrb	r3, [r7, #7]
 800631c:	f083 0301 	eor.w	r3, r3, #1
 8006320:	b2db      	uxtb	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1e6      	bne.n	80062f4 <synchronize_UART+0x14>

      }

    }

    return;
 8006326:	bf00      	nop

}
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	200009a8 	.word	0x200009a8

08006334 <acquire_and_process_data>:

int acquire_and_process_data(ai_i8 *data[])

{
 8006334:	b580      	push	{r7, lr}
 8006336:	f6ad 4d68 	subw	sp, sp, #3176	@ 0xc68
 800633a:	af00      	add	r7, sp, #0
 800633c:	f607 4368 	addw	r3, r7, #3176	@ 0xc68
 8006340:	f6a3 4364 	subw	r3, r3, #3172	@ 0xc64
 8006344:	6018      	str	r0, [r3, #0]

    // 1. Variables for data acquisition

    //

    unsigned char tmp[BYTES_IN_FLOATS] = {0};
 8006346:	f607 4368 	addw	r3, r7, #3176	@ 0xc68
 800634a:	f6a3 4358 	subw	r3, r3, #3160	@ 0xc58
 800634e:	4618      	mov	r0, r3
 8006350:	f44f 6344 	mov.w	r3, #3136	@ 0xc40
 8006354:	461a      	mov	r2, r3
 8006356:	2100      	movs	r1, #0
 8006358:	f003 fbe8 	bl	8009b2c <memset>

    int num_elements = sizeof(tmp) / sizeof(tmp[0]);
 800635c:	f44f 6344 	mov.w	r3, #3136	@ 0xc40
 8006360:	f8c7 3c58 	str.w	r3, [r7, #3160]	@ 0xc58

    int num_floats = num_elements / 4;
 8006364:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 8006368:	2b00      	cmp	r3, #0
 800636a:	da00      	bge.n	800636e <acquire_and_process_data+0x3a>
 800636c:	3303      	adds	r3, #3
 800636e:	109b      	asrs	r3, r3, #2
 8006370:	f8c7 3c54 	str.w	r3, [r7, #3156]	@ 0xc54

    // 2. Receive data from UART

    //

    HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, (uint8_t *)tmp, sizeof(tmp), TIMEOUT);
 8006374:	f107 0110 	add.w	r1, r7, #16
 8006378:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800637c:	f44f 6244 	mov.w	r2, #3136	@ 0xc40
 8006380:	483d      	ldr	r0, [pc, #244]	@ (8006478 <acquire_and_process_data+0x144>)
 8006382:	f7fe feed 	bl	8005160 <HAL_UART_Receive>
 8006386:	4603      	mov	r3, r0
 8006388:	f887 3c53 	strb.w	r3, [r7, #3155]	@ 0xc53

    // Check the return status of HAL_UART_Receive

    if (status != HAL_OK)
 800638c:	f897 3c53 	ldrb.w	r3, [r7, #3155]	@ 0xc53
 8006390:	2b00      	cmp	r3, #0
 8006392:	d007      	beq.n	80063a4 <acquire_and_process_data+0x70>

    {

      printf("Failed to receive data from UART. Error code: %d\n", status);
 8006394:	f897 3c53 	ldrb.w	r3, [r7, #3155]	@ 0xc53
 8006398:	4619      	mov	r1, r3
 800639a:	4838      	ldr	r0, [pc, #224]	@ (800647c <acquire_and_process_data+0x148>)
 800639c:	f003 fa7e 	bl	800989c <iprintf>

      return (1);
 80063a0:	2301      	movs	r3, #1
 80063a2:	e063      	b.n	800646c <acquire_and_process_data+0x138>

    // 3. Reconstruct floats from bytes

    //

    if (num_elements % 4 != 0)
 80063a4:	f8d7 3c58 	ldr.w	r3, [r7, #3160]	@ 0xc58
 80063a8:	f003 0303 	and.w	r3, r3, #3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d004      	beq.n	80063ba <acquire_and_process_data+0x86>

    {

      printf("The array length is not a multiple of 4 bytes. Cannot reconstruct floats.\n");
 80063b0:	4833      	ldr	r0, [pc, #204]	@ (8006480 <acquire_and_process_data+0x14c>)
 80063b2:	f003 fadb 	bl	800996c <puts>

      return (1);
 80063b6:	2301      	movs	r3, #1
 80063b8:	e058      	b.n	800646c <acquire_and_process_data+0x138>

    }

    for (size_t i = 0; i < num_floats; i++)
 80063ba:	2300      	movs	r3, #0
 80063bc:	f8c7 3c64 	str.w	r3, [r7, #3172]	@ 0xc64
 80063c0:	e04d      	b.n	800645e <acquire_and_process_data+0x12a>

    {

      unsigned char bytes[4] = {0};
 80063c2:	f607 4368 	addw	r3, r7, #3176	@ 0xc68
 80063c6:	f6a3 435c 	subw	r3, r3, #3164	@ 0xc5c
 80063ca:	2200      	movs	r2, #0
 80063cc:	601a      	str	r2, [r3, #0]

      // Reconstruction of the bytes

      for (size_t j = 0; j < 4; j++)
 80063ce:	2300      	movs	r3, #0
 80063d0:	f8c7 3c60 	str.w	r3, [r7, #3168]	@ 0xc60
 80063d4:	e018      	b.n	8006408 <acquire_and_process_data+0xd4>

      {

        bytes[j] = tmp[i * 4 + j];
 80063d6:	f8d7 3c64 	ldr.w	r3, [r7, #3172]	@ 0xc64
 80063da:	009a      	lsls	r2, r3, #2
 80063dc:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	@ 0xc60
 80063e0:	4413      	add	r3, r2
 80063e2:	f607 4268 	addw	r2, r7, #3176	@ 0xc68
 80063e6:	f6a2 4258 	subw	r2, r2, #3160	@ 0xc58
 80063ea:	5cd1      	ldrb	r1, [r2, r3]
 80063ec:	f607 4368 	addw	r3, r7, #3176	@ 0xc68
 80063f0:	f6a3 425c 	subw	r2, r3, #3164	@ 0xc5c
 80063f4:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	@ 0xc60
 80063f8:	4413      	add	r3, r2
 80063fa:	460a      	mov	r2, r1
 80063fc:	701a      	strb	r2, [r3, #0]
      for (size_t j = 0; j < 4; j++)
 80063fe:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	@ 0xc60
 8006402:	3301      	adds	r3, #1
 8006404:	f8c7 3c60 	str.w	r3, [r7, #3168]	@ 0xc60
 8006408:	f8d7 3c60 	ldr.w	r3, [r7, #3168]	@ 0xc60
 800640c:	2b03      	cmp	r3, #3
 800640e:	d9e2      	bls.n	80063d6 <acquire_and_process_data+0xa2>

      }

      // Store the bytes in 'data'

      for (size_t k = 0; k < 4; k++)
 8006410:	2300      	movs	r3, #0
 8006412:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 8006416:	e019      	b.n	800644c <acquire_and_process_data+0x118>

      {

        ((uint8_t *)data)[(i * 4 + k)] = bytes[k];
 8006418:	f8d7 3c64 	ldr.w	r3, [r7, #3172]	@ 0xc64
 800641c:	009a      	lsls	r2, r3, #2
 800641e:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8006422:	4413      	add	r3, r2
 8006424:	f607 4268 	addw	r2, r7, #3176	@ 0xc68
 8006428:	f6a2 4264 	subw	r2, r2, #3172	@ 0xc64
 800642c:	6812      	ldr	r2, [r2, #0]
 800642e:	4413      	add	r3, r2
 8006430:	f607 4268 	addw	r2, r7, #3176	@ 0xc68
 8006434:	f6a2 415c 	subw	r1, r2, #3164	@ 0xc5c
 8006438:	f8d7 2c5c 	ldr.w	r2, [r7, #3164]	@ 0xc5c
 800643c:	440a      	add	r2, r1
 800643e:	7812      	ldrb	r2, [r2, #0]
 8006440:	701a      	strb	r2, [r3, #0]
      for (size_t k = 0; k < 4; k++)
 8006442:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8006446:	3301      	adds	r3, #1
 8006448:	f8c7 3c5c 	str.w	r3, [r7, #3164]	@ 0xc5c
 800644c:	f8d7 3c5c 	ldr.w	r3, [r7, #3164]	@ 0xc5c
 8006450:	2b03      	cmp	r3, #3
 8006452:	d9e1      	bls.n	8006418 <acquire_and_process_data+0xe4>
    for (size_t i = 0; i < num_floats; i++)
 8006454:	f8d7 3c64 	ldr.w	r3, [r7, #3172]	@ 0xc64
 8006458:	3301      	adds	r3, #1
 800645a:	f8c7 3c64 	str.w	r3, [r7, #3172]	@ 0xc64
 800645e:	f8d7 3c54 	ldr.w	r3, [r7, #3156]	@ 0xc54
 8006462:	f8d7 2c64 	ldr.w	r2, [r7, #3172]	@ 0xc64
 8006466:	429a      	cmp	r2, r3
 8006468:	d3ab      	bcc.n	80063c2 <acquire_and_process_data+0x8e>

      }

    }

    return (0);
 800646a:	2300      	movs	r3, #0

}
 800646c:	4618      	mov	r0, r3
 800646e:	f607 4768 	addw	r7, r7, #3176	@ 0xc68
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	200009a8 	.word	0x200009a8
 800647c:	0800a7f0 	.word	0x0800a7f0
 8006480:	0800a824 	.word	0x0800a824

08006484 <post_process>:

int post_process(ai_i8 *data[])

{
 8006484:	b580      	push	{r7, lr}
 8006486:	b094      	sub	sp, #80	@ 0x50
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]

    // Get the output data

    //

    if (data == NULL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d104      	bne.n	800649c <post_process+0x18>

    {

      printf("The output data is NULL.\n");
 8006492:	4838      	ldr	r0, [pc, #224]	@ (8006574 <post_process+0xf0>)
 8006494:	f003 fa6a 	bl	800996c <puts>

      return (1);
 8006498:	2301      	movs	r3, #1
 800649a:	e067      	b.n	800656c <post_process+0xe8>

    }

    uint8_t *output = data;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	647b      	str	r3, [r7, #68]	@ 0x44

    // An array to store the float outputs

    float outs[CLASS_NUMBER] = {0.0};
 80064a0:	f107 0318 	add.w	r3, r7, #24
 80064a4:	2228      	movs	r2, #40	@ 0x28
 80064a6:	2100      	movs	r1, #0
 80064a8:	4618      	mov	r0, r3
 80064aa:	f003 fb3f 	bl	8009b2c <memset>

    uint8_t outs_uint8[CLASS_NUMBER] = {0};
 80064ae:	f107 030c 	add.w	r3, r7, #12
 80064b2:	2200      	movs	r2, #0
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	605a      	str	r2, [r3, #4]
 80064b8:	811a      	strh	r2, [r3, #8]

    /* Convert the probability to float */

    for (size_t i = 0; i < CLASS_NUMBER; i++)
 80064ba:	2300      	movs	r3, #0
 80064bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064be:	e03a      	b.n	8006536 <post_process+0xb2>

    {

      uint8_t temp[4] = {0};
 80064c0:	2300      	movs	r3, #0
 80064c2:	60bb      	str	r3, [r7, #8]

      // Extract 4 bytes to reconstruct a float

      for (size_t j = 0; j < 4; j++)
 80064c4:	2300      	movs	r3, #0
 80064c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064c8:	e00f      	b.n	80064ea <post_process+0x66>

      {

        temp[j] = output[i * 4 + j];
 80064ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064cc:	009a      	lsls	r2, r3, #2
 80064ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064d0:	4413      	add	r3, r2
 80064d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064d4:	4413      	add	r3, r2
 80064d6:	7819      	ldrb	r1, [r3, #0]
 80064d8:	f107 0208 	add.w	r2, r7, #8
 80064dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064de:	4413      	add	r3, r2
 80064e0:	460a      	mov	r2, r1
 80064e2:	701a      	strb	r2, [r3, #0]
      for (size_t j = 0; j < 4; j++)
 80064e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064e6:	3301      	adds	r3, #1
 80064e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d9ec      	bls.n	80064ca <post_process+0x46>

      }

      // Reconstruct the float from the bytes

      outs[i] = *(float *)&temp;
 80064f0:	f107 0308 	add.w	r3, r7, #8
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	3350      	adds	r3, #80	@ 0x50
 80064fc:	443b      	add	r3, r7
 80064fe:	3b38      	subs	r3, #56	@ 0x38
 8006500:	601a      	str	r2, [r3, #0]

      // Convert the float to uint8_t for UART transmission

      outs_uint8[i] = (char)(outs[i] * 255);
 8006502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006504:	009b      	lsls	r3, r3, #2
 8006506:	3350      	adds	r3, #80	@ 0x50
 8006508:	443b      	add	r3, r7
 800650a:	3b38      	subs	r3, #56	@ 0x38
 800650c:	edd3 7a00 	vldr	s15, [r3]
 8006510:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8006578 <post_process+0xf4>
 8006514:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006518:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800651c:	edc7 7a00 	vstr	s15, [r7]
 8006520:	783b      	ldrb	r3, [r7, #0]
 8006522:	b2d9      	uxtb	r1, r3
 8006524:	f107 020c 	add.w	r2, r7, #12
 8006528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800652a:	4413      	add	r3, r2
 800652c:	460a      	mov	r2, r1
 800652e:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < CLASS_NUMBER; i++)
 8006530:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006532:	3301      	adds	r3, #1
 8006534:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006538:	2b09      	cmp	r3, #9
 800653a:	d9c1      	bls.n	80064c0 <post_process+0x3c>

// Transmit the output data

//

HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t *)outs_uint8, sizeof(outs_uint8), TIMEOUT);
 800653c:	f107 010c 	add.w	r1, r7, #12
 8006540:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006544:	220a      	movs	r2, #10
 8006546:	480d      	ldr	r0, [pc, #52]	@ (800657c <post_process+0xf8>)
 8006548:	f7fe fd71 	bl	800502e <HAL_UART_Transmit>
 800654c:	4603      	mov	r3, r0
 800654e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

// Check the return status of HAL_UART_Transmit

if (status != HAL_OK)
 8006552:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006556:	2b00      	cmp	r3, #0
 8006558:	d007      	beq.n	800656a <post_process+0xe6>

{

printf("Failed to transmit data to UART. Error code: %d\n", status);
 800655a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800655e:	4619      	mov	r1, r3
 8006560:	4807      	ldr	r0, [pc, #28]	@ (8006580 <post_process+0xfc>)
 8006562:	f003 f99b 	bl	800989c <iprintf>

return (1);
 8006566:	2301      	movs	r3, #1
 8006568:	e000      	b.n	800656c <post_process+0xe8>

}

return 0;
 800656a:	2300      	movs	r3, #0

}
 800656c:	4618      	mov	r0, r3
 800656e:	3750      	adds	r7, #80	@ 0x50
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	0800a870 	.word	0x0800a870
 8006578:	437f0000 	.word	0x437f0000
 800657c:	200009a8 	.word	0x200009a8
 8006580:	0800a88c 	.word	0x0800a88c

08006584 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8006588:	4803      	ldr	r0, [pc, #12]	@ (8006598 <MX_X_CUBE_AI_Init+0x14>)
 800658a:	f003 f9ef 	bl	800996c <puts>

  ai_boostrap(data_activations0);
 800658e:	4803      	ldr	r0, [pc, #12]	@ (800659c <MX_X_CUBE_AI_Init+0x18>)
 8006590:	f7ff fe18 	bl	80061c4 <ai_boostrap>
    /* USER CODE END 5 */
}
 8006594:	bf00      	nop
 8006596:	bd80      	pop	{r7, pc}
 8006598:	0800a8c0 	.word	0x0800a8c0
 800659c:	2000000c 	.word	0x2000000c

080065a0 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)

{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN 6 */

  int res = -1;
 80065a6:	f04f 33ff 	mov.w	r3, #4294967295
 80065aa:	60fb      	str	r3, [r7, #12]

  uint8_t *in_data = ai_input[0].data;
 80065ac:	4b19      	ldr	r3, [pc, #100]	@ (8006614 <MX_X_CUBE_AI_Process+0x74>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	60bb      	str	r3, [r7, #8]

  uint8_t *out_data = ai_output[0].data;
 80065b4:	4b18      	ldr	r3, [pc, #96]	@ (8006618 <MX_X_CUBE_AI_Process+0x78>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	607b      	str	r3, [r7, #4]

  synchronize_UART();
 80065bc:	f7ff fe90 	bl	80062e0 <synchronize_UART>

  if (mnist) {
 80065c0:	4b16      	ldr	r3, [pc, #88]	@ (800661c <MX_X_CUBE_AI_Process+0x7c>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d013      	beq.n	80065f0 <MX_X_CUBE_AI_Process+0x50>

    do {

      /* 1 - acquire and pre-process input data */

      res = acquire_and_process_data(in_data);
 80065c8:	68b8      	ldr	r0, [r7, #8]
 80065ca:	f7ff feb3 	bl	8006334 <acquire_and_process_data>
 80065ce:	60f8      	str	r0, [r7, #12]

      /* 2 - process the data - call inference engine */

      if (res == 0)
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d102      	bne.n	80065dc <MX_X_CUBE_AI_Process+0x3c>

        res = ai_run();
 80065d6:	f7ff fe59 	bl	800628c <ai_run>
 80065da:	60f8      	str	r0, [r7, #12]

      /* 3- post-process the predictions */

      if (res == 0)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d103      	bne.n	80065ea <MX_X_CUBE_AI_Process+0x4a>

        res = post_process(out_data);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7ff ff4e 	bl	8006484 <post_process>
 80065e8:	60f8      	str	r0, [r7, #12]

    } while (res==0);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d0eb      	beq.n	80065c8 <MX_X_CUBE_AI_Process+0x28>

  }

  if (res) {
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00a      	beq.n	800660c <MX_X_CUBE_AI_Process+0x6c>

    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 80065f6:	2311      	movs	r3, #17
 80065f8:	703b      	strb	r3, [r7, #0]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2210      	movs	r2, #16
 80065fe:	f362 231f 	bfi	r3, r2, #8, #24
 8006602:	603b      	str	r3, [r7, #0]

    ai_log_err(err, "Process has FAILED");
 8006604:	4906      	ldr	r1, [pc, #24]	@ (8006620 <MX_X_CUBE_AI_Process+0x80>)
 8006606:	6838      	ldr	r0, [r7, #0]
 8006608:	f7ff fdba 	bl	8006180 <ai_log_err>

  }

    /* USER CODE END 6 */

}
 800660c:	bf00      	nop
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	20001a60 	.word	0x20001a60
 8006618:	20001a64 	.word	0x20001a64
 800661c:	20001a5c 	.word	0x20001a5c
 8006620:	0800a8e0 	.word	0x0800a8e0

08006624 <mnist_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool mnist_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b082      	sub	sp, #8
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_mnist_activations_map, 1, params)) {
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	2101      	movs	r1, #1
 8006632:	4831      	ldr	r0, [pc, #196]	@ (80066f8 <mnist_configure_activations+0xd4>)
 8006634:	f000 fae2 	bl	8006bfc <ai_platform_get_activations_map>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d051      	beq.n	80066e2 <mnist_configure_activations+0xbe>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_mnist_activations_map[0] + 248);
 800663e:	4b2e      	ldr	r3, [pc, #184]	@ (80066f8 <mnist_configure_activations+0xd4>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	33f8      	adds	r3, #248	@ 0xf8
 8006644:	4a2d      	ldr	r2, [pc, #180]	@ (80066fc <mnist_configure_activations+0xd8>)
 8006646:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 248);
 8006648:	4b2b      	ldr	r3, [pc, #172]	@ (80066f8 <mnist_configure_activations+0xd4>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	33f8      	adds	r3, #248	@ 0xf8
 800664e:	4a2b      	ldr	r2, [pc, #172]	@ (80066fc <mnist_configure_activations+0xd8>)
 8006650:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_scratch0_array.data = AI_PTR(g_mnist_activations_map[0] + 3384);
 8006652:	4b29      	ldr	r3, [pc, #164]	@ (80066f8 <mnist_configure_activations+0xd4>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f603 5338 	addw	r3, r3, #3384	@ 0xd38
 800665a:	4a29      	ldr	r2, [pc, #164]	@ (8006700 <mnist_configure_activations+0xdc>)
 800665c:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_scratch0_array.data_start = AI_PTR(g_mnist_activations_map[0] + 3384);
 800665e:	4b26      	ldr	r3, [pc, #152]	@ (80066f8 <mnist_configure_activations+0xd4>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f603 5338 	addw	r3, r3, #3384	@ 0xd38
 8006666:	4a26      	ldr	r2, [pc, #152]	@ (8006700 <mnist_configure_activations+0xdc>)
 8006668:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_scratch1_array.data = AI_PTR(g_mnist_activations_map[0] + 3420);
 800666a:	4b23      	ldr	r3, [pc, #140]	@ (80066f8 <mnist_configure_activations+0xd4>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f603 535c 	addw	r3, r3, #3420	@ 0xd5c
 8006672:	4a24      	ldr	r2, [pc, #144]	@ (8006704 <mnist_configure_activations+0xe0>)
 8006674:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_scratch1_array.data_start = AI_PTR(g_mnist_activations_map[0] + 3420);
 8006676:	4b20      	ldr	r3, [pc, #128]	@ (80066f8 <mnist_configure_activations+0xd4>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f603 535c 	addw	r3, r3, #3420	@ 0xd5c
 800667e:	4a21      	ldr	r2, [pc, #132]	@ (8006704 <mnist_configure_activations+0xe0>)
 8006680:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_output_array.data = AI_PTR(g_mnist_activations_map[0] + 0);
 8006682:	4b1d      	ldr	r3, [pc, #116]	@ (80066f8 <mnist_configure_activations+0xd4>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a20      	ldr	r2, [pc, #128]	@ (8006708 <mnist_configure_activations+0xe4>)
 8006688:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 0);
 800668a:	4b1b      	ldr	r3, [pc, #108]	@ (80066f8 <mnist_configure_activations+0xd4>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a1e      	ldr	r2, [pc, #120]	@ (8006708 <mnist_configure_activations+0xe4>)
 8006690:	60d3      	str	r3, [r2, #12]
    dense_dense_output_array.data = AI_PTR(g_mnist_activations_map[0] + 1568);
 8006692:	4b19      	ldr	r3, [pc, #100]	@ (80066f8 <mnist_configure_activations+0xd4>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 800669a:	4a1c      	ldr	r2, [pc, #112]	@ (800670c <mnist_configure_activations+0xe8>)
 800669c:	6093      	str	r3, [r2, #8]
    dense_dense_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 1568);
 800669e:	4b16      	ldr	r3, [pc, #88]	@ (80066f8 <mnist_configure_activations+0xd4>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 80066a6:	4a19      	ldr	r2, [pc, #100]	@ (800670c <mnist_configure_activations+0xe8>)
 80066a8:	60d3      	str	r3, [r2, #12]
    dense_output_array.data = AI_PTR(g_mnist_activations_map[0] + 0);
 80066aa:	4b13      	ldr	r3, [pc, #76]	@ (80066f8 <mnist_configure_activations+0xd4>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a18      	ldr	r2, [pc, #96]	@ (8006710 <mnist_configure_activations+0xec>)
 80066b0:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 0);
 80066b2:	4b11      	ldr	r3, [pc, #68]	@ (80066f8 <mnist_configure_activations+0xd4>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a16      	ldr	r2, [pc, #88]	@ (8006710 <mnist_configure_activations+0xec>)
 80066b8:	60d3      	str	r3, [r2, #12]
    dense_1_dense_output_array.data = AI_PTR(g_mnist_activations_map[0] + 64);
 80066ba:	4b0f      	ldr	r3, [pc, #60]	@ (80066f8 <mnist_configure_activations+0xd4>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	3340      	adds	r3, #64	@ 0x40
 80066c0:	4a14      	ldr	r2, [pc, #80]	@ (8006714 <mnist_configure_activations+0xf0>)
 80066c2:	6093      	str	r3, [r2, #8]
    dense_1_dense_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 64);
 80066c4:	4b0c      	ldr	r3, [pc, #48]	@ (80066f8 <mnist_configure_activations+0xd4>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	3340      	adds	r3, #64	@ 0x40
 80066ca:	4a12      	ldr	r2, [pc, #72]	@ (8006714 <mnist_configure_activations+0xf0>)
 80066cc:	60d3      	str	r3, [r2, #12]
    dense_1_output_array.data = AI_PTR(g_mnist_activations_map[0] + 0);
 80066ce:	4b0a      	ldr	r3, [pc, #40]	@ (80066f8 <mnist_configure_activations+0xd4>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a11      	ldr	r2, [pc, #68]	@ (8006718 <mnist_configure_activations+0xf4>)
 80066d4:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(g_mnist_activations_map[0] + 0);
 80066d6:	4b08      	ldr	r3, [pc, #32]	@ (80066f8 <mnist_configure_activations+0xd4>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a0f      	ldr	r2, [pc, #60]	@ (8006718 <mnist_configure_activations+0xf4>)
 80066dc:	60d3      	str	r3, [r2, #12]
    return true;
 80066de:	2301      	movs	r3, #1
 80066e0:	e005      	b.n	80066ee <mnist_configure_activations+0xca>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80066e2:	2213      	movs	r2, #19
 80066e4:	2130      	movs	r1, #48	@ 0x30
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f000 fb0a 	bl	8006d00 <ai_platform_network_set_error>
  return false;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop
 80066f8:	20001a68 	.word	0x20001a68
 80066fc:	20000010 	.word	0x20000010
 8006700:	200000d0 	.word	0x200000d0
 8006704:	200000e0 	.word	0x200000e0
 8006708:	20000020 	.word	0x20000020
 800670c:	20000030 	.word	0x20000030
 8006710:	20000040 	.word	0x20000040
 8006714:	20000050 	.word	0x20000050
 8006718:	20000060 	.word	0x20000060

0800671c <mnist_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool mnist_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b082      	sub	sp, #8
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_mnist_weights_map, 1, params)) {
 8006726:	683a      	ldr	r2, [r7, #0]
 8006728:	2101      	movs	r1, #1
 800672a:	483b      	ldr	r0, [pc, #236]	@ (8006818 <mnist_configure_weights+0xfc>)
 800672c:	f000 fa14 	bl	8006b58 <ai_platform_get_weights_map>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d065      	beq.n	8006802 <mnist_configure_weights+0xe6>
    /* Updating weights (byte) offsets */
    
    conv2d_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8006736:	4b39      	ldr	r3, [pc, #228]	@ (800681c <mnist_configure_weights+0x100>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800673e:	4a37      	ldr	r2, [pc, #220]	@ (800681c <mnist_configure_weights+0x100>)
 8006740:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_weights_array.data = AI_PTR(g_mnist_weights_map[0] + 0);
 8006742:	4b35      	ldr	r3, [pc, #212]	@ (8006818 <mnist_configure_weights+0xfc>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a35      	ldr	r2, [pc, #212]	@ (800681c <mnist_configure_weights+0x100>)
 8006748:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_weights_array.data_start = AI_PTR(g_mnist_weights_map[0] + 0);
 800674a:	4b33      	ldr	r3, [pc, #204]	@ (8006818 <mnist_configure_weights+0xfc>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a33      	ldr	r2, [pc, #204]	@ (800681c <mnist_configure_weights+0x100>)
 8006750:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8006752:	4b33      	ldr	r3, [pc, #204]	@ (8006820 <mnist_configure_weights+0x104>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800675a:	4a31      	ldr	r2, [pc, #196]	@ (8006820 <mnist_configure_weights+0x104>)
 800675c:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_bias_array.data = AI_PTR(g_mnist_weights_map[0] + 72);
 800675e:	4b2e      	ldr	r3, [pc, #184]	@ (8006818 <mnist_configure_weights+0xfc>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3348      	adds	r3, #72	@ 0x48
 8006764:	4a2e      	ldr	r2, [pc, #184]	@ (8006820 <mnist_configure_weights+0x104>)
 8006766:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_bias_array.data_start = AI_PTR(g_mnist_weights_map[0] + 72);
 8006768:	4b2b      	ldr	r3, [pc, #172]	@ (8006818 <mnist_configure_weights+0xfc>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3348      	adds	r3, #72	@ 0x48
 800676e:	4a2c      	ldr	r2, [pc, #176]	@ (8006820 <mnist_configure_weights+0x104>)
 8006770:	60d3      	str	r3, [r2, #12]
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8006772:	4b2c      	ldr	r3, [pc, #176]	@ (8006824 <mnist_configure_weights+0x108>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800677a:	4a2a      	ldr	r2, [pc, #168]	@ (8006824 <mnist_configure_weights+0x108>)
 800677c:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_mnist_weights_map[0] + 144);
 800677e:	4b26      	ldr	r3, [pc, #152]	@ (8006818 <mnist_configure_weights+0xfc>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	3390      	adds	r3, #144	@ 0x90
 8006784:	4a27      	ldr	r2, [pc, #156]	@ (8006824 <mnist_configure_weights+0x108>)
 8006786:	6093      	str	r3, [r2, #8]
    dense_dense_weights_array.data_start = AI_PTR(g_mnist_weights_map[0] + 80);
 8006788:	4b23      	ldr	r3, [pc, #140]	@ (8006818 <mnist_configure_weights+0xfc>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3350      	adds	r3, #80	@ 0x50
 800678e:	4a25      	ldr	r2, [pc, #148]	@ (8006824 <mnist_configure_weights+0x108>)
 8006790:	60d3      	str	r3, [r2, #12]
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8006792:	4b25      	ldr	r3, [pc, #148]	@ (8006828 <mnist_configure_weights+0x10c>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800679a:	4a23      	ldr	r2, [pc, #140]	@ (8006828 <mnist_configure_weights+0x10c>)
 800679c:	6013      	str	r3, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_mnist_weights_map[0] + 3280);
 800679e:	4b1e      	ldr	r3, [pc, #120]	@ (8006818 <mnist_configure_weights+0xfc>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f503 634d 	add.w	r3, r3, #3280	@ 0xcd0
 80067a6:	4a20      	ldr	r2, [pc, #128]	@ (8006828 <mnist_configure_weights+0x10c>)
 80067a8:	6093      	str	r3, [r2, #8]
    dense_dense_bias_array.data_start = AI_PTR(g_mnist_weights_map[0] + 3280);
 80067aa:	4b1b      	ldr	r3, [pc, #108]	@ (8006818 <mnist_configure_weights+0xfc>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f503 634d 	add.w	r3, r3, #3280	@ 0xcd0
 80067b2:	4a1d      	ldr	r2, [pc, #116]	@ (8006828 <mnist_configure_weights+0x10c>)
 80067b4:	60d3      	str	r3, [r2, #12]
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 80067b6:	4b1d      	ldr	r3, [pc, #116]	@ (800682c <mnist_configure_weights+0x110>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80067be:	4a1b      	ldr	r2, [pc, #108]	@ (800682c <mnist_configure_weights+0x110>)
 80067c0:	6013      	str	r3, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(g_mnist_weights_map[0] + 3408);
 80067c2:	4b15      	ldr	r3, [pc, #84]	@ (8006818 <mnist_configure_weights+0xfc>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f503 6355 	add.w	r3, r3, #3408	@ 0xd50
 80067ca:	4a18      	ldr	r2, [pc, #96]	@ (800682c <mnist_configure_weights+0x110>)
 80067cc:	6093      	str	r3, [r2, #8]
    dense_1_dense_weights_array.data_start = AI_PTR(g_mnist_weights_map[0] + 3344);
 80067ce:	4b12      	ldr	r3, [pc, #72]	@ (8006818 <mnist_configure_weights+0xfc>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f503 6351 	add.w	r3, r3, #3344	@ 0xd10
 80067d6:	4a15      	ldr	r2, [pc, #84]	@ (800682c <mnist_configure_weights+0x110>)
 80067d8:	60d3      	str	r3, [r2, #12]
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 80067da:	4b15      	ldr	r3, [pc, #84]	@ (8006830 <mnist_configure_weights+0x114>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80067e2:	4a13      	ldr	r2, [pc, #76]	@ (8006830 <mnist_configure_weights+0x114>)
 80067e4:	6013      	str	r3, [r2, #0]
    dense_1_dense_bias_array.data = AI_PTR(g_mnist_weights_map[0] + 3488);
 80067e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006818 <mnist_configure_weights+0xfc>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f503 635a 	add.w	r3, r3, #3488	@ 0xda0
 80067ee:	4a10      	ldr	r2, [pc, #64]	@ (8006830 <mnist_configure_weights+0x114>)
 80067f0:	6093      	str	r3, [r2, #8]
    dense_1_dense_bias_array.data_start = AI_PTR(g_mnist_weights_map[0] + 3488);
 80067f2:	4b09      	ldr	r3, [pc, #36]	@ (8006818 <mnist_configure_weights+0xfc>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f503 635a 	add.w	r3, r3, #3488	@ 0xda0
 80067fa:	4a0d      	ldr	r2, [pc, #52]	@ (8006830 <mnist_configure_weights+0x114>)
 80067fc:	60d3      	str	r3, [r2, #12]
    return true;
 80067fe:	2301      	movs	r3, #1
 8006800:	e005      	b.n	800680e <mnist_configure_weights+0xf2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8006802:	2212      	movs	r2, #18
 8006804:	2130      	movs	r1, #48	@ 0x30
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 fa7a 	bl	8006d00 <ai_platform_network_set_error>
  return false;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3708      	adds	r7, #8
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	20001a6c 	.word	0x20001a6c
 800681c:	20000070 	.word	0x20000070
 8006820:	20000080 	.word	0x20000080
 8006824:	20000090 	.word	0x20000090
 8006828:	200000a0 	.word	0x200000a0
 800682c:	200000b0 	.word	0x200000b0
 8006830:	200000c0 	.word	0x200000c0

08006834 <ai_mnist_get_error>:
}


AI_API_ENTRY
ai_error ai_mnist_get_error(ai_handle network)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f000 fa53 	bl	8006ce8 <ai_platform_network_get_error>
 8006842:	4603      	mov	r3, r0
}
 8006844:	4618      	mov	r0, r3
 8006846:	3708      	adds	r7, #8
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <ai_mnist_create>:


AI_API_ENTRY
ai_error ai_mnist_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af02      	add	r7, sp, #8
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8006856:	2300      	movs	r3, #0
 8006858:	9301      	str	r3, [sp, #4]
 800685a:	2305      	movs	r3, #5
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	2301      	movs	r3, #1
 8006860:	4a04      	ldr	r2, [pc, #16]	@ (8006874 <ai_mnist_create+0x28>)
 8006862:	6839      	ldr	r1, [r7, #0]
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 fb39 	bl	8006edc <ai_platform_network_create>
 800686a:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800686c:	4618      	mov	r0, r3
 800686e:	3708      	adds	r7, #8
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}
 8006874:	2000072c 	.word	0x2000072c

08006878 <ai_mnist_create_and_init>:


AI_API_ENTRY
ai_error ai_mnist_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b094      	sub	sp, #80	@ 0x50
 800687c:	af00      	add	r7, sp, #0
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_mnist_create(network, AI_MNIST_DATA_CONFIG);
 8006884:	2100      	movs	r1, #0
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f7ff ffe0 	bl	800684c <ai_mnist_create>
 800688c:	4603      	mov	r3, r0
 800688e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 8006890:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8006894:	2b00      	cmp	r3, #0
 8006896:	d001      	beq.n	800689c <ai_mnist_create_and_init+0x24>
    return err;
 8006898:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800689a:	e067      	b.n	800696c <ai_mnist_create_and_init+0xf4>
  }
  
  if (ai_mnist_data_params_get(&params) != true) {
 800689c:	f107 0310 	add.w	r3, r7, #16
 80068a0:	4618      	mov	r0, r3
 80068a2:	f000 f8e7 	bl	8006a74 <ai_mnist_data_params_get>
 80068a6:	4603      	mov	r3, r0
 80068a8:	f083 0301 	eor.w	r3, r3, #1
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d008      	beq.n	80068c4 <ai_mnist_create_and_init+0x4c>
    err = ai_mnist_get_error(*network);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4618      	mov	r0, r3
 80068b8:	f7ff ffbc 	bl	8006834 <ai_mnist_get_error>
 80068bc:	4603      	mov	r3, r0
 80068be:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 80068c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068c2:	e053      	b.n	800696c <ai_mnist_create_and_init+0xf4>
  }
#if defined(AI_MNIST_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 80068c4:	2300      	movs	r3, #0
 80068c6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80068ca:	e012      	b.n	80068f2 <ai_mnist_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 80068cc:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 80068d0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	68ba      	ldr	r2, [r7, #8]
 80068d8:	4413      	add	r3, r2
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	f107 0310 	add.w	r3, r7, #16
 80068e0:	330c      	adds	r3, #12
 80068e2:	4618      	mov	r0, r3
 80068e4:	f000 f92a 	bl	8006b3c <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 80068e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80068ec:	3301      	adds	r3, #1
 80068ee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d004      	beq.n	8006902 <ai_mnist_create_and_init+0x8a>
 80068f8:	8bfb      	ldrh	r3, [r7, #30]
 80068fa:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80068fe:	429a      	cmp	r2, r3
 8006900:	d3e4      	bcc.n	80068cc <ai_mnist_create_and_init+0x54>
  }
#endif
#if defined(AI_MNIST_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8006902:	2300      	movs	r3, #0
 8006904:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006908:	e012      	b.n	8006930 <ai_mnist_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 800690a:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 800690e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	4413      	add	r3, r2
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	f107 0310 	add.w	r3, r7, #16
 800691e:	3304      	adds	r3, #4
 8006920:	4618      	mov	r0, r3
 8006922:	f000 f90b 	bl	8006b3c <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8006926:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800692a:	3301      	adds	r3, #1
 800692c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d004      	beq.n	8006940 <ai_mnist_create_and_init+0xc8>
 8006936:	8afb      	ldrh	r3, [r7, #22]
 8006938:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800693c:	429a      	cmp	r2, r3
 800693e:	d3e4      	bcc.n	800690a <ai_mnist_create_and_init+0x92>
  }
#endif
  if (ai_mnist_init(*network, &params) != true) {
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f107 0210 	add.w	r2, r7, #16
 8006948:	4611      	mov	r1, r2
 800694a:	4618      	mov	r0, r3
 800694c:	f000 f846 	bl	80069dc <ai_mnist_init>
 8006950:	4603      	mov	r3, r0
 8006952:	f083 0301 	eor.w	r3, r3, #1
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d006      	beq.n	800696a <ai_mnist_create_and_init+0xf2>
    err = ai_mnist_get_error(*network);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4618      	mov	r0, r3
 8006962:	f7ff ff67 	bl	8006834 <ai_mnist_get_error>
 8006966:	4603      	mov	r3, r0
 8006968:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 800696a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800696c:	4618      	mov	r0, r3
 800696e:	3750      	adds	r7, #80	@ 0x50
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <ai_mnist_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_mnist_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d104      	bne.n	800698e <ai_mnist_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8006984:	4b06      	ldr	r3, [pc, #24]	@ (80069a0 <ai_mnist_inputs_get+0x2c>)
 8006986:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a06      	ldr	r2, [pc, #24]	@ (80069a4 <ai_mnist_inputs_get+0x30>)
 800698c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800698e:	6839      	ldr	r1, [r7, #0]
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 f9bb 	bl	8006d0c <ai_platform_inputs_get>
 8006996:	4603      	mov	r3, r0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3708      	adds	r7, #8
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	2000072c 	.word	0x2000072c
 80069a4:	a1c00100 	.word	0xa1c00100

080069a8 <ai_mnist_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_mnist_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b082      	sub	sp, #8
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d104      	bne.n	80069c2 <ai_mnist_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80069b8:	4b06      	ldr	r3, [pc, #24]	@ (80069d4 <ai_mnist_outputs_get+0x2c>)
 80069ba:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a06      	ldr	r2, [pc, #24]	@ (80069d8 <ai_mnist_outputs_get+0x30>)
 80069c0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 80069c2:	6839      	ldr	r1, [r7, #0]
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 fa17 	bl	8006df8 <ai_platform_outputs_get>
 80069ca:	4603      	mov	r3, r0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3708      	adds	r7, #8
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	2000072c 	.word	0x2000072c
 80069d8:	a1c00100 	.word	0xa1c00100

080069dc <ai_mnist_init>:


AI_API_ENTRY
ai_bool ai_mnist_init(
  ai_handle network, const ai_network_params* params)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 80069e6:	6839      	ldr	r1, [r7, #0]
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 fab9 	bl	8006f60 <ai_platform_network_init>
 80069ee:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 80069f0:	2301      	movs	r3, #1
 80069f2:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d101      	bne.n	80069fe <ai_mnist_init+0x22>
 80069fa:	2300      	movs	r3, #0
 80069fc:	e026      	b.n	8006a4c <ai_mnist_init+0x70>
  ok &= mnist_configure_weights(net_ctx, params);
 80069fe:	6839      	ldr	r1, [r7, #0]
 8006a00:	68f8      	ldr	r0, [r7, #12]
 8006a02:	f7ff fe8b 	bl	800671c <mnist_configure_weights>
 8006a06:	4603      	mov	r3, r0
 8006a08:	461a      	mov	r2, r3
 8006a0a:	7afb      	ldrb	r3, [r7, #11]
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	bf14      	ite	ne
 8006a12:	2301      	movne	r3, #1
 8006a14:	2300      	moveq	r3, #0
 8006a16:	72fb      	strb	r3, [r7, #11]
  ok &= mnist_configure_activations(net_ctx, params);
 8006a18:	6839      	ldr	r1, [r7, #0]
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f7ff fe02 	bl	8006624 <mnist_configure_activations>
 8006a20:	4603      	mov	r3, r0
 8006a22:	461a      	mov	r2, r3
 8006a24:	7afb      	ldrb	r3, [r7, #11]
 8006a26:	4013      	ands	r3, r2
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	bf14      	ite	ne
 8006a2c:	2301      	movne	r3, #1
 8006a2e:	2300      	moveq	r3, #0
 8006a30:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fb2c 	bl	8007090 <ai_platform_network_post_init>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	7afb      	ldrb	r3, [r7, #11]
 8006a3e:	4013      	ands	r3, r2
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	bf14      	ite	ne
 8006a44:	2301      	movne	r3, #1
 8006a46:	2300      	moveq	r3, #0
 8006a48:	72fb      	strb	r3, [r7, #11]

  return ok;
 8006a4a:	7afb      	ldrb	r3, [r7, #11]
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <ai_mnist_run>:


AI_API_ENTRY
ai_i32 ai_mnist_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	68b9      	ldr	r1, [r7, #8]
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 fb41 	bl	80070ec <ai_platform_network_process>
 8006a6a:	4603      	mov	r3, r0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <ai_mnist_data_params_get>:
 * @ingroup mnist_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_mnist_data_params_get(ai_network_params* params)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b086      	sub	sp, #24
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d101      	bne.n	8006a86 <ai_mnist_data_params_get+0x12>
 8006a82:	2300      	movs	r3, #0
 8006a84:	e016      	b.n	8006ab4 <ai_mnist_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8006a86:	4a0d      	ldr	r2, [pc, #52]	@ (8006abc <ai_mnist_data_params_get+0x48>)
 8006a88:	f107 0310 	add.w	r3, r7, #16
 8006a8c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a90:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_MNIST_DATA_ACTIVATIONS_COUNT, g_mnist_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8006a94:	4a0a      	ldr	r2, [pc, #40]	@ (8006ac0 <ai_mnist_data_params_get+0x4c>)
 8006a96:	f107 0308 	add.w	r3, r7, #8
 8006a9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a9e:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_MNIST_DATA_WEIGHTS_COUNT, g_mnist_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8006aa2:	f107 0210 	add.w	r2, r7, #16
 8006aa6:	f107 0308 	add.w	r3, r7, #8
 8006aaa:	4619      	mov	r1, r3
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f8f9 	bl	8006ca4 <ai_platform_bind_network_params>
 8006ab2:	4603      	mov	r3, r0
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3718      	adds	r7, #24
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	0800a914 	.word	0x0800a914
 8006ac0:	0800a91c 	.word	0x0800a91c

08006ac4 <ai_buffer_get_size>:
 8006ac4:	b360      	cbz	r0, 8006b20 <ai_buffer_get_size+0x5c>
 8006ac6:	b430      	push	{r4, r5}
 8006ac8:	6803      	ldr	r3, [r0, #0]
 8006aca:	4d16      	ldr	r5, [pc, #88]	@ (8006b24 <ai_buffer_get_size+0x60>)
 8006acc:	6984      	ldr	r4, [r0, #24]
 8006ace:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8006ad2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006ad6:	42ab      	cmp	r3, r5
 8006ad8:	6862      	ldr	r2, [r4, #4]
 8006ada:	d01b      	beq.n	8006b14 <ai_buffer_get_size+0x50>
 8006adc:	7d03      	ldrb	r3, [r0, #20]
 8006ade:	6941      	ldr	r1, [r0, #20]
 8006ae0:	f1a3 0301 	sub.w	r3, r3, #1
 8006ae4:	fab3 f383 	clz	r3, r3
 8006ae8:	095b      	lsrs	r3, r3, #5
 8006aea:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8006aee:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8006af2:	da0b      	bge.n	8006b0c <ai_buffer_get_size+0x48>
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d102      	bne.n	8006afe <ai_buffer_get_size+0x3a>
 8006af8:	2802      	cmp	r0, #2
 8006afa:	d007      	beq.n	8006b0c <ai_buffer_get_size+0x48>
 8006afc:	2302      	movs	r3, #2
 8006afe:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8006b02:	3301      	adds	r3, #1
 8006b04:	4298      	cmp	r0, r3
 8006b06:	fb01 f202 	mul.w	r2, r1, r2
 8006b0a:	d1f3      	bne.n	8006af4 <ai_buffer_get_size+0x30>
 8006b0c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8006b10:	bc30      	pop	{r4, r5}
 8006b12:	4770      	bx	lr
 8006b14:	2900      	cmp	r1, #0
 8006b16:	d0e1      	beq.n	8006adc <ai_buffer_get_size+0x18>
 8006b18:	321f      	adds	r2, #31
 8006b1a:	f022 021f 	bic.w	r2, r2, #31
 8006b1e:	e7dd      	b.n	8006adc <ai_buffer_get_size+0x18>
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	000400c0 	.word	0x000400c0

08006b28 <ai_buffer_array_sane>:
 8006b28:	b138      	cbz	r0, 8006b3a <ai_buffer_array_sane+0x12>
 8006b2a:	6843      	ldr	r3, [r0, #4]
 8006b2c:	b123      	cbz	r3, 8006b38 <ai_buffer_array_sane+0x10>
 8006b2e:	8840      	ldrh	r0, [r0, #2]
 8006b30:	3800      	subs	r0, #0
 8006b32:	bf18      	it	ne
 8006b34:	2001      	movne	r0, #1
 8006b36:	4770      	bx	lr
 8006b38:	4618      	mov	r0, r3
 8006b3a:	4770      	bx	lr

08006b3c <ai_buffer_array_item_set_address>:
 8006b3c:	b158      	cbz	r0, 8006b56 <ai_buffer_array_item_set_address+0x1a>
 8006b3e:	6843      	ldr	r3, [r0, #4]
 8006b40:	b143      	cbz	r3, 8006b54 <ai_buffer_array_item_set_address+0x18>
 8006b42:	8840      	ldrh	r0, [r0, #2]
 8006b44:	b138      	cbz	r0, 8006b56 <ai_buffer_array_item_set_address+0x1a>
 8006b46:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006b4a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006b4e:	2001      	movs	r0, #1
 8006b50:	605a      	str	r2, [r3, #4]
 8006b52:	4770      	bx	lr
 8006b54:	4618      	mov	r0, r3
 8006b56:	4770      	bx	lr

08006b58 <ai_platform_get_weights_map>:
 8006b58:	b1f2      	cbz	r2, 8006b98 <ai_platform_get_weights_map+0x40>
 8006b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	b1c8      	cbz	r0, 8006b94 <ai_platform_get_weights_map+0x3c>
 8006b60:	460c      	mov	r4, r1
 8006b62:	b1b9      	cbz	r1, 8006b94 <ai_platform_get_weights_map+0x3c>
 8006b64:	4b24      	ldr	r3, [pc, #144]	@ (8006bf8 <ai_platform_get_weights_map+0xa0>)
 8006b66:	6811      	ldr	r1, [r2, #0]
 8006b68:	4299      	cmp	r1, r3
 8006b6a:	4616      	mov	r6, r2
 8006b6c:	d00b      	beq.n	8006b86 <ai_platform_get_weights_map+0x2e>
 8006b6e:	6856      	ldr	r6, [r2, #4]
 8006b70:	b186      	cbz	r6, 8006b94 <ai_platform_get_weights_map+0x3c>
 8006b72:	6837      	ldr	r7, [r6, #0]
 8006b74:	429f      	cmp	r7, r3
 8006b76:	d011      	beq.n	8006b9c <ai_platform_get_weights_map+0x44>
 8006b78:	6006      	str	r6, [r0, #0]
 8006b7a:	f1a4 0001 	sub.w	r0, r4, #1
 8006b7e:	fab0 f080 	clz	r0, r0
 8006b82:	0940      	lsrs	r0, r0, #5
 8006b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b86:	1d10      	adds	r0, r2, #4
 8006b88:	f7ff ffce 	bl	8006b28 <ai_buffer_array_sane>
 8006b8c:	b110      	cbz	r0, 8006b94 <ai_platform_get_weights_map+0x3c>
 8006b8e:	88f3      	ldrh	r3, [r6, #6]
 8006b90:	429c      	cmp	r4, r3
 8006b92:	d01b      	beq.n	8006bcc <ai_platform_get_weights_map+0x74>
 8006b94:	2000      	movs	r0, #0
 8006b96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b98:	2000      	movs	r0, #0
 8006b9a:	4770      	bx	lr
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	3804      	subs	r0, #4
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	e004      	b.n	8006bae <ai_platform_get_weights_map+0x56>
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	429c      	cmp	r4, r3
 8006ba8:	f840 2f04 	str.w	r2, [r0, #4]!
 8006bac:	d005      	beq.n	8006bba <ai_platform_get_weights_map+0x62>
 8006bae:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8006bb2:	42ba      	cmp	r2, r7
 8006bb4:	d1f6      	bne.n	8006ba4 <ai_platform_get_weights_map+0x4c>
 8006bb6:	429c      	cmp	r4, r3
 8006bb8:	d1ec      	bne.n	8006b94 <ai_platform_get_weights_map+0x3c>
 8006bba:	3401      	adds	r4, #1
 8006bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8006bf8 <ai_platform_get_weights_map+0xa0>)
 8006bbe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006bc2:	1ac0      	subs	r0, r0, r3
 8006bc4:	fab0 f080 	clz	r0, r0
 8006bc8:	0940      	lsrs	r0, r0, #5
 8006bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bcc:	2100      	movs	r1, #0
 8006bce:	1f28      	subs	r0, r5, #4
 8006bd0:	468c      	mov	ip, r1
 8006bd2:	e005      	b.n	8006be0 <ai_platform_get_weights_map+0x88>
 8006bd4:	f10c 0c01 	add.w	ip, ip, #1
 8006bd8:	4564      	cmp	r4, ip
 8006bda:	f840 3f04 	str.w	r3, [r0, #4]!
 8006bde:	d005      	beq.n	8006bec <ai_platform_get_weights_map+0x94>
 8006be0:	68b3      	ldr	r3, [r6, #8]
 8006be2:	440b      	add	r3, r1
 8006be4:	311c      	adds	r1, #28
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1f3      	bne.n	8006bd4 <ai_platform_get_weights_map+0x7c>
 8006bec:	eba4 000c 	sub.w	r0, r4, ip
 8006bf0:	fab0 f080 	clz	r0, r0
 8006bf4:	0940      	lsrs	r0, r0, #5
 8006bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bf8:	a1facade 	.word	0xa1facade

08006bfc <ai_platform_get_activations_map>:
 8006bfc:	b1fa      	cbz	r2, 8006c3e <ai_platform_get_activations_map+0x42>
 8006bfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c00:	4605      	mov	r5, r0
 8006c02:	b1d0      	cbz	r0, 8006c3a <ai_platform_get_activations_map+0x3e>
 8006c04:	460c      	mov	r4, r1
 8006c06:	b1c1      	cbz	r1, 8006c3a <ai_platform_get_activations_map+0x3e>
 8006c08:	4b25      	ldr	r3, [pc, #148]	@ (8006ca0 <ai_platform_get_activations_map+0xa4>)
 8006c0a:	6811      	ldr	r1, [r2, #0]
 8006c0c:	4299      	cmp	r1, r3
 8006c0e:	4616      	mov	r6, r2
 8006c10:	d00b      	beq.n	8006c2a <ai_platform_get_activations_map+0x2e>
 8006c12:	6a16      	ldr	r6, [r2, #32]
 8006c14:	b18e      	cbz	r6, 8006c3a <ai_platform_get_activations_map+0x3e>
 8006c16:	6837      	ldr	r7, [r6, #0]
 8006c18:	429f      	cmp	r7, r3
 8006c1a:	d012      	beq.n	8006c42 <ai_platform_get_activations_map+0x46>
 8006c1c:	6006      	str	r6, [r0, #0]
 8006c1e:	f1a4 0001 	sub.w	r0, r4, #1
 8006c22:	fab0 f080 	clz	r0, r0
 8006c26:	0940      	lsrs	r0, r0, #5
 8006c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c2a:	f102 000c 	add.w	r0, r2, #12
 8006c2e:	f7ff ff7b 	bl	8006b28 <ai_buffer_array_sane>
 8006c32:	b110      	cbz	r0, 8006c3a <ai_platform_get_activations_map+0x3e>
 8006c34:	89f3      	ldrh	r3, [r6, #14]
 8006c36:	429c      	cmp	r4, r3
 8006c38:	d01b      	beq.n	8006c72 <ai_platform_get_activations_map+0x76>
 8006c3a:	2000      	movs	r0, #0
 8006c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c3e:	2000      	movs	r0, #0
 8006c40:	4770      	bx	lr
 8006c42:	4631      	mov	r1, r6
 8006c44:	3804      	subs	r0, #4
 8006c46:	2300      	movs	r3, #0
 8006c48:	e004      	b.n	8006c54 <ai_platform_get_activations_map+0x58>
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	429c      	cmp	r4, r3
 8006c4e:	f840 2f04 	str.w	r2, [r0, #4]!
 8006c52:	d005      	beq.n	8006c60 <ai_platform_get_activations_map+0x64>
 8006c54:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8006c58:	42ba      	cmp	r2, r7
 8006c5a:	d1f6      	bne.n	8006c4a <ai_platform_get_activations_map+0x4e>
 8006c5c:	429c      	cmp	r4, r3
 8006c5e:	d1ec      	bne.n	8006c3a <ai_platform_get_activations_map+0x3e>
 8006c60:	3401      	adds	r4, #1
 8006c62:	4b0f      	ldr	r3, [pc, #60]	@ (8006ca0 <ai_platform_get_activations_map+0xa4>)
 8006c64:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006c68:	1ac0      	subs	r0, r0, r3
 8006c6a:	fab0 f080 	clz	r0, r0
 8006c6e:	0940      	lsrs	r0, r0, #5
 8006c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c72:	2100      	movs	r1, #0
 8006c74:	1f28      	subs	r0, r5, #4
 8006c76:	468c      	mov	ip, r1
 8006c78:	e005      	b.n	8006c86 <ai_platform_get_activations_map+0x8a>
 8006c7a:	f10c 0c01 	add.w	ip, ip, #1
 8006c7e:	4564      	cmp	r4, ip
 8006c80:	f840 3f04 	str.w	r3, [r0, #4]!
 8006c84:	d005      	beq.n	8006c92 <ai_platform_get_activations_map+0x96>
 8006c86:	6933      	ldr	r3, [r6, #16]
 8006c88:	440b      	add	r3, r1
 8006c8a:	311c      	adds	r1, #28
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1f3      	bne.n	8006c7a <ai_platform_get_activations_map+0x7e>
 8006c92:	eba4 000c 	sub.w	r0, r4, ip
 8006c96:	fab0 f080 	clz	r0, r0
 8006c9a:	0940      	lsrs	r0, r0, #5
 8006c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	a1facade 	.word	0xa1facade

08006ca4 <ai_platform_bind_network_params>:
 8006ca4:	b1a0      	cbz	r0, 8006cd0 <ai_platform_bind_network_params+0x2c>
 8006ca6:	b1b1      	cbz	r1, 8006cd6 <ai_platform_bind_network_params+0x32>
 8006ca8:	b1c2      	cbz	r2, 8006cdc <ai_platform_bind_network_params+0x38>
 8006caa:	b410      	push	{r4}
 8006cac:	4603      	mov	r3, r0
 8006cae:	4c0d      	ldr	r4, [pc, #52]	@ (8006ce4 <ai_platform_bind_network_params+0x40>)
 8006cb0:	f843 4b04 	str.w	r4, [r3], #4
 8006cb4:	f100 0c0c 	add.w	ip, r0, #12
 8006cb8:	c903      	ldmia	r1, {r0, r1}
 8006cba:	e883 0003 	stmia.w	r3, {r0, r1}
 8006cbe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006cc2:	e88c 0003 	stmia.w	ip, {r0, r1}
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cce:	4770      	bx	lr
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	4770      	bx	lr
 8006cd6:	460b      	mov	r3, r1
 8006cd8:	4618      	mov	r0, r3
 8006cda:	4770      	bx	lr
 8006cdc:	4613      	mov	r3, r2
 8006cde:	4618      	mov	r0, r3
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	a1facade 	.word	0xa1facade

08006ce8 <ai_platform_network_get_error>:
 8006ce8:	4b04      	ldr	r3, [pc, #16]	@ (8006cfc <ai_platform_network_get_error+0x14>)
 8006cea:	6802      	ldr	r2, [r0, #0]
 8006cec:	4393      	bics	r3, r2
 8006cee:	d102      	bne.n	8006cf6 <ai_platform_network_get_error+0xe>
 8006cf0:	300c      	adds	r0, #12
 8006cf2:	f000 bc19 	b.w	8007528 <core_get_error>
 8006cf6:	f241 0010 	movw	r0, #4112	@ 0x1010
 8006cfa:	4770      	bx	lr
 8006cfc:	a1c00100 	.word	0xa1c00100

08006d00 <ai_platform_network_set_error>:
 8006d00:	b110      	cbz	r0, 8006d08 <ai_platform_network_set_error+0x8>
 8006d02:	300c      	adds	r0, #12
 8006d04:	f000 bc16 	b.w	8007534 <core_set_error>
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop

08006d0c <ai_platform_inputs_get>:
 8006d0c:	4b39      	ldr	r3, [pc, #228]	@ (8006df4 <ai_platform_inputs_get+0xe8>)
 8006d0e:	6802      	ldr	r2, [r0, #0]
 8006d10:	4393      	bics	r3, r2
 8006d12:	d163      	bne.n	8006ddc <ai_platform_inputs_get+0xd0>
 8006d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d18:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	4605      	mov	r5, r0
 8006d1e:	460c      	mov	r4, r1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d04e      	beq.n	8006dc2 <ai_platform_inputs_get+0xb6>
 8006d24:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8006d26:	2f00      	cmp	r7, #0
 8006d28:	d04b      	beq.n	8006dc2 <ai_platform_inputs_get+0xb6>
 8006d2a:	f04f 0b00 	mov.w	fp, #0
 8006d2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d32:	465e      	mov	r6, fp
 8006d34:	46ba      	mov	sl, r7
 8006d36:	e016      	b.n	8006d66 <ai_platform_inputs_get+0x5a>
 8006d38:	9901      	ldr	r1, [sp, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	507a      	str	r2, [r7, r1]
 8006d3e:	69a1      	ldr	r1, [r4, #24]
 8006d40:	684c      	ldr	r4, [r1, #4]
 8006d42:	6028      	str	r0, [r5, #0]
 8006d44:	f04f 0201 	mov.w	r2, #1
 8006d48:	752a      	strb	r2, [r5, #20]
 8006d4a:	6968      	ldr	r0, [r5, #20]
 8006d4c:	60ab      	str	r3, [r5, #8]
 8006d4e:	f368 201f 	bfi	r0, r8, #8, #24
 8006d52:	2300      	movs	r3, #0
 8006d54:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8006d58:	e9c5 0905 	strd	r0, r9, [r5, #20]
 8006d5c:	f8c5 c004 	str.w	ip, [r5, #4]
 8006d60:	3601      	adds	r6, #1
 8006d62:	f10b 0b1c 	add.w	fp, fp, #28
 8006d66:	f8ba 3000 	ldrh.w	r3, [sl]
 8006d6a:	00f2      	lsls	r2, r6, #3
 8006d6c:	42b3      	cmp	r3, r6
 8006d6e:	9201      	str	r2, [sp, #4]
 8006d70:	d936      	bls.n	8006de0 <ai_platform_inputs_get+0xd4>
 8006d72:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d032      	beq.n	8006de0 <ai_platform_inputs_get+0xd4>
 8006d7a:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8006d7e:	b37c      	cbz	r4, 8006de0 <ai_platform_inputs_get+0xd4>
 8006d80:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006d84:	69a2      	ldr	r2, [r4, #24]
 8006d86:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8006d8a:	6810      	ldr	r0, [r2, #0]
 8006d8c:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 8006d90:	68a3      	ldr	r3, [r4, #8]
 8006d92:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8006d96:	f002 fb53 	bl	8009440 <ai_array_to_buffer_fmt>
 8006d9a:	69a1      	ldr	r1, [r4, #24]
 8006d9c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8006da0:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8006da4:	445d      	add	r5, fp
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d0ca      	beq.n	8006d40 <ai_platform_inputs_get+0x34>
 8006daa:	2100      	movs	r1, #0
 8006dac:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8006db0:	6821      	ldr	r1, [r4, #0]
 8006db2:	6059      	str	r1, [r3, #4]
 8006db4:	b111      	cbz	r1, 8006dbc <ai_platform_inputs_get+0xb0>
 8006db6:	8849      	ldrh	r1, [r1, #2]
 8006db8:	2900      	cmp	r1, #0
 8006dba:	d1bd      	bne.n	8006d38 <ai_platform_inputs_get+0x2c>
 8006dbc:	69a1      	ldr	r1, [r4, #24]
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	e7be      	b.n	8006d40 <ai_platform_inputs_get+0x34>
 8006dc2:	2218      	movs	r2, #24
 8006dc4:	2111      	movs	r1, #17
 8006dc6:	f105 000c 	add.w	r0, r5, #12
 8006dca:	2600      	movs	r6, #0
 8006dcc:	f000 fbb2 	bl	8007534 <core_set_error>
 8006dd0:	4630      	mov	r0, r6
 8006dd2:	b104      	cbz	r4, 8006dd6 <ai_platform_inputs_get+0xca>
 8006dd4:	8026      	strh	r6, [r4, #0]
 8006dd6:	b005      	add	sp, #20
 8006dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ddc:	2000      	movs	r0, #0
 8006dde:	4770      	bx	lr
 8006de0:	b2b6      	uxth	r6, r6
 8006de2:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8006de6:	2e00      	cmp	r6, #0
 8006de8:	d0eb      	beq.n	8006dc2 <ai_platform_inputs_get+0xb6>
 8006dea:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006dee:	6858      	ldr	r0, [r3, #4]
 8006df0:	e7ef      	b.n	8006dd2 <ai_platform_inputs_get+0xc6>
 8006df2:	bf00      	nop
 8006df4:	a1c00100 	.word	0xa1c00100

08006df8 <ai_platform_outputs_get>:
 8006df8:	4b37      	ldr	r3, [pc, #220]	@ (8006ed8 <ai_platform_outputs_get+0xe0>)
 8006dfa:	6802      	ldr	r2, [r0, #0]
 8006dfc:	4393      	bics	r3, r2
 8006dfe:	d169      	bne.n	8006ed4 <ai_platform_outputs_get+0xdc>
 8006e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e04:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	b085      	sub	sp, #20
 8006e0a:	4605      	mov	r5, r0
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	d94b      	bls.n	8006ea8 <ai_platform_outputs_get+0xb0>
 8006e10:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8006e12:	f04f 0b00 	mov.w	fp, #0
 8006e16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e1a:	465e      	mov	r6, fp
 8006e1c:	46d8      	mov	r8, fp
 8006e1e:	46ba      	mov	sl, r7
 8006e20:	e016      	b.n	8006e50 <ai_platform_outputs_get+0x58>
 8006e22:	9901      	ldr	r1, [sp, #4]
 8006e24:	2201      	movs	r2, #1
 8006e26:	507a      	str	r2, [r7, r1]
 8006e28:	69a9      	ldr	r1, [r5, #24]
 8006e2a:	684d      	ldr	r5, [r1, #4]
 8006e2c:	6020      	str	r0, [r4, #0]
 8006e2e:	f04f 0201 	mov.w	r2, #1
 8006e32:	7522      	strb	r2, [r4, #20]
 8006e34:	6960      	ldr	r0, [r4, #20]
 8006e36:	f8c4 c004 	str.w	ip, [r4, #4]
 8006e3a:	f369 201f 	bfi	r0, r9, #8, #24
 8006e3e:	e9c4 5004 	strd	r5, r0, [r4, #16]
 8006e42:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8006e46:	9b00      	ldr	r3, [sp, #0]
 8006e48:	61a3      	str	r3, [r4, #24]
 8006e4a:	3601      	adds	r6, #1
 8006e4c:	f10b 0b1c 	add.w	fp, fp, #28
 8006e50:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006e54:	00f2      	lsls	r2, r6, #3
 8006e56:	42b3      	cmp	r3, r6
 8006e58:	9201      	str	r2, [sp, #4]
 8006e5a:	d932      	bls.n	8006ec2 <ai_platform_outputs_get+0xca>
 8006e5c:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006e60:	b37b      	cbz	r3, 8006ec2 <ai_platform_outputs_get+0xca>
 8006e62:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8006e66:	b365      	cbz	r5, 8006ec2 <ai_platform_outputs_get+0xca>
 8006e68:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006e6c:	69aa      	ldr	r2, [r5, #24]
 8006e6e:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8006e72:	68ab      	ldr	r3, [r5, #8]
 8006e74:	6810      	ldr	r0, [r2, #0]
 8006e76:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8006e7a:	68eb      	ldr	r3, [r5, #12]
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	f002 fadf 	bl	8009440 <ai_array_to_buffer_fmt>
 8006e82:	69a9      	ldr	r1, [r5, #24]
 8006e84:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8006e88:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8006e8c:	445c      	add	r4, fp
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d0cb      	beq.n	8006e2a <ai_platform_outputs_get+0x32>
 8006e92:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 8006e96:	6829      	ldr	r1, [r5, #0]
 8006e98:	6059      	str	r1, [r3, #4]
 8006e9a:	b111      	cbz	r1, 8006ea2 <ai_platform_outputs_get+0xaa>
 8006e9c:	8849      	ldrh	r1, [r1, #2]
 8006e9e:	2900      	cmp	r1, #0
 8006ea0:	d1bf      	bne.n	8006e22 <ai_platform_outputs_get+0x2a>
 8006ea2:	69a9      	ldr	r1, [r5, #24]
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	e7c0      	b.n	8006e2a <ai_platform_outputs_get+0x32>
 8006ea8:	2218      	movs	r2, #24
 8006eaa:	2111      	movs	r1, #17
 8006eac:	f105 000c 	add.w	r0, r5, #12
 8006eb0:	2600      	movs	r6, #0
 8006eb2:	f000 fb3f 	bl	8007534 <core_set_error>
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	b104      	cbz	r4, 8006ebc <ai_platform_outputs_get+0xc4>
 8006eba:	8026      	strh	r6, [r4, #0]
 8006ebc:	b005      	add	sp, #20
 8006ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ec2:	b2b6      	uxth	r6, r6
 8006ec4:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8006ec8:	2e00      	cmp	r6, #0
 8006eca:	d0ed      	beq.n	8006ea8 <ai_platform_outputs_get+0xb0>
 8006ecc:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006ed0:	6858      	ldr	r0, [r3, #4]
 8006ed2:	e7f1      	b.n	8006eb8 <ai_platform_outputs_get+0xc0>
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	4770      	bx	lr
 8006ed8:	a1c00100 	.word	0xa1c00100

08006edc <ai_platform_network_create>:
 8006edc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006ee0:	b083      	sub	sp, #12
 8006ee2:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8006ee6:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8006eea:	b320      	cbz	r0, 8006f36 <ai_platform_network_create+0x5a>
 8006eec:	6002      	str	r2, [r0, #0]
 8006eee:	4616      	mov	r6, r2
 8006ef0:	461f      	mov	r7, r3
 8006ef2:	4604      	mov	r4, r0
 8006ef4:	f000 fb16 	bl	8007524 <core_init>
 8006ef8:	b970      	cbnz	r0, 8006f18 <ai_platform_network_create+0x3c>
 8006efa:	2530      	movs	r5, #48	@ 0x30
 8006efc:	2300      	movs	r3, #0
 8006efe:	6023      	str	r3, [r4, #0]
 8006f00:	2410      	movs	r4, #16
 8006f02:	464a      	mov	r2, r9
 8006f04:	4641      	mov	r1, r8
 8006f06:	4638      	mov	r0, r7
 8006f08:	f002 fb3a 	bl	8009580 <ai_version_get>
 8006f0c:	60b0      	str	r0, [r6, #8]
 8006f0e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8006f12:	b003      	add	sp, #12
 8006f14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f18:	2200      	movs	r2, #0
 8006f1a:	4641      	mov	r1, r8
 8006f1c:	4638      	mov	r0, r7
 8006f1e:	f002 fb2f 	bl	8009580 <ai_version_get>
 8006f22:	2200      	movs	r2, #0
 8006f24:	4605      	mov	r5, r0
 8006f26:	2105      	movs	r1, #5
 8006f28:	2001      	movs	r0, #1
 8006f2a:	f002 fb29 	bl	8009580 <ai_version_get>
 8006f2e:	4285      	cmp	r5, r0
 8006f30:	d008      	beq.n	8006f44 <ai_platform_network_create+0x68>
 8006f32:	2501      	movs	r5, #1
 8006f34:	e7e2      	b.n	8006efc <ai_platform_network_create+0x20>
 8006f36:	2510      	movs	r5, #16
 8006f38:	462c      	mov	r4, r5
 8006f3a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8006f3e:	b003      	add	sp, #12
 8006f40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f44:	4b05      	ldr	r3, [pc, #20]	@ (8006f5c <ai_platform_network_create+0x80>)
 8006f46:	9301      	str	r3, [sp, #4]
 8006f48:	a801      	add	r0, sp, #4
 8006f4a:	f000 faff 	bl	800754c <ai_check_custom_types>
 8006f4e:	b110      	cbz	r0, 8006f56 <ai_platform_network_create+0x7a>
 8006f50:	2400      	movs	r4, #0
 8006f52:	4625      	mov	r5, r4
 8006f54:	e7d5      	b.n	8006f02 <ai_platform_network_create+0x26>
 8006f56:	2502      	movs	r5, #2
 8006f58:	e7d0      	b.n	8006efc <ai_platform_network_create+0x20>
 8006f5a:	bf00      	nop
 8006f5c:	84048403 	.word	0x84048403

08006f60 <ai_platform_network_init>:
 8006f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f64:	4a48      	ldr	r2, [pc, #288]	@ (8007088 <ai_platform_network_init+0x128>)
 8006f66:	4604      	mov	r4, r0
 8006f68:	6800      	ldr	r0, [r0, #0]
 8006f6a:	460b      	mov	r3, r1
 8006f6c:	ea00 0102 	and.w	r1, r0, r2
 8006f70:	4382      	bics	r2, r0
 8006f72:	d13b      	bne.n	8006fec <ai_platform_network_init+0x8c>
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d078      	beq.n	800706a <ai_platform_network_init+0x10a>
 8006f78:	4a44      	ldr	r2, [pc, #272]	@ (800708c <ai_platform_network_init+0x12c>)
 8006f7a:	681d      	ldr	r5, [r3, #0]
 8006f7c:	4295      	cmp	r5, r2
 8006f7e:	d10a      	bne.n	8006f96 <ai_platform_network_init+0x36>
 8006f80:	4288      	cmp	r0, r1
 8006f82:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8006f86:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 8006f8a:	d03d      	beq.n	8007008 <ai_platform_network_init+0xa8>
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	6123      	str	r3, [r4, #16]
 8006f90:	4620      	mov	r0, r4
 8006f92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f96:	2101      	movs	r1, #1
 8006f98:	4618      	mov	r0, r3
 8006f9a:	461d      	mov	r5, r3
 8006f9c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8006fa0:	f7ff fd90 	bl	8006ac4 <ai_buffer_get_size>
 8006fa4:	f105 071c 	add.w	r7, r5, #28
 8006fa8:	4606      	mov	r6, r0
 8006faa:	2101      	movs	r1, #1
 8006fac:	4638      	mov	r0, r7
 8006fae:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8006fb2:	f7ff fd87 	bl	8006ac4 <ai_buffer_get_size>
 8006fb6:	2e00      	cmp	r6, #0
 8006fb8:	bf0a      	itet	eq
 8006fba:	4631      	moveq	r1, r6
 8006fbc:	2101      	movne	r1, #1
 8006fbe:	4635      	moveq	r5, r6
 8006fc0:	b1b0      	cbz	r0, 8006ff0 <ai_platform_network_init+0x90>
 8006fc2:	f1b9 0f00 	cmp.w	r9, #0
 8006fc6:	d057      	beq.n	8007078 <ai_platform_network_init+0x118>
 8006fc8:	f04f 0e01 	mov.w	lr, #1
 8006fcc:	f1b8 0f00 	cmp.w	r8, #0
 8006fd0:	d011      	beq.n	8006ff6 <ai_platform_network_init+0x96>
 8006fd2:	4b2d      	ldr	r3, [pc, #180]	@ (8007088 <ai_platform_network_init+0x128>)
 8006fd4:	6822      	ldr	r2, [r4, #0]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d1d8      	bne.n	8006f8c <ai_platform_network_init+0x2c>
 8006fda:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8006fdc:	428b      	cmp	r3, r1
 8006fde:	d21b      	bcs.n	8007018 <ai_platform_network_init+0xb8>
 8006fe0:	2212      	movs	r2, #18
 8006fe2:	2116      	movs	r1, #22
 8006fe4:	f104 000c 	add.w	r0, r4, #12
 8006fe8:	f000 faa4 	bl	8007534 <core_set_error>
 8006fec:	2000      	movs	r0, #0
 8006fee:	e7d0      	b.n	8006f92 <ai_platform_network_init+0x32>
 8006ff0:	4607      	mov	r7, r0
 8006ff2:	4686      	mov	lr, r0
 8006ff4:	e7ea      	b.n	8006fcc <ai_platform_network_init+0x6c>
 8006ff6:	2e00      	cmp	r6, #0
 8006ff8:	d0eb      	beq.n	8006fd2 <ai_platform_network_init+0x72>
 8006ffa:	2212      	movs	r2, #18
 8006ffc:	2110      	movs	r1, #16
 8006ffe:	f104 000c 	add.w	r0, r4, #12
 8007002:	f000 fa97 	bl	8007534 <core_set_error>
 8007006:	e7f1      	b.n	8006fec <ai_platform_network_init+0x8c>
 8007008:	e9c4 6308 	strd	r6, r3, [r4, #32]
 800700c:	62e5      	str	r5, [r4, #44]	@ 0x2c
 800700e:	62a2      	str	r2, [r4, #40]	@ 0x28
 8007010:	4620      	mov	r0, r4
 8007012:	f000 fac5 	bl	80075a0 <ai_layers_init_all>
 8007016:	e7b9      	b.n	8006f8c <ai_platform_network_init+0x2c>
 8007018:	b1e1      	cbz	r1, 8007054 <ai_platform_network_init+0xf4>
 800701a:	46ac      	mov	ip, r5
 800701c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8007020:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8007022:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007024:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8007028:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800702c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800702e:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8007032:	4573      	cmp	r3, lr
 8007034:	6226      	str	r6, [r4, #32]
 8007036:	d311      	bcc.n	800705c <ai_platform_network_init+0xfc>
 8007038:	f1be 0f00 	cmp.w	lr, #0
 800703c:	d007      	beq.n	800704e <ai_platform_network_init+0xee>
 800703e:	463e      	mov	r6, r7
 8007040:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007042:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8007044:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007046:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800704a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800704e:	ea4f 420e 	mov.w	r2, lr, lsl #16
 8007052:	e7dc      	b.n	800700e <ai_platform_network_init+0xae>
 8007054:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8007056:	6221      	str	r1, [r4, #32]
 8007058:	4573      	cmp	r3, lr
 800705a:	d2ed      	bcs.n	8007038 <ai_platform_network_init+0xd8>
 800705c:	2213      	movs	r2, #19
 800705e:	2116      	movs	r1, #22
 8007060:	f104 000c 	add.w	r0, r4, #12
 8007064:	f000 fa66 	bl	8007534 <core_set_error>
 8007068:	e7c0      	b.n	8006fec <ai_platform_network_init+0x8c>
 800706a:	2211      	movs	r2, #17
 800706c:	2110      	movs	r1, #16
 800706e:	f104 000c 	add.w	r0, r4, #12
 8007072:	f000 fa5f 	bl	8007534 <core_set_error>
 8007076:	e7b9      	b.n	8006fec <ai_platform_network_init+0x8c>
 8007078:	2213      	movs	r2, #19
 800707a:	2110      	movs	r1, #16
 800707c:	f104 000c 	add.w	r0, r4, #12
 8007080:	f000 fa58 	bl	8007534 <core_set_error>
 8007084:	e7b2      	b.n	8006fec <ai_platform_network_init+0x8c>
 8007086:	bf00      	nop
 8007088:	a1c00100 	.word	0xa1c00100
 800708c:	a1facade 	.word	0xa1facade

08007090 <ai_platform_network_post_init>:
 8007090:	4b15      	ldr	r3, [pc, #84]	@ (80070e8 <ai_platform_network_post_init+0x58>)
 8007092:	6802      	ldr	r2, [r0, #0]
 8007094:	ea02 0103 	and.w	r1, r2, r3
 8007098:	4393      	bics	r3, r2
 800709a:	d123      	bne.n	80070e4 <ai_platform_network_post_init+0x54>
 800709c:	b570      	push	{r4, r5, r6, lr}
 800709e:	6903      	ldr	r3, [r0, #16]
 80070a0:	079b      	lsls	r3, r3, #30
 80070a2:	4604      	mov	r4, r0
 80070a4:	d503      	bpl.n	80070ae <ai_platform_network_post_init+0x1e>
 80070a6:	428a      	cmp	r2, r1
 80070a8:	d008      	beq.n	80070bc <ai_platform_network_post_init+0x2c>
 80070aa:	2001      	movs	r0, #1
 80070ac:	bd70      	pop	{r4, r5, r6, pc}
 80070ae:	2210      	movs	r2, #16
 80070b0:	2111      	movs	r1, #17
 80070b2:	300c      	adds	r0, #12
 80070b4:	f000 fa3e 	bl	8007534 <core_set_error>
 80070b8:	2000      	movs	r0, #0
 80070ba:	bd70      	pop	{r4, r5, r6, pc}
 80070bc:	f000 fa80 	bl	80075c0 <ai_layers_post_init_all>
 80070c0:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 80070c2:	2e00      	cmp	r6, #0
 80070c4:	d0f1      	beq.n	80070aa <ai_platform_network_post_init+0x1a>
 80070c6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 80070c8:	2d00      	cmp	r5, #0
 80070ca:	d0ee      	beq.n	80070aa <ai_platform_network_post_init+0x1a>
 80070cc:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80070ce:	4629      	mov	r1, r5
 80070d0:	2000      	movs	r0, #0
 80070d2:	47b0      	blx	r6
 80070d4:	692b      	ldr	r3, [r5, #16]
 80070d6:	42ab      	cmp	r3, r5
 80070d8:	d0e7      	beq.n	80070aa <ai_platform_network_post_init+0x1a>
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d0e5      	beq.n	80070aa <ai_platform_network_post_init+0x1a>
 80070de:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 80070e0:	461d      	mov	r5, r3
 80070e2:	e7f3      	b.n	80070cc <ai_platform_network_post_init+0x3c>
 80070e4:	2000      	movs	r0, #0
 80070e6:	4770      	bx	lr
 80070e8:	a1c00100 	.word	0xa1c00100

080070ec <ai_platform_network_process>:
 80070ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f0:	4bb7      	ldr	r3, [pc, #732]	@ (80073d0 <ai_platform_network_process+0x2e4>)
 80070f2:	4607      	mov	r7, r0
 80070f4:	6800      	ldr	r0, [r0, #0]
 80070f6:	4383      	bics	r3, r0
 80070f8:	b085      	sub	sp, #20
 80070fa:	f040 812d 	bne.w	8007358 <ai_platform_network_process+0x26c>
 80070fe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 811d 	beq.w	8007340 <ai_platform_network_process+0x254>
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 800710c:	f003 0303 	and.w	r3, r3, #3
 8007110:	2600      	movs	r6, #0
 8007112:	2b03      	cmp	r3, #3
 8007114:	61be      	str	r6, [r7, #24]
 8007116:	f040 8129 	bne.w	800736c <ai_platform_network_process+0x280>
 800711a:	2900      	cmp	r1, #0
 800711c:	f000 8116 	beq.w	800734c <ai_platform_network_process+0x260>
 8007120:	f1b9 0f00 	cmp.w	r9, #0
 8007124:	f000 8112 	beq.w	800734c <ai_platform_network_process+0x260>
 8007128:	f8b9 3000 	ldrh.w	r3, [r9]
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 810d 	beq.w	800734c <ai_platform_network_process+0x260>
 8007132:	698b      	ldr	r3, [r1, #24]
 8007134:	e9cd 7202 	strd	r7, r2, [sp, #8]
 8007138:	f8d3 b000 	ldr.w	fp, [r3]
 800713c:	460c      	mov	r4, r1
 800713e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d072      	beq.n	800722c <ai_platform_network_process+0x140>
 8007146:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800714a:	2d00      	cmp	r5, #0
 800714c:	d06e      	beq.n	800722c <ai_platform_network_process+0x140>
 800714e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007152:	f8d3 a000 	ldr.w	sl, [r3]
 8007156:	0133      	lsls	r3, r6, #4
 8007158:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800715c:	9301      	str	r3, [sp, #4]
 800715e:	f000 81ba 	beq.w	80074d6 <ai_platform_network_process+0x3ea>
 8007162:	69ab      	ldr	r3, [r5, #24]
 8007164:	2101      	movs	r1, #1
 8007166:	4620      	mov	r0, r4
 8007168:	685f      	ldr	r7, [r3, #4]
 800716a:	f7ff fcab 	bl	8006ac4 <ai_buffer_get_size>
 800716e:	4287      	cmp	r7, r0
 8007170:	f0c0 8103 	bcc.w	800737a <ai_platform_network_process+0x28e>
 8007174:	68e8      	ldr	r0, [r5, #12]
 8007176:	69a1      	ldr	r1, [r4, #24]
 8007178:	68c2      	ldr	r2, [r0, #12]
 800717a:	68cb      	ldr	r3, [r1, #12]
 800717c:	429a      	cmp	r2, r3
 800717e:	f040 80fc 	bne.w	800737a <ai_platform_network_process+0x28e>
 8007182:	6882      	ldr	r2, [r0, #8]
 8007184:	688b      	ldr	r3, [r1, #8]
 8007186:	429a      	cmp	r2, r3
 8007188:	f040 80f7 	bne.w	800737a <ai_platform_network_process+0x28e>
 800718c:	6842      	ldr	r2, [r0, #4]
 800718e:	684b      	ldr	r3, [r1, #4]
 8007190:	429a      	cmp	r2, r3
 8007192:	f040 80f2 	bne.w	800737a <ai_platform_network_process+0x28e>
 8007196:	69ab      	ldr	r3, [r5, #24]
 8007198:	e9d3 0100 	ldrd	r0, r1, [r3]
 800719c:	f002 f9de 	bl	800955c <ai_array_get_data_byte_size>
 80071a0:	9001      	str	r0, [sp, #4]
 80071a2:	4628      	mov	r0, r5
 80071a4:	f002 f9f2 	bl	800958c <get_tensor_byte_size>
 80071a8:	9b01      	ldr	r3, [sp, #4]
 80071aa:	4283      	cmp	r3, r0
 80071ac:	f0c0 80e5 	bcc.w	800737a <ai_platform_network_process+0x28e>
 80071b0:	69ab      	ldr	r3, [r5, #24]
 80071b2:	6818      	ldr	r0, [r3, #0]
 80071b4:	f002 f944 	bl	8009440 <ai_array_to_buffer_fmt>
 80071b8:	6823      	ldr	r3, [r4, #0]
 80071ba:	4058      	eors	r0, r3
 80071bc:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 80071c0:	f040 8193 	bne.w	80074ea <ai_platform_network_process+0x3fe>
 80071c4:	6863      	ldr	r3, [r4, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 8185 	beq.w	80074d6 <ai_platform_network_process+0x3ea>
 80071cc:	69a3      	ldr	r3, [r4, #24]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f000 8182 	beq.w	80074da <ai_platform_network_process+0x3ee>
 80071d6:	459b      	cmp	fp, r3
 80071d8:	4628      	mov	r0, r5
 80071da:	bf38      	it	cc
 80071dc:	469b      	movcc	fp, r3
 80071de:	f002 f9d5 	bl	800958c <get_tensor_byte_size>
 80071e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80071e6:	69a3      	ldr	r3, [r4, #24]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	fb00 f303 	mul.w	r3, r0, r3
 80071ee:	f8c8 300c 	str.w	r3, [r8, #12]
 80071f2:	6861      	ldr	r1, [r4, #4]
 80071f4:	f8c8 1004 	str.w	r1, [r8, #4]
 80071f8:	0132      	lsls	r2, r6, #4
 80071fa:	440b      	add	r3, r1
 80071fc:	f84a 3002 	str.w	r3, [sl, r2]
 8007200:	69a8      	ldr	r0, [r5, #24]
 8007202:	6803      	ldr	r3, [r0, #0]
 8007204:	009a      	lsls	r2, r3, #2
 8007206:	f106 0601 	add.w	r6, r6, #1
 800720a:	f104 041c 	add.w	r4, r4, #28
 800720e:	f100 80a7 	bmi.w	8007360 <ai_platform_network_process+0x274>
 8007212:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8007216:	1a9b      	subs	r3, r3, r2
 8007218:	4419      	add	r1, r3
 800721a:	6081      	str	r1, [r0, #8]
 800721c:	69ab      	ldr	r3, [r5, #24]
 800721e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007222:	60da      	str	r2, [r3, #12]
 8007224:	f8b9 3000 	ldrh.w	r3, [r9]
 8007228:	42b3      	cmp	r3, r6
 800722a:	d888      	bhi.n	800713e <ai_platform_network_process+0x52>
 800722c:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 8007230:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007232:	f1b8 0f00 	cmp.w	r8, #0
 8007236:	f000 80b5 	beq.w	80073a4 <ai_platform_network_process+0x2b8>
 800723a:	2b01      	cmp	r3, #1
 800723c:	f240 80a5 	bls.w	800738a <ai_platform_network_process+0x29e>
 8007240:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8007244:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007248:	2b00      	cmp	r3, #0
 800724a:	f000 809e 	beq.w	800738a <ai_platform_network_process+0x29e>
 800724e:	4645      	mov	r5, r8
 8007250:	2600      	movs	r6, #0
 8007252:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007256:	2b00      	cmp	r3, #0
 8007258:	f000 80a3 	beq.w	80073a2 <ai_platform_network_process+0x2b6>
 800725c:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8007260:	2c00      	cmp	r4, #0
 8007262:	f000 809e 	beq.w	80073a2 <ai_platform_network_process+0x2b6>
 8007266:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800726a:	f8d3 a000 	ldr.w	sl, [r3]
 800726e:	0133      	lsls	r3, r6, #4
 8007270:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8007274:	9301      	str	r3, [sp, #4]
 8007276:	f000 8140 	beq.w	80074fa <ai_platform_network_process+0x40e>
 800727a:	69a3      	ldr	r3, [r4, #24]
 800727c:	2101      	movs	r1, #1
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	9301      	str	r3, [sp, #4]
 8007282:	4628      	mov	r0, r5
 8007284:	f7ff fc1e 	bl	8006ac4 <ai_buffer_get_size>
 8007288:	9b01      	ldr	r3, [sp, #4]
 800728a:	4283      	cmp	r3, r0
 800728c:	d37d      	bcc.n	800738a <ai_platform_network_process+0x29e>
 800728e:	68e0      	ldr	r0, [r4, #12]
 8007290:	69a9      	ldr	r1, [r5, #24]
 8007292:	68c2      	ldr	r2, [r0, #12]
 8007294:	68cb      	ldr	r3, [r1, #12]
 8007296:	429a      	cmp	r2, r3
 8007298:	d177      	bne.n	800738a <ai_platform_network_process+0x29e>
 800729a:	6882      	ldr	r2, [r0, #8]
 800729c:	688b      	ldr	r3, [r1, #8]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d173      	bne.n	800738a <ai_platform_network_process+0x29e>
 80072a2:	6842      	ldr	r2, [r0, #4]
 80072a4:	684b      	ldr	r3, [r1, #4]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d16f      	bne.n	800738a <ai_platform_network_process+0x29e>
 80072aa:	69a3      	ldr	r3, [r4, #24]
 80072ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80072b0:	f002 f954 	bl	800955c <ai_array_get_data_byte_size>
 80072b4:	9001      	str	r0, [sp, #4]
 80072b6:	4620      	mov	r0, r4
 80072b8:	f002 f968 	bl	800958c <get_tensor_byte_size>
 80072bc:	9b01      	ldr	r3, [sp, #4]
 80072be:	4283      	cmp	r3, r0
 80072c0:	d363      	bcc.n	800738a <ai_platform_network_process+0x29e>
 80072c2:	69a3      	ldr	r3, [r4, #24]
 80072c4:	6818      	ldr	r0, [r3, #0]
 80072c6:	f002 f8bb 	bl	8009440 <ai_array_to_buffer_fmt>
 80072ca:	682b      	ldr	r3, [r5, #0]
 80072cc:	4043      	eors	r3, r0
 80072ce:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 80072d2:	f040 8119 	bne.w	8007508 <ai_platform_network_process+0x41c>
 80072d6:	686b      	ldr	r3, [r5, #4]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f000 810e 	beq.w	80074fa <ai_platform_network_process+0x40e>
 80072de:	69ab      	ldr	r3, [r5, #24]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 8117 	beq.w	8007516 <ai_platform_network_process+0x42a>
 80072e8:	459b      	cmp	fp, r3
 80072ea:	4620      	mov	r0, r4
 80072ec:	bf38      	it	cc
 80072ee:	469b      	movcc	fp, r3
 80072f0:	f002 f94c 	bl	800958c <get_tensor_byte_size>
 80072f4:	f8c8 0008 	str.w	r0, [r8, #8]
 80072f8:	69aa      	ldr	r2, [r5, #24]
 80072fa:	6812      	ldr	r2, [r2, #0]
 80072fc:	4603      	mov	r3, r0
 80072fe:	fb02 f303 	mul.w	r3, r2, r3
 8007302:	f8c8 300c 	str.w	r3, [r8, #12]
 8007306:	6869      	ldr	r1, [r5, #4]
 8007308:	f8c8 1004 	str.w	r1, [r8, #4]
 800730c:	0132      	lsls	r2, r6, #4
 800730e:	440b      	add	r3, r1
 8007310:	f84a 3002 	str.w	r3, [sl, r2]
 8007314:	69a0      	ldr	r0, [r4, #24]
 8007316:	6803      	ldr	r3, [r0, #0]
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	f106 0601 	add.w	r6, r6, #1
 800731e:	f105 051c 	add.w	r5, r5, #28
 8007322:	d439      	bmi.n	8007398 <ai_platform_network_process+0x2ac>
 8007324:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8007328:	1a9b      	subs	r3, r3, r2
 800732a:	4419      	add	r1, r3
 800732c:	6081      	str	r1, [r0, #8]
 800732e:	69a3      	ldr	r3, [r4, #24]
 8007330:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007334:	60da      	str	r2, [r3, #12]
 8007336:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800733a:	429e      	cmp	r6, r3
 800733c:	d389      	bcc.n	8007252 <ai_platform_network_process+0x166>
 800733e:	e030      	b.n	80073a2 <ai_platform_network_process+0x2b6>
 8007340:	693a      	ldr	r2, [r7, #16]
 8007342:	61bb      	str	r3, [r7, #24]
 8007344:	f002 0203 	and.w	r2, r2, #3
 8007348:	2a03      	cmp	r2, #3
 800734a:	d10f      	bne.n	800736c <ai_platform_network_process+0x280>
 800734c:	2217      	movs	r2, #23
 800734e:	2112      	movs	r1, #18
 8007350:	f107 000c 	add.w	r0, r7, #12
 8007354:	f000 f8ee 	bl	8007534 <core_set_error>
 8007358:	2000      	movs	r0, #0
 800735a:	b005      	add	sp, #20
 800735c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007360:	f8b9 3000 	ldrh.w	r3, [r9]
 8007364:	429e      	cmp	r6, r3
 8007366:	f4ff aeea 	bcc.w	800713e <ai_platform_network_process+0x52>
 800736a:	e75f      	b.n	800722c <ai_platform_network_process+0x140>
 800736c:	2230      	movs	r2, #48	@ 0x30
 800736e:	2111      	movs	r1, #17
 8007370:	f107 000c 	add.w	r0, r7, #12
 8007374:	f000 f8de 	bl	8007534 <core_set_error>
 8007378:	e7ee      	b.n	8007358 <ai_platform_network_process+0x26c>
 800737a:	9f02      	ldr	r7, [sp, #8]
 800737c:	2218      	movs	r2, #24
 800737e:	2112      	movs	r1, #18
 8007380:	f107 000c 	add.w	r0, r7, #12
 8007384:	f000 f8d6 	bl	8007534 <core_set_error>
 8007388:	e7e6      	b.n	8007358 <ai_platform_network_process+0x26c>
 800738a:	2218      	movs	r2, #24
 800738c:	2113      	movs	r1, #19
 800738e:	f107 000c 	add.w	r0, r7, #12
 8007392:	f000 f8cf 	bl	8007534 <core_set_error>
 8007396:	e7df      	b.n	8007358 <ai_platform_network_process+0x26c>
 8007398:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800739c:	429e      	cmp	r6, r3
 800739e:	f4ff af58 	bcc.w	8007252 <ai_platform_network_process+0x166>
 80073a2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80073a4:	fa1f fb8b 	uxth.w	fp, fp
 80073a8:	f8a7 b018 	strh.w	fp, [r7, #24]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 808c 	beq.w	80074ca <ai_platform_network_process+0x3de>
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 80073b6:	f000 808b 	beq.w	80074d0 <ai_platform_network_process+0x3e4>
 80073ba:	f106 080c 	add.w	r8, r6, #12
 80073be:	8b78      	ldrh	r0, [r7, #26]
 80073c0:	4583      	cmp	fp, r0
 80073c2:	d9ca      	bls.n	800735a <ai_platform_network_process+0x26e>
 80073c4:	4645      	mov	r5, r8
 80073c6:	46bb      	mov	fp, r7
 80073c8:	f04f 0800 	mov.w	r8, #0
 80073cc:	b9ae      	cbnz	r6, 80073fa <ai_platform_network_process+0x30e>
 80073ce:	e02d      	b.n	800742c <ai_platform_network_process+0x340>
 80073d0:	a1c00100 	.word	0xa1c00100
 80073d4:	68df      	ldr	r7, [r3, #12]
 80073d6:	1bc9      	subs	r1, r1, r7
 80073d8:	4408      	add	r0, r1
 80073da:	6098      	str	r0, [r3, #8]
 80073dc:	6993      	ldr	r3, [r2, #24]
 80073de:	6862      	ldr	r2, [r4, #4]
 80073e0:	60da      	str	r2, [r3, #12]
 80073e2:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80073e6:	f859 200a 	ldr.w	r2, [r9, sl]
 80073ea:	440b      	add	r3, r1
 80073ec:	4293      	cmp	r3, r2
 80073ee:	bf24      	itt	cs
 80073f0:	68e3      	ldrcs	r3, [r4, #12]
 80073f2:	1ad3      	subcs	r3, r2, r3
 80073f4:	6063      	str	r3, [r4, #4]
 80073f6:	f108 0801 	add.w	r8, r8, #1
 80073fa:	8833      	ldrh	r3, [r6, #0]
 80073fc:	4543      	cmp	r3, r8
 80073fe:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8007402:	d913      	bls.n	800742c <ai_platform_network_process+0x340>
 8007404:	6873      	ldr	r3, [r6, #4]
 8007406:	b18b      	cbz	r3, 800742c <ai_platform_network_process+0x340>
 8007408:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800740c:	b172      	cbz	r2, 800742c <ai_platform_network_process+0x340>
 800740e:	68b1      	ldr	r1, [r6, #8]
 8007410:	6993      	ldr	r3, [r2, #24]
 8007412:	f8d1 9000 	ldr.w	r9, [r1]
 8007416:	681f      	ldr	r7, [r3, #0]
 8007418:	6899      	ldr	r1, [r3, #8]
 800741a:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800741e:	00bf      	lsls	r7, r7, #2
 8007420:	6860      	ldr	r0, [r4, #4]
 8007422:	d5d7      	bpl.n	80073d4 <ai_platform_network_process+0x2e8>
 8007424:	68a2      	ldr	r2, [r4, #8]
 8007426:	f001 ff6d 	bl	8009304 <st_int8_copy>
 800742a:	e7da      	b.n	80073e2 <ai_platform_network_process+0x2f6>
 800742c:	4658      	mov	r0, fp
 800742e:	f000 f8e5 	bl	80075fc <ai_layers_forward_all>
 8007432:	2400      	movs	r4, #0
 8007434:	b9b5      	cbnz	r5, 8007464 <ai_platform_network_process+0x378>
 8007436:	e03b      	b.n	80074b0 <ai_platform_network_process+0x3c4>
 8007438:	f859 300a 	ldr.w	r3, [r9, sl]
 800743c:	eb01 020c 	add.w	r2, r1, ip
 8007440:	429a      	cmp	r2, r3
 8007442:	bf24      	itt	cs
 8007444:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8007448:	1a9a      	subcs	r2, r3, r2
 800744a:	f8c8 2004 	str.w	r2, [r8, #4]
 800744e:	6981      	ldr	r1, [r0, #24]
 8007450:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8007454:	1bdb      	subs	r3, r3, r7
 8007456:	441a      	add	r2, r3
 8007458:	608a      	str	r2, [r1, #8]
 800745a:	6983      	ldr	r3, [r0, #24]
 800745c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007460:	60da      	str	r2, [r3, #12]
 8007462:	3401      	adds	r4, #1
 8007464:	882b      	ldrh	r3, [r5, #0]
 8007466:	42a3      	cmp	r3, r4
 8007468:	d922      	bls.n	80074b0 <ai_platform_network_process+0x3c4>
 800746a:	686b      	ldr	r3, [r5, #4]
 800746c:	b303      	cbz	r3, 80074b0 <ai_platform_network_process+0x3c4>
 800746e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007472:	b1e8      	cbz	r0, 80074b0 <ai_platform_network_process+0x3c4>
 8007474:	68ab      	ldr	r3, [r5, #8]
 8007476:	6982      	ldr	r2, [r0, #24]
 8007478:	f8d3 9000 	ldr.w	r9, [r3]
 800747c:	6813      	ldr	r3, [r2, #0]
 800747e:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8007488:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800748c:	d5d4      	bpl.n	8007438 <ai_platform_network_process+0x34c>
 800748e:	6890      	ldr	r0, [r2, #8]
 8007490:	4662      	mov	r2, ip
 8007492:	f001 ff37 	bl	8009304 <st_int8_copy>
 8007496:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800749a:	f859 200a 	ldr.w	r2, [r9, sl]
 800749e:	440b      	add	r3, r1
 80074a0:	4293      	cmp	r3, r2
 80074a2:	bf24      	itt	cs
 80074a4:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80074a8:	1ad3      	subcs	r3, r2, r3
 80074aa:	f8c8 3004 	str.w	r3, [r8, #4]
 80074ae:	e7d8      	b.n	8007462 <ai_platform_network_process+0x376>
 80074b0:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 80074b4:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 80074b8:	3001      	adds	r0, #1
 80074ba:	b280      	uxth	r0, r0
 80074bc:	4283      	cmp	r3, r0
 80074be:	f8ab 001a 	strh.w	r0, [fp, #26]
 80074c2:	d881      	bhi.n	80073c8 <ai_platform_network_process+0x2dc>
 80074c4:	b005      	add	sp, #20
 80074c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ca:	461e      	mov	r6, r3
 80074cc:	4698      	mov	r8, r3
 80074ce:	e776      	b.n	80073be <ai_platform_network_process+0x2d2>
 80074d0:	f04f 0800 	mov.w	r8, #0
 80074d4:	e773      	b.n	80073be <ai_platform_network_process+0x2d2>
 80074d6:	9f02      	ldr	r7, [sp, #8]
 80074d8:	e738      	b.n	800734c <ai_platform_network_process+0x260>
 80074da:	9f02      	ldr	r7, [sp, #8]
 80074dc:	2221      	movs	r2, #33	@ 0x21
 80074de:	2112      	movs	r1, #18
 80074e0:	f107 000c 	add.w	r0, r7, #12
 80074e4:	f000 f826 	bl	8007534 <core_set_error>
 80074e8:	e736      	b.n	8007358 <ai_platform_network_process+0x26c>
 80074ea:	9f02      	ldr	r7, [sp, #8]
 80074ec:	2219      	movs	r2, #25
 80074ee:	2112      	movs	r1, #18
 80074f0:	f107 000c 	add.w	r0, r7, #12
 80074f4:	f000 f81e 	bl	8007534 <core_set_error>
 80074f8:	e72e      	b.n	8007358 <ai_platform_network_process+0x26c>
 80074fa:	2217      	movs	r2, #23
 80074fc:	2113      	movs	r1, #19
 80074fe:	f107 000c 	add.w	r0, r7, #12
 8007502:	f000 f817 	bl	8007534 <core_set_error>
 8007506:	e727      	b.n	8007358 <ai_platform_network_process+0x26c>
 8007508:	2219      	movs	r2, #25
 800750a:	2113      	movs	r1, #19
 800750c:	f107 000c 	add.w	r0, r7, #12
 8007510:	f000 f810 	bl	8007534 <core_set_error>
 8007514:	e720      	b.n	8007358 <ai_platform_network_process+0x26c>
 8007516:	2221      	movs	r2, #33	@ 0x21
 8007518:	2113      	movs	r1, #19
 800751a:	f107 000c 	add.w	r0, r7, #12
 800751e:	f000 f809 	bl	8007534 <core_set_error>
 8007522:	e719      	b.n	8007358 <ai_platform_network_process+0x26c>

08007524 <core_init>:
 8007524:	2001      	movs	r0, #1
 8007526:	4770      	bx	lr

08007528 <core_get_error>:
 8007528:	4603      	mov	r3, r0
 800752a:	2200      	movs	r2, #0
 800752c:	6800      	ldr	r0, [r0, #0]
 800752e:	601a      	str	r2, [r3, #0]
 8007530:	4770      	bx	lr
 8007532:	bf00      	nop

08007534 <core_set_error>:
 8007534:	4603      	mov	r3, r0
 8007536:	7800      	ldrb	r0, [r0, #0]
 8007538:	b108      	cbz	r0, 800753e <core_set_error+0xa>
 800753a:	2000      	movs	r0, #0
 800753c:	4770      	bx	lr
 800753e:	7019      	strb	r1, [r3, #0]
 8007540:	6819      	ldr	r1, [r3, #0]
 8007542:	f362 211f 	bfi	r1, r2, #8, #24
 8007546:	2001      	movs	r0, #1
 8007548:	6019      	str	r1, [r3, #0]
 800754a:	4770      	bx	lr

0800754c <ai_check_custom_types>:
 800754c:	b082      	sub	sp, #8
 800754e:	4b13      	ldr	r3, [pc, #76]	@ (800759c <ai_check_custom_types+0x50>)
 8007550:	9301      	str	r3, [sp, #4]
 8007552:	b118      	cbz	r0, 800755c <ai_check_custom_types+0x10>
 8007554:	7803      	ldrb	r3, [r0, #0]
 8007556:	2b03      	cmp	r3, #3
 8007558:	d002      	beq.n	8007560 <ai_check_custom_types+0x14>
 800755a:	2000      	movs	r0, #0
 800755c:	b002      	add	sp, #8
 800755e:	4770      	bx	lr
 8007560:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007564:	4293      	cmp	r3, r2
 8007566:	d004      	beq.n	8007572 <ai_check_custom_types+0x26>
 8007568:	2001      	movs	r0, #1
 800756a:	f080 0001 	eor.w	r0, r0, #1
 800756e:	b002      	add	sp, #8
 8007570:	4770      	bx	lr
 8007572:	7842      	ldrb	r2, [r0, #1]
 8007574:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007578:	429a      	cmp	r2, r3
 800757a:	f100 0001 	add.w	r0, r0, #1
 800757e:	d1f3      	bne.n	8007568 <ai_check_custom_types+0x1c>
 8007580:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8007584:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007588:	429a      	cmp	r2, r3
 800758a:	d1ed      	bne.n	8007568 <ai_check_custom_types+0x1c>
 800758c:	7842      	ldrb	r2, [r0, #1]
 800758e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007592:	429a      	cmp	r2, r3
 8007594:	d1e8      	bne.n	8007568 <ai_check_custom_types+0x1c>
 8007596:	2000      	movs	r0, #0
 8007598:	e7e7      	b.n	800756a <ai_check_custom_types+0x1e>
 800759a:	bf00      	nop
 800759c:	84048403 	.word	0x84048403

080075a0 <ai_layers_init_all>:
 80075a0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80075a2:	4601      	mov	r1, r0
 80075a4:	b153      	cbz	r3, 80075bc <ai_layers_init_all+0x1c>
 80075a6:	2000      	movs	r0, #0
 80075a8:	461a      	mov	r2, r3
 80075aa:	60d9      	str	r1, [r3, #12]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	4293      	cmp	r3, r2
 80075b0:	f100 0001 	add.w	r0, r0, #1
 80075b4:	d003      	beq.n	80075be <ai_layers_init_all+0x1e>
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d1f6      	bne.n	80075a8 <ai_layers_init_all+0x8>
 80075ba:	4770      	bx	lr
 80075bc:	4618      	mov	r0, r3
 80075be:	4770      	bx	lr

080075c0 <ai_layers_post_init_all>:
 80075c0:	b538      	push	{r3, r4, r5, lr}
 80075c2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80075c4:	b1b4      	cbz	r4, 80075f4 <ai_layers_post_init_all+0x34>
 80075c6:	6863      	ldr	r3, [r4, #4]
 80075c8:	07db      	lsls	r3, r3, #31
 80075ca:	f04f 0500 	mov.w	r5, #0
 80075ce:	d504      	bpl.n	80075da <ai_layers_post_init_all+0x1a>
 80075d0:	6a23      	ldr	r3, [r4, #32]
 80075d2:	4620      	mov	r0, r4
 80075d4:	b10b      	cbz	r3, 80075da <ai_layers_post_init_all+0x1a>
 80075d6:	4798      	blx	r3
 80075d8:	3501      	adds	r5, #1
 80075da:	6923      	ldr	r3, [r4, #16]
 80075dc:	42a3      	cmp	r3, r4
 80075de:	d007      	beq.n	80075f0 <ai_layers_post_init_all+0x30>
 80075e0:	b133      	cbz	r3, 80075f0 <ai_layers_post_init_all+0x30>
 80075e2:	461c      	mov	r4, r3
 80075e4:	6863      	ldr	r3, [r4, #4]
 80075e6:	07db      	lsls	r3, r3, #31
 80075e8:	d4f2      	bmi.n	80075d0 <ai_layers_post_init_all+0x10>
 80075ea:	6923      	ldr	r3, [r4, #16]
 80075ec:	42a3      	cmp	r3, r4
 80075ee:	d1f7      	bne.n	80075e0 <ai_layers_post_init_all+0x20>
 80075f0:	4628      	mov	r0, r5
 80075f2:	bd38      	pop	{r3, r4, r5, pc}
 80075f4:	4625      	mov	r5, r4
 80075f6:	4628      	mov	r0, r5
 80075f8:	bd38      	pop	{r3, r4, r5, pc}
 80075fa:	bf00      	nop

080075fc <ai_layers_forward_all>:
 80075fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007600:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8007604:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8007606:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8007608:	4604      	mov	r4, r0
 800760a:	f1b8 0f00 	cmp.w	r8, #0
 800760e:	d02a      	beq.n	8007666 <ai_layers_forward_all+0x6a>
 8007610:	b32d      	cbz	r5, 800765e <ai_layers_forward_all+0x62>
 8007612:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8007614:	4629      	mov	r1, r5
 8007616:	2001      	movs	r0, #1
 8007618:	47c0      	blx	r8
 800761a:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 800761c:	b1fe      	cbz	r6, 800765e <ai_layers_forward_all+0x62>
 800761e:	2700      	movs	r7, #0
 8007620:	4631      	mov	r1, r6
 8007622:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007624:	2002      	movs	r0, #2
 8007626:	47c0      	blx	r8
 8007628:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800762a:	4628      	mov	r0, r5
 800762c:	696b      	ldr	r3, [r5, #20]
 800762e:	4798      	blx	r3
 8007630:	692e      	ldr	r6, [r5, #16]
 8007632:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007634:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8007636:	42b5      	cmp	r5, r6
 8007638:	f04f 0003 	mov.w	r0, #3
 800763c:	d007      	beq.n	800764e <ai_layers_forward_all+0x52>
 800763e:	47c0      	blx	r8
 8007640:	3701      	adds	r7, #1
 8007642:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8007644:	2e00      	cmp	r6, #0
 8007646:	d1eb      	bne.n	8007620 <ai_layers_forward_all+0x24>
 8007648:	4638      	mov	r0, r7
 800764a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800764e:	2003      	movs	r0, #3
 8007650:	47c0      	blx	r8
 8007652:	2300      	movs	r3, #0
 8007654:	3701      	adds	r7, #1
 8007656:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8007658:	4638      	mov	r0, r7
 800765a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800765e:	2700      	movs	r7, #0
 8007660:	4638      	mov	r0, r7
 8007662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007666:	2d00      	cmp	r5, #0
 8007668:	d0f9      	beq.n	800765e <ai_layers_forward_all+0x62>
 800766a:	4647      	mov	r7, r8
 800766c:	696b      	ldr	r3, [r5, #20]
 800766e:	4628      	mov	r0, r5
 8007670:	4798      	blx	r3
 8007672:	462b      	mov	r3, r5
 8007674:	692d      	ldr	r5, [r5, #16]
 8007676:	429d      	cmp	r5, r3
 8007678:	d004      	beq.n	8007684 <ai_layers_forward_all+0x88>
 800767a:	63e5      	str	r5, [r4, #60]	@ 0x3c
 800767c:	3701      	adds	r7, #1
 800767e:	2d00      	cmp	r5, #0
 8007680:	d1f4      	bne.n	800766c <ai_layers_forward_all+0x70>
 8007682:	e7e1      	b.n	8007648 <ai_layers_forward_all+0x4c>
 8007684:	2300      	movs	r3, #0
 8007686:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8007688:	3701      	adds	r7, #1
 800768a:	e7dd      	b.n	8007648 <ai_layers_forward_all+0x4c>

0800768c <forward_conv2d_if32of32wf32_nl_pool>:
 800768c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007690:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8007694:	b0c3      	sub	sp, #268	@ 0x10c
 8007696:	f8bc 3000 	ldrh.w	r3, [ip]
 800769a:	9321      	str	r3, [sp, #132]	@ 0x84
 800769c:	2b00      	cmp	r3, #0
 800769e:	f000 8137 	beq.w	8007910 <forward_conv2d_if32of32wf32_nl_pool+0x284>
 80076a2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80076a6:	f8d3 9004 	ldr.w	r9, [r3, #4]
 80076aa:	4604      	mov	r4, r0
 80076ac:	f1b9 0f00 	cmp.w	r9, #0
 80076b0:	d001      	beq.n	80076b6 <forward_conv2d_if32of32wf32_nl_pool+0x2a>
 80076b2:	f8d9 9000 	ldr.w	r9, [r9]
 80076b6:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80076b8:	2a01      	cmp	r2, #1
 80076ba:	f000 8128 	beq.w	800790e <forward_conv2d_if32of32wf32_nl_pool+0x282>
 80076be:	f8d3 8010 	ldr.w	r8, [r3, #16]
 80076c2:	f1b8 0f00 	cmp.w	r8, #0
 80076c6:	d001      	beq.n	80076cc <forward_conv2d_if32of32wf32_nl_pool+0x40>
 80076c8:	f8d8 8000 	ldr.w	r8, [r8]
 80076cc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80076ce:	2a02      	cmp	r2, #2
 80076d0:	f000 811d 	beq.w	800790e <forward_conv2d_if32of32wf32_nl_pool+0x282>
 80076d4:	69da      	ldr	r2, [r3, #28]
 80076d6:	2a00      	cmp	r2, #0
 80076d8:	f000 8140 	beq.w	800795c <forward_conv2d_if32of32wf32_nl_pool+0x2d0>
 80076dc:	8b1b      	ldrh	r3, [r3, #24]
 80076de:	f8d2 b000 	ldr.w	fp, [r2]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	f240 8128 	bls.w	8007938 <forward_conv2d_if32of32wf32_nl_pool+0x2ac>
 80076e8:	6853      	ldr	r3, [r2, #4]
 80076ea:	9341      	str	r3, [sp, #260]	@ 0x104
 80076ec:	f8d2 a008 	ldr.w	sl, [r2, #8]
 80076f0:	f8d9 200c 	ldr.w	r2, [r9, #12]
 80076f4:	f8d8 100c 	ldr.w	r1, [r8, #12]
 80076f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076fa:	f8db e00c 	ldr.w	lr, [fp, #12]
 80076fe:	9022      	str	r0, [sp, #136]	@ 0x88
 8007700:	f9b2 0004 	ldrsh.w	r0, [r2, #4]
 8007704:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007706:	9031      	str	r0, [sp, #196]	@ 0xc4
 8007708:	f9b1 0004 	ldrsh.w	r0, [r1, #4]
 800770c:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 800770e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007710:	f8de 7004 	ldr.w	r7, [lr, #4]
 8007714:	9032      	str	r0, [sp, #200]	@ 0xc8
 8007716:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800771a:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 800771e:	9527      	str	r5, [sp, #156]	@ 0x9c
 8007720:	9628      	str	r6, [sp, #160]	@ 0xa0
 8007722:	681d      	ldr	r5, [r3, #0]
 8007724:	685e      	ldr	r6, [r3, #4]
 8007726:	972b      	str	r7, [sp, #172]	@ 0xac
 8007728:	9134      	str	r1, [sp, #208]	@ 0xd0
 800772a:	f8de 7008 	ldr.w	r7, [lr, #8]
 800772e:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 8007732:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8007736:	9529      	str	r5, [sp, #164]	@ 0xa4
 8007738:	962a      	str	r6, [sp, #168]	@ 0xa8
 800773a:	9730      	str	r7, [sp, #192]	@ 0xc0
 800773c:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 8007740:	9033      	str	r0, [sp, #204]	@ 0xcc
 8007742:	9123      	str	r1, [sp, #140]	@ 0x8c
 8007744:	9224      	str	r2, [sp, #144]	@ 0x90
 8007746:	689a      	ldr	r2, [r3, #8]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	932f      	str	r3, [sp, #188]	@ 0xbc
 800774c:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 8007750:	9339      	str	r3, [sp, #228]	@ 0xe4
 8007752:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 8007756:	922e      	str	r2, [sp, #184]	@ 0xb8
 8007758:	933c      	str	r3, [sp, #240]	@ 0xf0
 800775a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800775c:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 8007760:	933d      	str	r3, [sp, #244]	@ 0xf4
 8007762:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 8007766:	933e      	str	r3, [sp, #248]	@ 0xf8
 8007768:	f9b2 3000 	ldrsh.w	r3, [r2]
 800776c:	933f      	str	r3, [sp, #252]	@ 0xfc
 800776e:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 8007772:	9340      	str	r3, [sp, #256]	@ 0x100
 8007774:	6a23      	ldr	r3, [r4, #32]
 8007776:	9322      	str	r3, [sp, #136]	@ 0x88
 8007778:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 800777c:	9335      	str	r3, [sp, #212]	@ 0xd4
 800777e:	f8bd 30a0 	ldrh.w	r3, [sp, #160]	@ 0xa0
 8007782:	9336      	str	r3, [sp, #216]	@ 0xd8
 8007784:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	@ 0xa4
 8007788:	9337      	str	r3, [sp, #220]	@ 0xdc
 800778a:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800778e:	9338      	str	r3, [sp, #224]	@ 0xe0
 8007790:	b2ab      	uxth	r3, r5
 8007792:	933a      	str	r3, [sp, #232]	@ 0xe8
 8007794:	b2b3      	uxth	r3, r6
 8007796:	933b      	str	r3, [sp, #236]	@ 0xec
 8007798:	f9bd 30ac 	ldrsh.w	r3, [sp, #172]	@ 0xac
 800779c:	9325      	str	r3, [sp, #148]	@ 0x94
 800779e:	b23b      	sxth	r3, r7
 80077a0:	9326      	str	r3, [sp, #152]	@ 0x98
 80077a2:	f1ba 0f00 	cmp.w	sl, #0
 80077a6:	f000 80b5 	beq.w	8007914 <forward_conv2d_if32of32wf32_nl_pool+0x288>
 80077aa:	f8da 2018 	ldr.w	r2, [sl, #24]
 80077ae:	2a00      	cmp	r2, #0
 80077b0:	f000 80b9 	beq.w	8007926 <forward_conv2d_if32of32wf32_nl_pool+0x29a>
 80077b4:	6893      	ldr	r3, [r2, #8]
 80077b6:	9322      	str	r3, [sp, #136]	@ 0x88
 80077b8:	e9d2 0100 	ldrd	r0, r1, [r2]
 80077bc:	f001 feb0 	bl	8009520 <ai_array_get_byte_size>
 80077c0:	f8da 2018 	ldr.w	r2, [sl, #24]
 80077c4:	902c      	str	r0, [sp, #176]	@ 0xb0
 80077c6:	2a00      	cmp	r2, #0
 80077c8:	f000 80bd 	beq.w	8007946 <forward_conv2d_if32of32wf32_nl_pool+0x2ba>
 80077cc:	e9d2 0100 	ldrd	r0, r1, [r2]
 80077d0:	f001 fea6 	bl	8009520 <ai_array_get_byte_size>
 80077d4:	f8d4 c018 	ldr.w	ip, [r4, #24]
 80077d8:	902d      	str	r0, [sp, #180]	@ 0xb4
 80077da:	f8bc 3000 	ldrh.w	r3, [ip]
 80077de:	9321      	str	r3, [sp, #132]	@ 0x84
 80077e0:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80077e2:	f8d9 1018 	ldr.w	r1, [r9, #24]
 80077e6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80077e8:	f8d8 9018 	ldr.w	r9, [r8, #24]
 80077ec:	f8d0 8018 	ldr.w	r8, [r0, #24]
 80077f0:	6888      	ldr	r0, [r1, #8]
 80077f2:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80077f6:	f8d8 9008 	ldr.w	r9, [r8, #8]
 80077fa:	f8bd a09c 	ldrh.w	sl, [sp, #156]	@ 0x9c
 80077fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007800:	f8db 2018 	ldr.w	r2, [fp, #24]
 8007804:	f8bd e0a0 	ldrh.w	lr, [sp, #160]	@ 0xa0
 8007808:	f8d4 b05c 	ldr.w	fp, [r4, #92]	@ 0x5c
 800780c:	6892      	ldr	r2, [r2, #8]
 800780e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007812:	b2ad      	uxth	r5, r5
 8007814:	9f2b      	ldr	r7, [sp, #172]	@ 0xac
 8007816:	3d01      	subs	r5, #1
 8007818:	fb15 7508 	smlabb	r5, r5, r8, r7
 800781c:	fa0f f885 	sxth.w	r8, r5
 8007820:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 8007822:	9f30      	ldr	r7, [sp, #192]	@ 0xc0
 8007824:	b2b6      	uxth	r6, r6
 8007826:	3d01      	subs	r5, #1
 8007828:	3e01      	subs	r6, #1
 800782a:	fb16 7605 	smlabb	r6, r6, r5, r7
 800782e:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8007830:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 8007832:	eba5 0508 	sub.w	r5, r5, r8
 8007836:	fa15 f587 	uxtah	r5, r5, r7
 800783a:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 800783c:	fa15 f587 	uxtah	r5, r5, r7
 8007840:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 8007842:	fb95 f5fa 	sdiv	r5, r5, sl
 8007846:	b236      	sxth	r6, r6
 8007848:	eba7 0a06 	sub.w	sl, r7, r6
 800784c:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800784e:	fa1a fa87 	uxtah	sl, sl, r7
 8007852:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 8007854:	3501      	adds	r5, #1
 8007856:	2b03      	cmp	r3, #3
 8007858:	fa1a fa87 	uxtah	sl, sl, r7
 800785c:	b22d      	sxth	r5, r5
 800785e:	fb9a fefe 	sdiv	lr, sl, lr
 8007862:	f8d4 a024 	ldr.w	sl, [r4, #36]	@ 0x24
 8007866:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 800786a:	f10e 0e01 	add.w	lr, lr, #1
 800786e:	d94e      	bls.n	800790e <forward_conv2d_if32of32wf32_nl_pool+0x282>
 8007870:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8007874:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 8007878:	f1bc 0f00 	cmp.w	ip, #0
 800787c:	d06b      	beq.n	8007956 <forward_conv2d_if32of32wf32_nl_pool+0x2ca>
 800787e:	f8dc 7000 	ldr.w	r7, [ip]
 8007882:	b10f      	cbz	r7, 8007888 <forward_conv2d_if32of32wf32_nl_pool+0x1fc>
 8007884:	69bf      	ldr	r7, [r7, #24]
 8007886:	68bf      	ldr	r7, [r7, #8]
 8007888:	9b3f      	ldr	r3, [sp, #252]	@ 0xfc
 800788a:	931f      	str	r3, [sp, #124]	@ 0x7c
 800788c:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 800788e:	931e      	str	r3, [sp, #120]	@ 0x78
 8007890:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 8007892:	931d      	str	r3, [sp, #116]	@ 0x74
 8007894:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 8007896:	9513      	str	r5, [sp, #76]	@ 0x4c
 8007898:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 800789c:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 800789e:	960e      	str	r6, [sp, #56]	@ 0x38
 80078a0:	e9cd b319 	strd	fp, r3, [sp, #100]	@ 0x64
 80078a4:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 80078a6:	9318      	str	r3, [sp, #96]	@ 0x60
 80078a8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80078aa:	9317      	str	r3, [sp, #92]	@ 0x5c
 80078ac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80078ae:	e9cd a315 	strd	sl, r3, [sp, #84]	@ 0x54
 80078b2:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80078b4:	9312      	str	r3, [sp, #72]	@ 0x48
 80078b6:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 80078b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80078ba:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 80078bc:	e9cd 830f 	strd	r8, r3, [sp, #60]	@ 0x3c
 80078c0:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 80078c2:	930d      	str	r3, [sp, #52]	@ 0x34
 80078c4:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 80078c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80078c8:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 80078ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078cc:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80078ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80078d0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80078d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80078d4:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80078d6:	9308      	str	r3, [sp, #32]
 80078d8:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 80078da:	9307      	str	r3, [sp, #28]
 80078dc:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 80078de:	9306      	str	r3, [sp, #24]
 80078e0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80078e2:	9305      	str	r3, [sp, #20]
 80078e4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80078e6:	9304      	str	r3, [sp, #16]
 80078e8:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 80078ea:	9303      	str	r3, [sp, #12]
 80078ec:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 80078ee:	e9cd 7301 	strd	r7, r3, [sp, #4]
 80078f2:	fa0f f38e 	sxth.w	r3, lr
 80078f6:	9314      	str	r3, [sp, #80]	@ 0x50
 80078f8:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80078fc:	69a4      	ldr	r4, [r4, #24]
 80078fe:	68a4      	ldr	r4, [r4, #8]
 8007900:	9400      	str	r4, [sp, #0]
 8007902:	464b      	mov	r3, r9
 8007904:	f000 f988 	bl	8007c18 <forward_lite_conv2d_if32of32wf32_pool>
 8007908:	b043      	add	sp, #268	@ 0x10c
 800790a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790e:	2300      	movs	r3, #0
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	deff      	udf	#255	@ 0xff
 8007914:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007916:	b193      	cbz	r3, 800793e <forward_conv2d_if32of32wf32_nl_pool+0x2b2>
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	9322      	str	r3, [sp, #136]	@ 0x88
 800791c:	2301      	movs	r3, #1
 800791e:	f8cd a0b0 	str.w	sl, [sp, #176]	@ 0xb0
 8007922:	932d      	str	r3, [sp, #180]	@ 0xb4
 8007924:	e75c      	b.n	80077e0 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 8007926:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007928:	b10b      	cbz	r3, 800792e <forward_conv2d_if32of32wf32_nl_pool+0x2a2>
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	9322      	str	r3, [sp, #136]	@ 0x88
 800792e:	2200      	movs	r2, #0
 8007930:	2301      	movs	r3, #1
 8007932:	e9cd 232c 	strd	r2, r3, [sp, #176]	@ 0xb0
 8007936:	e753      	b.n	80077e0 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 8007938:	2300      	movs	r3, #0
 800793a:	9341      	str	r3, [sp, #260]	@ 0x104
 800793c:	e6d6      	b.n	80076ec <forward_conv2d_if32of32wf32_nl_pool+0x60>
 800793e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007940:	2301      	movs	r3, #1
 8007942:	932d      	str	r3, [sp, #180]	@ 0xb4
 8007944:	e74c      	b.n	80077e0 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 8007946:	2301      	movs	r3, #1
 8007948:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800794c:	932d      	str	r3, [sp, #180]	@ 0xb4
 800794e:	f8bc 3000 	ldrh.w	r3, [ip]
 8007952:	9321      	str	r3, [sp, #132]	@ 0x84
 8007954:	e744      	b.n	80077e0 <forward_conv2d_if32of32wf32_nl_pool+0x154>
 8007956:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800795a:	deff      	udf	#255	@ 0xff
 800795c:	68d3      	ldr	r3, [r2, #12]
 800795e:	deff      	udf	#255	@ 0xff

08007960 <forward_dense>:
 8007960:	6982      	ldr	r2, [r0, #24]
 8007962:	8813      	ldrh	r3, [r2, #0]
 8007964:	b90b      	cbnz	r3, 800796a <forward_dense+0xa>
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	deff      	udf	#255	@ 0xff
 800796a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800796e:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8007972:	f8da 0004 	ldr.w	r0, [sl, #4]
 8007976:	b08e      	sub	sp, #56	@ 0x38
 8007978:	b100      	cbz	r0, 800797c <forward_dense+0x1c>
 800797a:	6800      	ldr	r0, [r0, #0]
 800797c:	2b01      	cmp	r3, #1
 800797e:	d061      	beq.n	8007a44 <forward_dense+0xe4>
 8007980:	f8da 2010 	ldr.w	r2, [sl, #16]
 8007984:	b102      	cbz	r2, 8007988 <forward_dense+0x28>
 8007986:	6812      	ldr	r2, [r2, #0]
 8007988:	2b02      	cmp	r3, #2
 800798a:	d035      	beq.n	80079f8 <forward_dense+0x98>
 800798c:	f8da 501c 	ldr.w	r5, [sl, #28]
 8007990:	2d00      	cmp	r5, #0
 8007992:	d055      	beq.n	8007a40 <forward_dense+0xe0>
 8007994:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 8007998:	6829      	ldr	r1, [r5, #0]
 800799a:	2c01      	cmp	r4, #1
 800799c:	d955      	bls.n	8007a4a <forward_dense+0xea>
 800799e:	686d      	ldr	r5, [r5, #4]
 80079a0:	698e      	ldr	r6, [r1, #24]
 80079a2:	68c4      	ldr	r4, [r0, #12]
 80079a4:	68d1      	ldr	r1, [r2, #12]
 80079a6:	f8d4 e004 	ldr.w	lr, [r4, #4]
 80079aa:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80079ae:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 80079b2:	6831      	ldr	r1, [r6, #0]
 80079b4:	2b03      	cmp	r3, #3
 80079b6:	fb07 f804 	mul.w	r8, r7, r4
 80079ba:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 80079be:	d046      	beq.n	8007a4e <forward_dense+0xee>
 80079c0:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 80079c4:	b11c      	cbz	r4, 80079ce <forward_dense+0x6e>
 80079c6:	6824      	ldr	r4, [r4, #0]
 80079c8:	b10c      	cbz	r4, 80079ce <forward_dense+0x6e>
 80079ca:	69a3      	ldr	r3, [r4, #24]
 80079cc:	689c      	ldr	r4, [r3, #8]
 80079ce:	6983      	ldr	r3, [r0, #24]
 80079d0:	6992      	ldr	r2, [r2, #24]
 80079d2:	6899      	ldr	r1, [r3, #8]
 80079d4:	6890      	ldr	r0, [r2, #8]
 80079d6:	b10d      	cbz	r5, 80079dc <forward_dense+0x7c>
 80079d8:	69ab      	ldr	r3, [r5, #24]
 80079da:	689d      	ldr	r5, [r3, #8]
 80079dc:	4f1d      	ldr	r7, [pc, #116]	@ (8007a54 <forward_dense+0xf4>)
 80079de:	45bc      	cmp	ip, r7
 80079e0:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 80079e4:	d022      	beq.n	8007a2c <forward_dense+0xcc>
 80079e6:	4e1c      	ldr	r6, [pc, #112]	@ (8007a58 <forward_dense+0xf8>)
 80079e8:	45b4      	cmp	ip, r6
 80079ea:	d015      	beq.n	8007a18 <forward_dense+0xb8>
 80079ec:	4b1b      	ldr	r3, [pc, #108]	@ (8007a5c <forward_dense+0xfc>)
 80079ee:	459c      	cmp	ip, r3
 80079f0:	d005      	beq.n	80079fe <forward_dense+0x9e>
 80079f2:	b00e      	add	sp, #56	@ 0x38
 80079f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079f8:	2300      	movs	r3, #0
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	deff      	udf	#255	@ 0xff
 80079fe:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8007a02:	a807      	add	r0, sp, #28
 8007a04:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 8007a08:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 8007a0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a0e:	f001 f83f 	bl	8008a90 <forward_lite_dense_if32of32wf32>
 8007a12:	b00e      	add	sp, #56	@ 0x38
 8007a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a18:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8007a1c:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8007a20:	9400      	str	r4, [sp, #0]
 8007a22:	f001 f98b 	bl	8008d3c <forward_lite_dense_if32of32wf32_lut4>
 8007a26:	b00e      	add	sp, #56	@ 0x38
 8007a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a2c:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8007a30:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8007a34:	9400      	str	r4, [sp, #0]
 8007a36:	f001 fac5 	bl	8008fc4 <forward_lite_dense_if32of32wf32_lut8>
 8007a3a:	b00e      	add	sp, #56	@ 0x38
 8007a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a40:	4629      	mov	r1, r5
 8007a42:	e7ad      	b.n	80079a0 <forward_dense+0x40>
 8007a44:	2300      	movs	r3, #0
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	deff      	udf	#255	@ 0xff
 8007a4a:	2500      	movs	r5, #0
 8007a4c:	e7a8      	b.n	80079a0 <forward_dense+0x40>
 8007a4e:	2300      	movs	r3, #0
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	deff      	udf	#255	@ 0xff
 8007a54:	00d01040 	.word	0x00d01040
 8007a58:	00f01040 	.word	0x00f01040
 8007a5c:	00821040 	.word	0x00821040

08007a60 <forward_relu>:
 8007a60:	6982      	ldr	r2, [r0, #24]
 8007a62:	8813      	ldrh	r3, [r2, #0]
 8007a64:	b90b      	cbnz	r3, 8007a6a <forward_relu+0xa>
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	deff      	udf	#255	@ 0xff
 8007a6a:	b470      	push	{r4, r5, r6}
 8007a6c:	6852      	ldr	r2, [r2, #4]
 8007a6e:	6854      	ldr	r4, [r2, #4]
 8007a70:	b104      	cbz	r4, 8007a74 <forward_relu+0x14>
 8007a72:	6824      	ldr	r4, [r4, #0]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	f000 8088 	beq.w	8007b8a <forward_relu+0x12a>
 8007a7a:	6913      	ldr	r3, [r2, #16]
 8007a7c:	b103      	cbz	r3, 8007a80 <forward_relu+0x20>
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	6999      	ldr	r1, [r3, #24]
 8007a82:	69a2      	ldr	r2, [r4, #24]
 8007a84:	68a3      	ldr	r3, [r4, #8]
 8007a86:	69c6      	ldr	r6, [r0, #28]
 8007a88:	6888      	ldr	r0, [r1, #8]
 8007a8a:	6891      	ldr	r1, [r2, #8]
 8007a8c:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8007a90:	b196      	cbz	r6, 8007ab8 <forward_relu+0x58>
 8007a92:	6872      	ldr	r2, [r6, #4]
 8007a94:	2a01      	cmp	r2, #1
 8007a96:	d03b      	beq.n	8007b10 <forward_relu+0xb0>
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d06d      	beq.n	8007b78 <forward_relu+0x118>
 8007a9c:	68e5      	ldr	r5, [r4, #12]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007aa4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8007aa8:	429d      	cmp	r5, r3
 8007aaa:	fb04 f202 	mul.w	r2, r4, r2
 8007aae:	d1f9      	bne.n	8007aa4 <forward_relu+0x44>
 8007ab0:	68b3      	ldr	r3, [r6, #8]
 8007ab2:	bc70      	pop	{r4, r5, r6}
 8007ab4:	f000 bd40 	b.w	8008538 <forward_lite_nl_relu_generic_if32of32_kernel>
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d05f      	beq.n	8007b7c <forward_relu+0x11c>
 8007abc:	68e5      	ldr	r5, [r4, #12]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007ac4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8007ac8:	429d      	cmp	r5, r3
 8007aca:	fb04 f202 	mul.w	r2, r4, r2
 8007ace:	d1f9      	bne.n	8007ac4 <forward_relu+0x64>
 8007ad0:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8007ad4:	3a01      	subs	r2, #1
 8007ad6:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8007ada:	428c      	cmp	r4, r1
 8007adc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8007ae0:	d314      	bcc.n	8007b0c <forward_relu+0xac>
 8007ae2:	1a61      	subs	r1, r4, r1
 8007ae4:	f021 0103 	bic.w	r1, r1, #3
 8007ae8:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8007b90 <forward_relu+0x130>
 8007aec:	1d23      	adds	r3, r4, #4
 8007aee:	3004      	adds	r0, #4
 8007af0:	1a62      	subs	r2, r4, r1
 8007af2:	ed73 7a01 	vldmdb	r3!, {s15}
 8007af6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007afe:	bfb8      	it	lt
 8007b00:	eef0 7a47 	vmovlt.f32	s15, s14
 8007b04:	429a      	cmp	r2, r3
 8007b06:	ed60 7a01 	vstmdb	r0!, {s15}
 8007b0a:	d1f2      	bne.n	8007af2 <forward_relu+0x92>
 8007b0c:	bc70      	pop	{r4, r5, r6}
 8007b0e:	4770      	bx	lr
 8007b10:	b3b3      	cbz	r3, 8007b80 <forward_relu+0x120>
 8007b12:	68e5      	ldr	r5, [r4, #12]
 8007b14:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007b18:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8007b1c:	429d      	cmp	r5, r3
 8007b1e:	fb04 f202 	mul.w	r2, r4, r2
 8007b22:	d1f9      	bne.n	8007b18 <forward_relu+0xb8>
 8007b24:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8007b28:	3a01      	subs	r2, #1
 8007b2a:	68b3      	ldr	r3, [r6, #8]
 8007b2c:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8007b30:	428c      	cmp	r4, r1
 8007b32:	ed93 7a00 	vldr	s14, [r3]
 8007b36:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8007b3a:	d3e7      	bcc.n	8007b0c <forward_relu+0xac>
 8007b3c:	1a61      	subs	r1, r4, r1
 8007b3e:	f021 0103 	bic.w	r1, r1, #3
 8007b42:	2500      	movs	r5, #0
 8007b44:	1d23      	adds	r3, r4, #4
 8007b46:	1a62      	subs	r2, r4, r1
 8007b48:	3004      	adds	r0, #4
 8007b4a:	ed73 7a01 	vldmdb	r3!, {s15}
 8007b4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b56:	d50a      	bpl.n	8007b6e <forward_relu+0x10e>
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	ed60 7a01 	vstmdb	r0!, {s15}
 8007b5e:	d0d5      	beq.n	8007b0c <forward_relu+0xac>
 8007b60:	ed73 7a01 	vldmdb	r3!, {s15}
 8007b64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b6c:	d4f4      	bmi.n	8007b58 <forward_relu+0xf8>
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	f840 5d04 	str.w	r5, [r0, #-4]!
 8007b74:	d1e9      	bne.n	8007b4a <forward_relu+0xea>
 8007b76:	e7c9      	b.n	8007b0c <forward_relu+0xac>
 8007b78:	2201      	movs	r2, #1
 8007b7a:	e799      	b.n	8007ab0 <forward_relu+0x50>
 8007b7c:	460c      	mov	r4, r1
 8007b7e:	e7b0      	b.n	8007ae2 <forward_relu+0x82>
 8007b80:	68b3      	ldr	r3, [r6, #8]
 8007b82:	460c      	mov	r4, r1
 8007b84:	ed93 7a00 	vldr	s14, [r3]
 8007b88:	e7d8      	b.n	8007b3c <forward_relu+0xdc>
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	deff      	udf	#255	@ 0xff
 8007b90:	00000000 	.word	0x00000000

08007b94 <forward_sm>:
 8007b94:	6982      	ldr	r2, [r0, #24]
 8007b96:	8813      	ldrh	r3, [r2, #0]
 8007b98:	b90b      	cbnz	r3, 8007b9e <forward_sm+0xa>
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	deff      	udf	#255	@ 0xff
 8007b9e:	b570      	push	{r4, r5, r6, lr}
 8007ba0:	6852      	ldr	r2, [r2, #4]
 8007ba2:	6855      	ldr	r5, [r2, #4]
 8007ba4:	b082      	sub	sp, #8
 8007ba6:	b105      	cbz	r5, 8007baa <forward_sm+0x16>
 8007ba8:	682d      	ldr	r5, [r5, #0]
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d030      	beq.n	8007c10 <forward_sm+0x7c>
 8007bae:	6916      	ldr	r6, [r2, #16]
 8007bb0:	b106      	cbz	r6, 8007bb4 <forward_sm+0x20>
 8007bb2:	6836      	ldr	r6, [r6, #0]
 8007bb4:	68ab      	ldr	r3, [r5, #8]
 8007bb6:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 8007bba:	d027      	beq.n	8007c0c <forward_sm+0x78>
 8007bbc:	68ec      	ldr	r4, [r5, #12]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8007bc4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bc8:	429c      	cmp	r4, r3
 8007bca:	fb01 f202 	mul.w	r2, r1, r2
 8007bce:	d1f9      	bne.n	8007bc4 <forward_sm+0x30>
 8007bd0:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 8007bd4:	69b0      	ldr	r0, [r6, #24]
 8007bd6:	4563      	cmp	r3, ip
 8007bd8:	bfb8      	it	lt
 8007bda:	68e9      	ldrlt	r1, [r5, #12]
 8007bdc:	6880      	ldr	r0, [r0, #8]
 8007bde:	bfb8      	it	lt
 8007be0:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 8007be4:	6929      	ldr	r1, [r5, #16]
 8007be6:	bfa8      	it	ge
 8007be8:	2401      	movge	r4, #1
 8007bea:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8007bee:	bfbc      	itt	lt
 8007bf0:	6969      	ldrlt	r1, [r5, #20]
 8007bf2:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 8007bf6:	69a9      	ldr	r1, [r5, #24]
 8007bf8:	bfb8      	it	lt
 8007bfa:	089b      	lsrlt	r3, r3, #2
 8007bfc:	6889      	ldr	r1, [r1, #8]
 8007bfe:	9400      	str	r4, [sp, #0]
 8007c00:	bfa8      	it	ge
 8007c02:	2300      	movge	r3, #0
 8007c04:	f001 fb4c 	bl	80092a0 <forward_lite_nl_softmax_if32of32>
 8007c08:	b002      	add	sp, #8
 8007c0a:	bd70      	pop	{r4, r5, r6, pc}
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	e7df      	b.n	8007bd0 <forward_sm+0x3c>
 8007c10:	2300      	movs	r3, #0
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	deff      	udf	#255	@ 0xff
 8007c16:	bf00      	nop

08007c18 <forward_lite_conv2d_if32of32wf32_pool>:
 8007c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	ed2d 8b02 	vpush	{d8}
 8007c20:	b0c5      	sub	sp, #276	@ 0x114
 8007c22:	4696      	mov	lr, r2
 8007c24:	f9bd 518c 	ldrsh.w	r5, [sp, #396]	@ 0x18c
 8007c28:	f9bd 4148 	ldrsh.w	r4, [sp, #328]	@ 0x148
 8007c2c:	9320      	str	r3, [sp, #128]	@ 0x80
 8007c2e:	f9bd 31ac 	ldrsh.w	r3, [sp, #428]	@ 0x1ac
 8007c32:	9412      	str	r4, [sp, #72]	@ 0x48
 8007c34:	f8bd 4170 	ldrh.w	r4, [sp, #368]	@ 0x170
 8007c38:	912f      	str	r1, [sp, #188]	@ 0xbc
 8007c3a:	9230      	str	r2, [sp, #192]	@ 0xc0
 8007c3c:	f9bd 1160 	ldrsh.w	r1, [sp, #352]	@ 0x160
 8007c40:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007c42:	fb05 f203 	mul.w	r2, r5, r3
 8007c46:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007c48:	f9bd 3154 	ldrsh.w	r3, [sp, #340]	@ 0x154
 8007c4c:	f8bd 4174 	ldrh.w	r4, [sp, #372]	@ 0x174
 8007c50:	f9bd 715c 	ldrsh.w	r7, [sp, #348]	@ 0x15c
 8007c54:	f9bd 6150 	ldrsh.w	r6, [sp, #336]	@ 0x150
 8007c58:	933a      	str	r3, [sp, #232]	@ 0xe8
 8007c5a:	910a      	str	r1, [sp, #40]	@ 0x28
 8007c5c:	f9bd 3158 	ldrsh.w	r3, [sp, #344]	@ 0x158
 8007c60:	f8bd 1168 	ldrh.w	r1, [sp, #360]	@ 0x168
 8007c64:	9426      	str	r4, [sp, #152]	@ 0x98
 8007c66:	f9bd 4178 	ldrsh.w	r4, [sp, #376]	@ 0x178
 8007c6a:	f9bd c14c 	ldrsh.w	ip, [sp, #332]	@ 0x14c
 8007c6e:	9039      	str	r0, [sp, #228]	@ 0xe4
 8007c70:	9331      	str	r3, [sp, #196]	@ 0xc4
 8007c72:	9125      	str	r1, [sp, #148]	@ 0x94
 8007c74:	f9bd 3164 	ldrsh.w	r3, [sp, #356]	@ 0x164
 8007c78:	950e      	str	r5, [sp, #56]	@ 0x38
 8007c7a:	4680      	mov	r8, r0
 8007c7c:	9732      	str	r7, [sp, #200]	@ 0xc8
 8007c7e:	f8bd 016c 	ldrh.w	r0, [sp, #364]	@ 0x16c
 8007c82:	9610      	str	r6, [sp, #64]	@ 0x40
 8007c84:	943b      	str	r4, [sp, #236]	@ 0xec
 8007c86:	f9bd 41a8 	ldrsh.w	r4, [sp, #424]	@ 0x1a8
 8007c8a:	943c      	str	r4, [sp, #240]	@ 0xf0
 8007c8c:	f9bd 41b0 	ldrsh.w	r4, [sp, #432]	@ 0x1b0
 8007c90:	943d      	str	r4, [sp, #244]	@ 0xf4
 8007c92:	f9bd 41b4 	ldrsh.w	r4, [sp, #436]	@ 0x1b4
 8007c96:	9428      	str	r4, [sp, #160]	@ 0xa0
 8007c98:	f9bd 41b8 	ldrsh.w	r4, [sp, #440]	@ 0x1b8
 8007c9c:	943e      	str	r4, [sp, #248]	@ 0xf8
 8007c9e:	f9bd 41bc 	ldrsh.w	r4, [sp, #444]	@ 0x1bc
 8007ca2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007ca4:	2f00      	cmp	r7, #0
 8007ca6:	f1c0 0400 	rsb	r4, r0, #0
 8007caa:	f9bd 1190 	ldrsh.w	r1, [sp, #400]	@ 0x190
 8007cae:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 8007cb2:	941d      	str	r4, [sp, #116]	@ 0x74
 8007cb4:	fb0c f202 	mul.w	r2, ip, r2
 8007cb8:	f340 826d 	ble.w	8008196 <forward_lite_conv2d_if32of32wf32_pool+0x57e>
 8007cbc:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007cbe:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8007cc0:	901e      	str	r0, [sp, #120]	@ 0x78
 8007cc2:	fb07 f303 	mul.w	r3, r7, r3
 8007cc6:	9828      	ldr	r0, [sp, #160]	@ 0xa0
 8007cc8:	ed9f 8a6d 	vldr	s16, [pc, #436]	@ 8007e80 <forward_lite_conv2d_if32of32wf32_pool+0x268>
 8007ccc:	fb04 f303 	mul.w	r3, r4, r3
 8007cd0:	009f      	lsls	r7, r3, #2
 8007cd2:	fb0c f300 	mul.w	r3, ip, r0
 8007cd6:	fb05 f303 	mul.w	r3, r5, r3
 8007cda:	0098      	lsls	r0, r3, #2
 8007cdc:	9036      	str	r0, [sp, #216]	@ 0xd8
 8007cde:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8007ce0:	9721      	str	r7, [sp, #132]	@ 0x84
 8007ce2:	fb00 f306 	mul.w	r3, r0, r6
 8007ce6:	fb04 f303 	mul.w	r3, r4, r3
 8007cea:	0098      	lsls	r0, r3, #2
 8007cec:	902d      	str	r0, [sp, #180]	@ 0xb4
 8007cee:	0090      	lsls	r0, r2, #2
 8007cf0:	902c      	str	r0, [sp, #176]	@ 0xb0
 8007cf2:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8007cf4:	9850      	ldr	r0, [sp, #320]	@ 0x140
 8007cf6:	00a7      	lsls	r7, r4, #2
 8007cf8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007cfc:	fb0c f303 	mul.w	r3, ip, r3
 8007d00:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8007d02:	921c      	str	r2, [sp, #112]	@ 0x70
 8007d04:	009a      	lsls	r2, r3, #2
 8007d06:	fb06 f307 	mul.w	r3, r6, r7
 8007d0a:	fb00 8603 	mla	r6, r0, r3, r8
 8007d0e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8007d10:	961f      	str	r6, [sp, #124]	@ 0x7c
 8007d12:	425e      	negs	r6, r3
 8007d14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007d16:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 8007d18:	9234      	str	r2, [sp, #208]	@ 0xd0
 8007d1a:	fb03 f304 	mul.w	r3, r3, r4
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	9314      	str	r3, [sp, #80]	@ 0x50
 8007d22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d24:	9329      	str	r3, [sp, #164]	@ 0xa4
 8007d26:	fb0c f505 	mul.w	r5, ip, r5
 8007d2a:	4240      	negs	r0, r0
 8007d2c:	9535      	str	r5, [sp, #212]	@ 0xd4
 8007d2e:	9023      	str	r0, [sp, #140]	@ 0x8c
 8007d30:	f10e 4578 	add.w	r5, lr, #4160749568	@ 0xf8000000
 8007d34:	fb06 f007 	mul.w	r0, r6, r7
 8007d38:	469b      	mov	fp, r3
 8007d3a:	1e4b      	subs	r3, r1, #1
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	9533      	str	r5, [sp, #204]	@ 0xcc
 8007d40:	902e      	str	r0, [sp, #184]	@ 0xb8
 8007d42:	ea4f 058c 	mov.w	r5, ip, lsl #2
 8007d46:	9850      	ldr	r0, [sp, #320]	@ 0x140
 8007d48:	962b      	str	r6, [sp, #172]	@ 0xac
 8007d4a:	b21b      	sxth	r3, r3
 8007d4c:	2900      	cmp	r1, #0
 8007d4e:	970c      	str	r7, [sp, #48]	@ 0x30
 8007d50:	9224      	str	r2, [sp, #144]	@ 0x90
 8007d52:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007d54:	901a      	str	r0, [sp, #104]	@ 0x68
 8007d56:	46c8      	mov	r8, r9
 8007d58:	4614      	mov	r4, r2
 8007d5a:	4666      	mov	r6, ip
 8007d5c:	9322      	str	r3, [sp, #136]	@ 0x88
 8007d5e:	f300 8091 	bgt.w	8007e84 <forward_lite_conv2d_if32of32wf32_pool+0x26c>
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	f280 8226 	bge.w	80081b4 <forward_lite_conv2d_if32of32wf32_pool+0x59c>
 8007d68:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 8007d6a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007d6c:	fb03 f30b 	mul.w	r3, r3, fp
 8007d70:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 8007d74:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 8007d76:	429a      	cmp	r2, r3
 8007d78:	bf84      	itt	hi
 8007d7a:	9a2c      	ldrhi	r2, [sp, #176]	@ 0xb0
 8007d7c:	189b      	addhi	r3, r3, r2
 8007d7e:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d216      	bcs.n	8007db2 <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 8007d84:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007d86:	455a      	cmp	r2, fp
 8007d88:	d013      	beq.n	8007db2 <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 8007d8a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d910      	bls.n	8007db2 <forward_lite_conv2d_if32of32wf32_pool+0x19a>
 8007d90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d92:	461a      	mov	r2, r3
 8007d94:	f852 0b04 	ldr.w	r0, [r2], #4
 8007d98:	f841 0b04 	str.w	r0, [r1], #4
 8007d9c:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8007d9e:	4282      	cmp	r2, r0
 8007da0:	d3f8      	bcc.n	8007d94 <forward_lite_conv2d_if32of32wf32_pool+0x17c>
 8007da2:	1e42      	subs	r2, r0, #1
 8007da4:	1ad3      	subs	r3, r2, r3
 8007da6:	f023 0303 	bic.w	r3, r3, #3
 8007daa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007dac:	3304      	adds	r3, #4
 8007dae:	441a      	add	r2, r3
 8007db0:	921a      	str	r2, [sp, #104]	@ 0x68
 8007db2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007db4:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8007db6:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 8007db8:	440a      	add	r2, r1
 8007dba:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 8007dbc:	fa1f f38b 	uxth.w	r3, fp
 8007dc0:	1ad2      	subs	r2, r2, r3
 8007dc2:	440b      	add	r3, r1
 8007dc4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007dc6:	4401      	add	r1, r0
 8007dc8:	911a      	str	r1, [sp, #104]	@ 0x68
 8007dca:	fa0f fb83 	sxth.w	fp, r3
 8007dce:	460b      	mov	r3, r1
 8007dd0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8007dd2:	b212      	sxth	r2, r2
 8007dd4:	428b      	cmp	r3, r1
 8007dd6:	9224      	str	r2, [sp, #144]	@ 0x90
 8007dd8:	d304      	bcc.n	8007de4 <forward_lite_conv2d_if32of32wf32_pool+0x1cc>
 8007dda:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007ddc:	4413      	add	r3, r2
 8007dde:	428b      	cmp	r3, r1
 8007de0:	d2fc      	bcs.n	8007ddc <forward_lite_conv2d_if32of32wf32_pool+0x1c4>
 8007de2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007de4:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007de6:	455a      	cmp	r2, fp
 8007de8:	f300 81c6 	bgt.w	8008178 <forward_lite_conv2d_if32of32wf32_pool+0x560>
 8007dec:	1c63      	adds	r3, r4, #1
 8007dee:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 8007df0:	9108      	str	r1, [sp, #32]
 8007df2:	b21c      	sxth	r4, r3
 8007df4:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8007df6:	f8dd a0a0 	ldr.w	sl, [sp, #160]	@ 0xa0
 8007dfa:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 8007dfc:	9850      	ldr	r0, [sp, #320]	@ 0x140
 8007dfe:	9d69      	ldr	r5, [sp, #420]	@ 0x1a4
 8007e00:	18cb      	adds	r3, r1, r3
 8007e02:	932f      	str	r3, [sp, #188]	@ 0xbc
 8007e04:	9926      	ldr	r1, [sp, #152]	@ 0x98
 8007e06:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007e08:	440b      	add	r3, r1
 8007e0a:	931d      	str	r3, [sp, #116]	@ 0x74
 8007e0c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007e0e:	1a5b      	subs	r3, r3, r1
 8007e10:	931e      	str	r3, [sp, #120]	@ 0x78
 8007e12:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 8007e14:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8007e16:	440b      	add	r3, r1
 8007e18:	931f      	str	r3, [sp, #124]	@ 0x7c
 8007e1a:	b293      	uxth	r3, r2
 8007e1c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007e1e:	9301      	str	r3, [sp, #4]
 8007e20:	1a9b      	subs	r3, r3, r2
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	fa1f f38a 	uxth.w	r3, sl
 8007e28:	ebab 0103 	sub.w	r1, fp, r3
 8007e2c:	9305      	str	r3, [sp, #20]
 8007e2e:	b2bb      	uxth	r3, r7
 8007e30:	9303      	str	r3, [sp, #12]
 8007e32:	2301      	movs	r3, #1
 8007e34:	9307      	str	r3, [sp, #28]
 8007e36:	f8bd 30c4 	ldrh.w	r3, [sp, #196]	@ 0xc4
 8007e3a:	9306      	str	r3, [sp, #24]
 8007e3c:	f8bd 30f4 	ldrh.w	r3, [sp, #244]	@ 0xf4
 8007e40:	9304      	str	r3, [sp, #16]
 8007e42:	f8bd 30f8 	ldrh.w	r3, [sp, #248]	@ 0xf8
 8007e46:	9302      	str	r3, [sp, #8]
 8007e48:	f8bd 30f0 	ldrh.w	r3, [sp, #240]	@ 0xf0
 8007e4c:	9300      	str	r3, [sp, #0]
 8007e4e:	fa0f fb81 	sxth.w	fp, r1
 8007e52:	b2b3      	uxth	r3, r6
 8007e54:	f8bd 1038 	ldrh.w	r1, [sp, #56]	@ 0x38
 8007e58:	47a8      	blx	r5
 8007e5a:	4652      	mov	r2, sl
 8007e5c:	1abb      	subs	r3, r7, r2
 8007e5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007e62:	b21b      	sxth	r3, r3
 8007e64:	9329      	str	r3, [sp, #164]	@ 0xa4
 8007e66:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8007e68:	42a3      	cmp	r3, r4
 8007e6a:	f340 8194 	ble.w	8008196 <forward_lite_conv2d_if32of32wf32_pool+0x57e>
 8007e6e:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8007e70:	1e4b      	subs	r3, r1, #1
 8007e72:	b21b      	sxth	r3, r3
 8007e74:	2900      	cmp	r1, #0
 8007e76:	9322      	str	r3, [sp, #136]	@ 0x88
 8007e78:	f77f af73 	ble.w	8007d62 <forward_lite_conv2d_if32of32wf32_pool+0x14a>
 8007e7c:	e002      	b.n	8007e84 <forward_lite_conv2d_if32of32wf32_pool+0x26c>
 8007e7e:	bf00      	nop
 8007e80:	00000000 	.word	0x00000000
 8007e84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	f2c0 82cb 	blt.w	8008422 <forward_lite_conv2d_if32of32wf32_pool+0x80a>
 8007e8c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8007e8e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007e90:	2300      	movs	r3, #0
 8007e92:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8007e94:	9a3a      	ldr	r2, [sp, #232]	@ 0xe8
 8007e96:	440a      	add	r2, r1
 8007e98:	993b      	ldr	r1, [sp, #236]	@ 0xec
 8007e9a:	428a      	cmp	r2, r1
 8007e9c:	bfd4      	ite	le
 8007e9e:	ebc3 0702 	rsble	r7, r3, r2
 8007ea2:	ebc3 0701 	rsbgt	r7, r3, r1
 8007ea6:	9a51      	ldr	r2, [sp, #324]	@ 0x144
 8007ea8:	2a00      	cmp	r2, #0
 8007eaa:	f000 8187 	beq.w	80081bc <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 8007eae:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8007eb0:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8007eb4:	f0c0 8182 	bcc.w	80081bc <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 8007eb8:	2e00      	cmp	r6, #0
 8007eba:	f340 812b 	ble.w	8008114 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 8007ebe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ec0:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 8007ec2:	fb02 f303 	mul.w	r3, r2, r3
 8007ec6:	9318      	str	r3, [sp, #96]	@ 0x60
 8007ec8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007eca:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007ecc:	189a      	adds	r2, r3, r2
 8007ece:	9237      	str	r2, [sp, #220]	@ 0xdc
 8007ed0:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007ed2:	469a      	mov	sl, r3
 8007ed4:	e9cd 843f 	strd	r8, r4, [sp, #252]	@ 0xfc
 8007ed8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007eda:	932a      	str	r3, [sp, #168]	@ 0xa8
 8007edc:	440a      	add	r2, r1
 8007ede:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8007ee0:	9238      	str	r2, [sp, #224]	@ 0xe0
 8007ee2:	9319      	str	r3, [sp, #100]	@ 0x64
 8007ee4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007ee6:	9951      	ldr	r1, [sp, #324]	@ 0x144
 8007ee8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007eea:	f001 fa0b 	bl	8009304 <st_int8_copy>
 8007eee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 815c 	beq.w	80081ae <forward_lite_conv2d_if32of32wf32_pool+0x596>
 8007ef6:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8007ef8:	ecf3 6a01 	vldmia	r3!, {s13}
 8007efc:	932a      	str	r3, [sp, #168]	@ 0xa8
 8007efe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f000 80fb 	beq.w	80080fc <forward_lite_conv2d_if32of32wf32_pool+0x4e4>
 8007f06:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8007f08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f0a:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 8007f0c:	920d      	str	r2, [sp, #52]	@ 0x34
 8007f0e:	2500      	movs	r5, #0
 8007f10:	4413      	add	r3, r2
 8007f12:	9c2b      	ldr	r4, [sp, #172]	@ 0xac
 8007f14:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007f16:	462a      	mov	r2, r5
 8007f18:	46bc      	mov	ip, r7
 8007f1a:	f8cd a104 	str.w	sl, [sp, #260]	@ 0x104
 8007f1e:	4655      	mov	r5, sl
 8007f20:	9642      	str	r6, [sp, #264]	@ 0x108
 8007f22:	f8cd 9198 	str.w	r9, [sp, #408]	@ 0x198
 8007f26:	f8cd b10c 	str.w	fp, [sp, #268]	@ 0x10c
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	2c00      	cmp	r4, #0
 8007f2e:	f2c0 8137 	blt.w	80081a0 <forward_lite_conv2d_if32of32wf32_pool+0x588>
 8007f32:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007f34:	9211      	str	r2, [sp, #68]	@ 0x44
 8007f36:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007f38:	2600      	movs	r6, #0
 8007f3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f3c:	9f51      	ldr	r7, [sp, #324]	@ 0x144
 8007f3e:	4299      	cmp	r1, r3
 8007f40:	bf94      	ite	ls
 8007f42:	ebc6 0601 	rsbls	r6, r6, r1
 8007f46:	ebc6 0603 	rsbhi	r6, r6, r3
 8007f4a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007f4c:	fb02 7201 	mla	r2, r2, r1, r7
 8007f50:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8007f52:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f54:	eba7 0b06 	sub.w	fp, r7, r6
 8007f58:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8007f5a:	eba1 0a06 	sub.w	sl, r1, r6
 8007f5e:	fb07 f606 	mul.w	r6, r7, r6
 8007f62:	4667      	mov	r7, ip
 8007f64:	2f00      	cmp	r7, #0
 8007f66:	eeb0 7a66 	vmov.f32	s14, s13
 8007f6a:	f340 80ad 	ble.w	80080c8 <forward_lite_conv2d_if32of32wf32_pool+0x4b0>
 8007f6e:	f026 0c0f 	bic.w	ip, r6, #15
 8007f72:	f10c 39ff 	add.w	r9, ip, #4294967295
 8007f76:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007f78:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007f7a:	ea4f 1919 	mov.w	r9, r9, lsr #4
 8007f7e:	e9cd 4015 	strd	r4, r0, [sp, #84]	@ 0x54
 8007f82:	f109 0901 	add.w	r9, r9, #1
 8007f86:	fb01 fb0b 	mul.w	fp, r1, fp
 8007f8a:	fb01 fa0a 	mul.w	sl, r1, sl
 8007f8e:	ea4f 1889 	mov.w	r8, r9, lsl #6
 8007f92:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8007f94:	9511      	str	r5, [sp, #68]	@ 0x44
 8007f96:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8007f9a:	f04f 0e00 	mov.w	lr, #0
 8007f9e:	f1bc 0f00 	cmp.w	ip, #0
 8007fa2:	bfd8      	it	le
 8007fa4:	2500      	movle	r5, #0
 8007fa6:	dd70      	ble.n	800808a <forward_lite_conv2d_if32of32wf32_pool+0x472>
 8007fa8:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 8007fac:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 8007fb0:	2400      	movs	r4, #0
 8007fb2:	ed13 6a0f 	vldr	s12, [r3, #-60]	@ 0xffffffc4
 8007fb6:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 8007fba:	ed10 5a10 	vldr	s10, [r0, #-64]	@ 0xffffffc0
 8007fbe:	ed53 5a10 	vldr	s11, [r3, #-64]	@ 0xffffffc0
 8007fc2:	ed10 4a0d 	vldr	s8, [r0, #-52]	@ 0xffffffcc
 8007fc6:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 8007fca:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 8007fce:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 8007fd2:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 8007fd6:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 8007fda:	ed13 1a06 	vldr	s2, [r3, #-24]	@ 0xffffffe8
 8007fde:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 8007fe2:	ed50 0a01 	vldr	s1, [r0, #-4]
 8007fe6:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007fea:	ed10 6a0e 	vldr	s12, [r0, #-56]	@ 0xffffffc8
 8007fee:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007ff2:	3410      	adds	r4, #16
 8007ff4:	4564      	cmp	r4, ip
 8007ff6:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 8007ffa:	ed53 5a0d 	vldr	s11, [r3, #-52]	@ 0xffffffcc
 8007ffe:	eee5 7a06 	vfma.f32	s15, s10, s12
 8008002:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 8008006:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800800a:	ed13 5a1c 	vldr	s10, [r3, #-112]	@ 0xffffff90
 800800e:	ed10 6a1b 	vldr	s12, [r0, #-108]	@ 0xffffff94
 8008012:	eee4 7a25 	vfma.f32	s15, s8, s11
 8008016:	ed53 5a1b 	vldr	s11, [r3, #-108]	@ 0xffffff94
 800801a:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 800801e:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008022:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 8008026:	ed13 5a17 	vldr	s10, [r3, #-92]	@ 0xffffffa4
 800802a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800802e:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 8008032:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 8008036:	eee2 7a83 	vfma.f32	s15, s5, s6
 800803a:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 800803e:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 8008042:	eee3 7a84 	vfma.f32	s15, s7, s8
 8008046:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800804a:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 800804e:	eee4 7aa5 	vfma.f32	s15, s9, s11
 8008052:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 8008056:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 800805a:	eee5 7a06 	vfma.f32	s15, s10, s12
 800805e:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8008062:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 8008066:	eee1 7a21 	vfma.f32	s15, s2, s3
 800806a:	eee2 7a22 	vfma.f32	s15, s4, s5
 800806e:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008072:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008076:	eee5 7a25 	vfma.f32	s15, s10, s11
 800807a:	eee6 7a20 	vfma.f32	s15, s12, s1
 800807e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008082:	db96      	blt.n	8007fb2 <forward_lite_conv2d_if32of32wf32_pool+0x39a>
 8008084:	4441      	add	r1, r8
 8008086:	4442      	add	r2, r8
 8008088:	464d      	mov	r5, r9
 800808a:	42ae      	cmp	r6, r5
 800808c:	dd10      	ble.n	80080b0 <forward_lite_conv2d_if32of32wf32_pool+0x498>
 800808e:	462b      	mov	r3, r5
 8008090:	460c      	mov	r4, r1
 8008092:	4610      	mov	r0, r2
 8008094:	ecb0 6a01 	vldmia	r0!, {s12}
 8008098:	ecf4 7a01 	vldmia	r4!, {s15}
 800809c:	3301      	adds	r3, #1
 800809e:	429e      	cmp	r6, r3
 80080a0:	eea6 7a27 	vfma.f32	s14, s12, s15
 80080a4:	d1f6      	bne.n	8008094 <forward_lite_conv2d_if32of32wf32_pool+0x47c>
 80080a6:	1b75      	subs	r5, r6, r5
 80080a8:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80080ac:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80080b0:	f10e 0e01 	add.w	lr, lr, #1
 80080b4:	4577      	cmp	r7, lr
 80080b6:	4459      	add	r1, fp
 80080b8:	4452      	add	r2, sl
 80080ba:	f47f af70 	bne.w	8007f9e <forward_lite_conv2d_if32of32wf32_pool+0x386>
 80080be:	e9dd 4015 	ldrd	r4, r0, [sp, #84]	@ 0x54
 80080c2:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80080c4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80080c6:	46bc      	mov	ip, r7
 80080c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80080ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80080cc:	ed85 7a00 	vstr	s14, [r5]
 80080d0:	440d      	add	r5, r1
 80080d2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80080d4:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80080d6:	1a89      	subs	r1, r1, r2
 80080d8:	4414      	add	r4, r2
 80080da:	910d      	str	r1, [sp, #52]	@ 0x34
 80080dc:	1a9b      	subs	r3, r3, r2
 80080de:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080e2:	3001      	adds	r0, #1
 80080e4:	4431      	add	r1, r6
 80080e6:	4282      	cmp	r2, r0
 80080e8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80080ea:	f47f af1f 	bne.w	8007f2c <forward_lite_conv2d_if32of32wf32_pool+0x314>
 80080ee:	e9dd a641 	ldrd	sl, r6, [sp, #260]	@ 0x104
 80080f2:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 80080f6:	f8dd b10c 	ldr.w	fp, [sp, #268]	@ 0x10c
 80080fa:	4667      	mov	r7, ip
 80080fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080fe:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008100:	4413      	add	r3, r2
 8008102:	9319      	str	r3, [sp, #100]	@ 0x64
 8008104:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8008106:	f10a 0a04 	add.w	sl, sl, #4
 800810a:	459a      	cmp	sl, r3
 800810c:	f47f aeea 	bne.w	8007ee4 <forward_lite_conv2d_if32of32wf32_pool+0x2cc>
 8008110:	e9dd 843f 	ldrd	r8, r4, [sp, #252]	@ 0xfc
 8008114:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008116:	2b00      	cmp	r3, #0
 8008118:	dd26      	ble.n	8008168 <forward_lite_conv2d_if32of32wf32_pool+0x550>
 800811a:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 8184 	beq.w	800842a <forward_lite_conv2d_if32of32wf32_pool+0x812>
 8008122:	46b2      	mov	sl, r6
 8008124:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8008126:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008128:	465e      	mov	r6, fp
 800812a:	f8dd b19c 	ldr.w	fp, [sp, #412]	@ 0x19c
 800812e:	2500      	movs	r5, #0
 8008130:	4643      	mov	r3, r8
 8008132:	4652      	mov	r2, sl
 8008134:	4639      	mov	r1, r7
 8008136:	4638      	mov	r0, r7
 8008138:	9c65      	ldr	r4, [sp, #404]	@ 0x194
 800813a:	47a0      	blx	r4
 800813c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800813e:	9a68      	ldr	r2, [sp, #416]	@ 0x1a0
 8008140:	44d8      	add	r8, fp
 8008142:	441f      	add	r7, r3
 8008144:	eba8 0309 	sub.w	r3, r8, r9
 8008148:	4293      	cmp	r3, r2
 800814a:	bfa8      	it	ge
 800814c:	46c8      	movge	r8, r9
 800814e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8008150:	429f      	cmp	r7, r3
 8008152:	bf24      	itt	cs
 8008154:	9b23      	ldrcs	r3, [sp, #140]	@ 0x8c
 8008156:	18ff      	addcs	r7, r7, r3
 8008158:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800815a:	3501      	adds	r5, #1
 800815c:	42ab      	cmp	r3, r5
 800815e:	d1e7      	bne.n	8008130 <forward_lite_conv2d_if32of32wf32_pool+0x518>
 8008160:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008162:	971a      	str	r7, [sp, #104]	@ 0x68
 8008164:	46b3      	mov	fp, r6
 8008166:	4656      	mov	r6, sl
 8008168:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800816a:	f10b 0301 	add.w	r3, fp, #1
 800816e:	fa0f fb83 	sxth.w	fp, r3
 8008172:	455a      	cmp	r2, fp
 8008174:	f77f ae3a 	ble.w	8007dec <forward_lite_conv2d_if32of32wf32_pool+0x1d4>
 8008178:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800817a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800817c:	4413      	add	r3, r2
 800817e:	931d      	str	r3, [sp, #116]	@ 0x74
 8008180:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008182:	1a9b      	subs	r3, r3, r2
 8008184:	931e      	str	r3, [sp, #120]	@ 0x78
 8008186:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8008188:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800818a:	4413      	add	r3, r2
 800818c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800818e:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8008190:	42a3      	cmp	r3, r4
 8008192:	f73f ae6c 	bgt.w	8007e6e <forward_lite_conv2d_if32of32wf32_pool+0x256>
 8008196:	b045      	add	sp, #276	@ 0x114
 8008198:	ecbd 8b02 	vpop	{d8}
 800819c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80081a2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80081a4:	460e      	mov	r6, r1
 80081a6:	440a      	add	r2, r1
 80081a8:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80081aa:	9111      	str	r1, [sp, #68]	@ 0x44
 80081ac:	e6c5      	b.n	8007f3a <forward_lite_conv2d_if32of32wf32_pool+0x322>
 80081ae:	eef0 6a48 	vmov.f32	s13, s16
 80081b2:	e6a4      	b.n	8007efe <forward_lite_conv2d_if32of32wf32_pool+0x2e6>
 80081b4:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80081b8:	9322      	str	r3, [sp, #136]	@ 0x88
 80081ba:	e613      	b.n	8007de4 <forward_lite_conv2d_if32of32wf32_pool+0x1cc>
 80081bc:	2e00      	cmp	r6, #0
 80081be:	dda9      	ble.n	8008114 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 80081c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80081c2:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 80081c4:	f8cd 80a8 	str.w	r8, [sp, #168]	@ 0xa8
 80081c8:	fb02 f303 	mul.w	r3, r2, r3
 80081cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80081ce:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80081d0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80081d2:	9437      	str	r4, [sp, #220]	@ 0xdc
 80081d4:	1898      	adds	r0, r3, r2
 80081d6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80081d8:	eb02 0a01 	add.w	sl, r2, r1
 80081dc:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 80081de:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80081e0:	9118      	str	r1, [sp, #96]	@ 0x60
 80081e2:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80081e4:	2900      	cmp	r1, #0
 80081e6:	f000 8119 	beq.w	800841c <forward_lite_conv2d_if32of32wf32_pool+0x804>
 80081ea:	ecf2 6a01 	vldmia	r2!, {s13}
 80081ee:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80081f0:	2900      	cmp	r1, #0
 80081f2:	f000 8100 	beq.w	80083f6 <forward_lite_conv2d_if32of32wf32_pool+0x7de>
 80081f6:	9925      	ldr	r1, [sp, #148]	@ 0x94
 80081f8:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80081fa:	910d      	str	r1, [sp, #52]	@ 0x34
 80081fc:	1865      	adds	r5, r4, r1
 80081fe:	e9cd 0a40 	strd	r0, sl, [sp, #256]	@ 0x100
 8008202:	2100      	movs	r1, #0
 8008204:	469e      	mov	lr, r3
 8008206:	933f      	str	r3, [sp, #252]	@ 0xfc
 8008208:	f8dd 80ac 	ldr.w	r8, [sp, #172]	@ 0xac
 800820c:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
 8008210:	460b      	mov	r3, r1
 8008212:	9238      	str	r2, [sp, #224]	@ 0xe0
 8008214:	4671      	mov	r1, lr
 8008216:	9642      	str	r6, [sp, #264]	@ 0x108
 8008218:	f8cd 9198 	str.w	r9, [sp, #408]	@ 0x198
 800821c:	f8cd b10c 	str.w	fp, [sp, #268]	@ 0x10c
 8008220:	469e      	mov	lr, r3
 8008222:	f1b8 0f00 	cmp.w	r8, #0
 8008226:	f2c0 80f2 	blt.w	800840e <forward_lite_conv2d_if32of32wf32_pool+0x7f6>
 800822a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800822c:	9311      	str	r3, [sp, #68]	@ 0x44
 800822e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008230:	2000      	movs	r0, #0
 8008232:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008234:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008236:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008238:	fb03 2304 	mla	r3, r3, r4, r2
 800823c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800823e:	42ae      	cmp	r6, r5
 8008240:	bf94      	ite	ls
 8008242:	ebc0 0006 	rsbls	r0, r0, r6
 8008246:	ebc0 0005 	rsbhi	r0, r0, r5
 800824a:	eba2 0b00 	sub.w	fp, r2, r0
 800824e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008250:	2f00      	cmp	r7, #0
 8008252:	eba6 0a00 	sub.w	sl, r6, r0
 8008256:	eeb0 7a66 	vmov.f32	s14, s13
 800825a:	fb02 f000 	mul.w	r0, r2, r0
 800825e:	f340 80ad 	ble.w	80083bc <forward_lite_conv2d_if32of32wf32_pool+0x7a4>
 8008262:	f020 090f 	bic.w	r9, r0, #15
 8008266:	f109 3cff 	add.w	ip, r9, #4294967295
 800826a:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 800826e:	e9cd 1815 	strd	r1, r8, [sp, #84]	@ 0x54
 8008272:	f10c 0c01 	add.w	ip, ip, #1
 8008276:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008278:	f8cd e05c 	str.w	lr, [sp, #92]	@ 0x5c
 800827c:	fb04 fb0b 	mul.w	fp, r4, fp
 8008280:	fb04 fa0a 	mul.w	sl, r4, sl
 8008284:	ea4f 168c 	mov.w	r6, ip, lsl #6
 8008288:	2400      	movs	r4, #0
 800828a:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800828e:	9511      	str	r5, [sp, #68]	@ 0x44
 8008290:	f1b9 0f00 	cmp.w	r9, #0
 8008294:	bfd8      	it	le
 8008296:	2100      	movle	r1, #0
 8008298:	dd72      	ble.n	8008380 <forward_lite_conv2d_if32of32wf32_pool+0x768>
 800829a:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 800829e:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80082a2:	f04f 0e00 	mov.w	lr, #0
 80082a6:	ed55 5a0f 	vldr	s11, [r5, #-60]	@ 0xffffffc4
 80082aa:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 80082ae:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 80082b2:	ed15 6a10 	vldr	s12, [r5, #-64]	@ 0xffffffc0
 80082b6:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 80082ba:	ed55 4a0c 	vldr	s9, [r5, #-48]	@ 0xffffffd0
 80082be:	ed55 2a0a 	vldr	s5, [r5, #-40]	@ 0xffffffd8
 80082c2:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 80082c6:	ed55 3a09 	vldr	s7, [r5, #-36]	@ 0xffffffdc
 80082ca:	ed55 1a06 	vldr	s3, [r5, #-24]	@ 0xffffffe8
 80082ce:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 80082d2:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 80082d6:	ed51 0a01 	vldr	s1, [r1, #-4]
 80082da:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80082de:	ed55 5a0e 	vldr	s11, [r5, #-56]	@ 0xffffffc8
 80082e2:	eee5 7a06 	vfma.f32	s15, s10, s12
 80082e6:	f10e 0e10 	add.w	lr, lr, #16
 80082ea:	45ce      	cmp	lr, r9
 80082ec:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 80082f0:	ed15 6a0d 	vldr	s12, [r5, #-52]	@ 0xffffffcc
 80082f4:	eee5 7a25 	vfma.f32	s15, s10, s11
 80082f8:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 80082fc:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8008300:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 8008304:	ed55 5a1b 	vldr	s11, [r5, #-108]	@ 0xffffff94
 8008308:	eee4 7a06 	vfma.f32	s15, s8, s12
 800830c:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 8008310:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 8008314:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008318:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 800831c:	ed15 5a18 	vldr	s10, [r5, #-96]	@ 0xffffffa0
 8008320:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008324:	ed15 6a17 	vldr	s12, [r5, #-92]	@ 0xffffffa4
 8008328:	ed51 5a17 	vldr	s11, [r1, #-92]	@ 0xffffffa4
 800832c:	eee2 7a83 	vfma.f32	s15, s5, s6
 8008330:	ed55 2a15 	vldr	s5, [r5, #-84]	@ 0xffffffac
 8008334:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8008338:	eee3 7a84 	vfma.f32	s15, s7, s8
 800833c:	ed55 3a14 	vldr	s7, [r5, #-80]	@ 0xffffffb0
 8008340:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 8008344:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008348:	ed55 4a13 	vldr	s9, [r5, #-76]	@ 0xffffffb4
 800834c:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 8008350:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008354:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8008358:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 800835c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008360:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008364:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008368:	eee4 7a24 	vfma.f32	s15, s8, s9
 800836c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008370:	eee6 7a20 	vfma.f32	s15, s12, s1
 8008374:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008378:	db95      	blt.n	80082a6 <forward_lite_conv2d_if32of32wf32_pool+0x68e>
 800837a:	4432      	add	r2, r6
 800837c:	4433      	add	r3, r6
 800837e:	4661      	mov	r1, ip
 8008380:	4288      	cmp	r0, r1
 8008382:	dd10      	ble.n	80083a6 <forward_lite_conv2d_if32of32wf32_pool+0x78e>
 8008384:	460d      	mov	r5, r1
 8008386:	4690      	mov	r8, r2
 8008388:	469e      	mov	lr, r3
 800838a:	ecbe 6a01 	vldmia	lr!, {s12}
 800838e:	ecf8 7a01 	vldmia	r8!, {s15}
 8008392:	3501      	adds	r5, #1
 8008394:	42a8      	cmp	r0, r5
 8008396:	eea6 7a27 	vfma.f32	s14, s12, s15
 800839a:	d1f6      	bne.n	800838a <forward_lite_conv2d_if32of32wf32_pool+0x772>
 800839c:	1a41      	subs	r1, r0, r1
 800839e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80083a2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80083a6:	3401      	adds	r4, #1
 80083a8:	42a7      	cmp	r7, r4
 80083aa:	445a      	add	r2, fp
 80083ac:	4453      	add	r3, sl
 80083ae:	f47f af6f 	bne.w	8008290 <forward_lite_conv2d_if32of32wf32_pool+0x678>
 80083b2:	e9dd 1815 	ldrd	r1, r8, [sp, #84]	@ 0x54
 80083b6:	f8dd e05c 	ldr.w	lr, [sp, #92]	@ 0x5c
 80083ba:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80083bc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80083be:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80083c0:	ed81 7a00 	vstr	s14, [r1]
 80083c4:	4411      	add	r1, r2
 80083c6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80083c8:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80083ca:	1ad2      	subs	r2, r2, r3
 80083cc:	4498      	add	r8, r3
 80083ce:	920d      	str	r2, [sp, #52]	@ 0x34
 80083d0:	1aed      	subs	r5, r5, r3
 80083d2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80083d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083d6:	f10e 0e01 	add.w	lr, lr, #1
 80083da:	4402      	add	r2, r0
 80083dc:	4573      	cmp	r3, lr
 80083de:	920b      	str	r2, [sp, #44]	@ 0x2c
 80083e0:	f47f af1f 	bne.w	8008222 <forward_lite_conv2d_if32of32wf32_pool+0x60a>
 80083e4:	e9dd 303f 	ldrd	r3, r0, [sp, #252]	@ 0xfc
 80083e8:	e9dd a641 	ldrd	sl, r6, [sp, #260]	@ 0x104
 80083ec:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 80083ee:	f8dd 9198 	ldr.w	r9, [sp, #408]	@ 0x198
 80083f2:	f8dd b10c 	ldr.w	fp, [sp, #268]	@ 0x10c
 80083f6:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80083f8:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 80083fa:	3304      	adds	r3, #4
 80083fc:	4421      	add	r1, r4
 80083fe:	4283      	cmp	r3, r0
 8008400:	9118      	str	r1, [sp, #96]	@ 0x60
 8008402:	f47f aeee 	bne.w	80081e2 <forward_lite_conv2d_if32of32wf32_pool+0x5ca>
 8008406:	f8dd 80a8 	ldr.w	r8, [sp, #168]	@ 0xa8
 800840a:	9c37      	ldr	r4, [sp, #220]	@ 0xdc
 800840c:	e682      	b.n	8008114 <forward_lite_conv2d_if32of32wf32_pool+0x4fc>
 800840e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008410:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008412:	4610      	mov	r0, r2
 8008414:	4413      	add	r3, r2
 8008416:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008418:	9211      	str	r2, [sp, #68]	@ 0x44
 800841a:	e70a      	b.n	8008232 <forward_lite_conv2d_if32of32wf32_pool+0x61a>
 800841c:	eef0 6a48 	vmov.f32	s13, s16
 8008420:	e6e5      	b.n	80081ee <forward_lite_conv2d_if32of32wf32_pool+0x5d6>
 8008422:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 8008424:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008426:	921b      	str	r2, [sp, #108]	@ 0x6c
 8008428:	e533      	b.n	8007e92 <forward_lite_conv2d_if32of32wf32_pool+0x27a>
 800842a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800842c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800842e:	440a      	add	r2, r1
 8008430:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8008432:	4291      	cmp	r1, r2
 8008434:	bf9c      	itt	ls
 8008436:	9923      	ldrls	r1, [sp, #140]	@ 0x8c
 8008438:	1852      	addls	r2, r2, r1
 800843a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800843c:	3301      	adds	r3, #1
 800843e:	4299      	cmp	r1, r3
 8008440:	d1f4      	bne.n	800842c <forward_lite_conv2d_if32of32wf32_pool+0x814>
 8008442:	921a      	str	r2, [sp, #104]	@ 0x68
 8008444:	e690      	b.n	8008168 <forward_lite_conv2d_if32of32wf32_pool+0x550>
 8008446:	bf00      	nop

08008448 <forward_lite_nl_softmax_if32of32_kernel>:
 8008448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800844c:	ed2d 8b02 	vpush	{d8}
 8008450:	2a01      	cmp	r2, #1
 8008452:	ed91 8a00 	vldr	s16, [r1]
 8008456:	460c      	mov	r4, r1
 8008458:	4690      	mov	r8, r2
 800845a:	4681      	mov	r9, r0
 800845c:	469a      	mov	sl, r3
 800845e:	d964      	bls.n	800852a <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 8008460:	2b01      	cmp	r3, #1
 8008462:	d14e      	bne.n	8008502 <forward_lite_nl_softmax_if32of32_kernel+0xba>
 8008464:	1d0b      	adds	r3, r1, #4
 8008466:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800846a:	ecf3 7a01 	vldmia	r3!, {s15}
 800846e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008476:	bfb8      	it	lt
 8008478:	eeb0 8a67 	vmovlt.f32	s16, s15
 800847c:	4293      	cmp	r3, r2
 800847e:	d1f4      	bne.n	800846a <forward_lite_nl_softmax_if32of32_kernel+0x22>
 8008480:	f04f 0b04 	mov.w	fp, #4
 8008484:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 8008534 <forward_lite_nl_softmax_if32of32_kernel+0xec>
 8008488:	464f      	mov	r7, r9
 800848a:	464e      	mov	r6, r9
 800848c:	2500      	movs	r5, #0
 800848e:	ed94 0a00 	vldr	s0, [r4]
 8008492:	ee30 0a48 	vsub.f32	s0, s0, s16
 8008496:	f002 f81d 	bl	800a4d4 <expf>
 800849a:	462b      	mov	r3, r5
 800849c:	3501      	adds	r5, #1
 800849e:	45a8      	cmp	r8, r5
 80084a0:	ed86 0a00 	vstr	s0, [r6]
 80084a4:	ee78 8a80 	vadd.f32	s17, s17, s0
 80084a8:	445c      	add	r4, fp
 80084aa:	445e      	add	r6, fp
 80084ac:	d1ef      	bne.n	800848e <forward_lite_nl_softmax_if32of32_kernel+0x46>
 80084ae:	eef5 8a40 	vcmp.f32	s17, #0.0
 80084b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084b6:	d010      	beq.n	80084da <forward_lite_nl_softmax_if32of32_kernel+0x92>
 80084b8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80084bc:	f1ba 0f01 	cmp.w	sl, #1
 80084c0:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 80084c4:	d10d      	bne.n	80084e2 <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 80084c6:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 80084ca:	edd7 7a00 	vldr	s15, [r7]
 80084ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084d2:	ece7 7a01 	vstmia	r7!, {s15}
 80084d6:	45b9      	cmp	r9, r7
 80084d8:	d1f7      	bne.n	80084ca <forward_lite_nl_softmax_if32of32_kernel+0x82>
 80084da:	ecbd 8b02 	vpop	{d8}
 80084de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e2:	2100      	movs	r1, #0
 80084e4:	edd7 7a00 	vldr	s15, [r7]
 80084e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084ec:	428b      	cmp	r3, r1
 80084ee:	edc7 7a00 	vstr	s15, [r7]
 80084f2:	f101 0101 	add.w	r1, r1, #1
 80084f6:	445f      	add	r7, fp
 80084f8:	d1f4      	bne.n	80084e4 <forward_lite_nl_softmax_if32of32_kernel+0x9c>
 80084fa:	ecbd 8b02 	vpop	{d8}
 80084fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008502:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8008506:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 800850a:	2301      	movs	r3, #1
 800850c:	edd2 7a00 	vldr	s15, [r2]
 8008510:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008518:	f103 0301 	add.w	r3, r3, #1
 800851c:	bfb8      	it	lt
 800851e:	eeb0 8a67 	vmovlt.f32	s16, s15
 8008522:	4598      	cmp	r8, r3
 8008524:	445a      	add	r2, fp
 8008526:	d1f1      	bne.n	800850c <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 8008528:	e7ac      	b.n	8008484 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 800852a:	2a00      	cmp	r2, #0
 800852c:	d0d5      	beq.n	80084da <forward_lite_nl_softmax_if32of32_kernel+0x92>
 800852e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8008532:	e7a7      	b.n	8008484 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8008534:	00000000 	.word	0x00000000

08008538 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8008538:	b500      	push	{lr}
 800853a:	edd3 6a02 	vldr	s13, [r3, #8]
 800853e:	ed93 7a00 	vldr	s14, [r3]
 8008542:	ed93 6a01 	vldr	s12, [r3, #4]
 8008546:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 800854a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800854e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008556:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 800855a:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 800855e:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8008562:	d422      	bmi.n	80085aa <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 8008564:	428a      	cmp	r2, r1
 8008566:	d31e      	bcc.n	80085a6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8008568:	1d13      	adds	r3, r2, #4
 800856a:	3004      	adds	r0, #4
 800856c:	eba2 020e 	sub.w	r2, r2, lr
 8008570:	e00c      	b.n	800858c <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8008572:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800857a:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800857e:	db01      	blt.n	8008584 <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 8008580:	ee65 7a86 	vmul.f32	s15, s11, s12
 8008584:	4293      	cmp	r3, r2
 8008586:	ed60 7a01 	vstmdb	r0!, {s15}
 800858a:	d00c      	beq.n	80085a6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800858c:	ed73 7a01 	vldmdb	r3!, {s15}
 8008590:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008598:	daeb      	bge.n	8008572 <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 800859a:	eef0 7a66 	vmov.f32	s15, s13
 800859e:	4293      	cmp	r3, r2
 80085a0:	ed60 7a01 	vstmdb	r0!, {s15}
 80085a4:	d1f2      	bne.n	800858c <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 80085a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80085aa:	eeb5 6a40 	vcmp.f32	s12, #0.0
 80085ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085b2:	d015      	beq.n	80085e0 <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 80085b4:	428a      	cmp	r2, r1
 80085b6:	d3f6      	bcc.n	80085a6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80085b8:	1d13      	adds	r3, r2, #4
 80085ba:	3004      	adds	r0, #4
 80085bc:	eba2 020e 	sub.w	r2, r2, lr
 80085c0:	ed73 7a01 	vldmdb	r3!, {s15}
 80085c4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80085c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d0:	ee66 6a86 	vmul.f32	s13, s13, s12
 80085d4:	d822      	bhi.n	800861c <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 80085d6:	4293      	cmp	r3, r2
 80085d8:	ed60 6a01 	vstmdb	r0!, {s13}
 80085dc:	d1f0      	bne.n	80085c0 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 80085de:	e7e2      	b.n	80085a6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80085e0:	428a      	cmp	r2, r1
 80085e2:	d3e0      	bcc.n	80085a6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80085e4:	1d13      	adds	r3, r2, #4
 80085e6:	2100      	movs	r1, #0
 80085e8:	3004      	adds	r0, #4
 80085ea:	eba2 020e 	sub.w	r2, r2, lr
 80085ee:	ed73 7a01 	vldmdb	r3!, {s15}
 80085f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085fa:	dd0a      	ble.n	8008612 <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 80085fc:	429a      	cmp	r2, r3
 80085fe:	ed60 7a01 	vstmdb	r0!, {s15}
 8008602:	d0d0      	beq.n	80085a6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8008604:	ed73 7a01 	vldmdb	r3!, {s15}
 8008608:	eef4 7ac7 	vcmpe.f32	s15, s14
 800860c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008610:	dcf4      	bgt.n	80085fc <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 8008612:	429a      	cmp	r2, r3
 8008614:	f840 1d04 	str.w	r1, [r0, #-4]!
 8008618:	d1e9      	bne.n	80085ee <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 800861a:	e7c4      	b.n	80085a6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800861c:	4293      	cmp	r3, r2
 800861e:	ed60 7a01 	vstmdb	r0!, {s15}
 8008622:	d1cd      	bne.n	80085c0 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8008624:	e7bf      	b.n	80085a6 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8008626:	bf00      	nop

08008628 <pool_func_mp_array_f32>:
 8008628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800862c:	b091      	sub	sp, #68	@ 0x44
 800862e:	468b      	mov	fp, r1
 8008630:	f8bd 1078 	ldrh.w	r1, [sp, #120]	@ 0x78
 8008634:	9104      	str	r1, [sp, #16]
 8008636:	4692      	mov	sl, r2
 8008638:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 800863c:	f8bd 2074 	ldrh.w	r2, [sp, #116]	@ 0x74
 8008640:	9105      	str	r1, [sp, #20]
 8008642:	4698      	mov	r8, r3
 8008644:	f8bd 3070 	ldrh.w	r3, [sp, #112]	@ 0x70
 8008648:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 800864c:	f8bd 4068 	ldrh.w	r4, [sp, #104]	@ 0x68
 8008650:	9101      	str	r1, [sp, #4]
 8008652:	ea52 0c03 	orrs.w	ip, r2, r3
 8008656:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 800865a:	9402      	str	r4, [sp, #8]
 800865c:	4681      	mov	r9, r0
 800865e:	9103      	str	r1, [sp, #12]
 8008660:	f8bd 006c 	ldrh.w	r0, [sp, #108]	@ 0x6c
 8008664:	d10a      	bne.n	800867c <pool_func_mp_array_f32+0x54>
 8008666:	9e01      	ldr	r6, [sp, #4]
 8008668:	9f04      	ldr	r7, [sp, #16]
 800866a:	eba4 040b 	sub.w	r4, r4, fp
 800866e:	3c01      	subs	r4, #1
 8008670:	1e71      	subs	r1, r6, #1
 8008672:	fb11 4107 	smlabb	r1, r1, r7, r4
 8008676:	040c      	lsls	r4, r1, #16
 8008678:	f100 8084 	bmi.w	8008784 <pool_func_mp_array_f32+0x15c>
 800867c:	9903      	ldr	r1, [sp, #12]
 800867e:	2900      	cmp	r1, #0
 8008680:	d07d      	beq.n	800877e <pool_func_mp_array_f32+0x156>
 8008682:	9901      	ldr	r1, [sp, #4]
 8008684:	2900      	cmp	r1, #0
 8008686:	d07a      	beq.n	800877e <pool_func_mp_array_f32+0x156>
 8008688:	f1b8 0f00 	cmp.w	r8, #0
 800868c:	d077      	beq.n	800877e <pool_func_mp_array_f32+0x156>
 800868e:	f1b8 0f01 	cmp.w	r8, #1
 8008692:	f040 80e8 	bne.w	8008866 <pool_func_mp_array_f32+0x23e>
 8008696:	9902      	ldr	r1, [sp, #8]
 8008698:	1a82      	subs	r2, r0, r2
 800869a:	1ac9      	subs	r1, r1, r3
 800869c:	b292      	uxth	r2, r2
 800869e:	425b      	negs	r3, r3
 80086a0:	4617      	mov	r7, r2
 80086a2:	b29c      	uxth	r4, r3
 80086a4:	4605      	mov	r5, r0
 80086a6:	2300      	movs	r3, #0
 80086a8:	9804      	ldr	r0, [sp, #16]
 80086aa:	461e      	mov	r6, r3
 80086ac:	461a      	mov	r2, r3
 80086ae:	b289      	uxth	r1, r1
 80086b0:	463b      	mov	r3, r7
 80086b2:	9f01      	ldr	r7, [sp, #4]
 80086b4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086b6:	fb07 f606 	mul.w	r6, r7, r6
 80086ba:	9604      	str	r6, [sp, #16]
 80086bc:	e9cd 2307 	strd	r2, r3, [sp, #28]
 80086c0:	1b5e      	subs	r6, r3, r5
 80086c2:	e9cd 5109 	strd	r5, r1, [sp, #36]	@ 0x24
 80086c6:	b236      	sxth	r6, r6
 80086c8:	2700      	movs	r7, #0
 80086ca:	9606      	str	r6, [sp, #24]
 80086cc:	4688      	mov	r8, r1
 80086ce:	46a6      	mov	lr, r4
 80086d0:	b21e      	sxth	r6, r3
 80086d2:	46bc      	mov	ip, r7
 80086d4:	9a06      	ldr	r2, [sp, #24]
 80086d6:	9b04      	ldr	r3, [sp, #16]
 80086d8:	eddf 7aaa 	vldr	s15, [pc, #680]	@ 8008984 <pool_func_mp_array_f32+0x35c>
 80086dc:	42b2      	cmp	r2, r6
 80086de:	eb0c 0403 	add.w	r4, ip, r3
 80086e2:	fa0f f58e 	sxth.w	r5, lr
 80086e6:	fa0f f188 	sxth.w	r1, r8
 80086ea:	da29      	bge.n	8008740 <pool_func_mp_array_f32+0x118>
 80086ec:	ea01 7ce1 	and.w	ip, r1, r1, asr #31
 80086f0:	9702      	str	r7, [sp, #8]
 80086f2:	428d      	cmp	r5, r1
 80086f4:	da1f      	bge.n	8008736 <pool_func_mp_array_f32+0x10e>
 80086f6:	2a00      	cmp	r2, #0
 80086f8:	db1d      	blt.n	8008736 <pool_func_mp_array_f32+0x10e>
 80086fa:	4552      	cmp	r2, sl
 80086fc:	da1b      	bge.n	8008736 <pool_func_mp_array_f32+0x10e>
 80086fe:	2d00      	cmp	r5, #0
 8008700:	462b      	mov	r3, r5
 8008702:	da05      	bge.n	8008710 <pool_func_mp_array_f32+0xe8>
 8008704:	3301      	adds	r3, #1
 8008706:	b21b      	sxth	r3, r3
 8008708:	459c      	cmp	ip, r3
 800870a:	dcfb      	bgt.n	8008704 <pool_func_mp_array_f32+0xdc>
 800870c:	428b      	cmp	r3, r1
 800870e:	da12      	bge.n	8008736 <pool_func_mp_array_f32+0x10e>
 8008710:	fb0b 3702 	mla	r7, fp, r2, r3
 8008714:	455b      	cmp	r3, fp
 8008716:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800871a:	da08      	bge.n	800872e <pool_func_mp_array_f32+0x106>
 800871c:	ed97 7a00 	vldr	s14, [r7]
 8008720:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008728:	bfb8      	it	lt
 800872a:	eef0 7a47 	vmovlt.f32	s15, s14
 800872e:	3301      	adds	r3, #1
 8008730:	b21b      	sxth	r3, r3
 8008732:	428b      	cmp	r3, r1
 8008734:	dbec      	blt.n	8008710 <pool_func_mp_array_f32+0xe8>
 8008736:	3201      	adds	r2, #1
 8008738:	b212      	sxth	r2, r2
 800873a:	42b2      	cmp	r2, r6
 800873c:	dbd9      	blt.n	80086f2 <pool_func_mp_array_f32+0xca>
 800873e:	9f02      	ldr	r7, [sp, #8]
 8008740:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008742:	3701      	adds	r7, #1
 8008744:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008748:	9b01      	ldr	r3, [sp, #4]
 800874a:	edc4 7a00 	vstr	s15, [r4]
 800874e:	b23f      	sxth	r7, r7
 8008750:	4480      	add	r8, r0
 8008752:	4486      	add	lr, r0
 8008754:	42bb      	cmp	r3, r7
 8008756:	fa1f f888 	uxth.w	r8, r8
 800875a:	fa1f fe8e 	uxth.w	lr, lr
 800875e:	46bc      	mov	ip, r7
 8008760:	dcb8      	bgt.n	80086d4 <pool_func_mp_array_f32+0xac>
 8008762:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008766:	9e05      	ldr	r6, [sp, #20]
 8008768:	9f03      	ldr	r7, [sp, #12]
 800876a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800876c:	3201      	adds	r2, #1
 800876e:	b212      	sxth	r2, r2
 8008770:	4433      	add	r3, r6
 8008772:	4297      	cmp	r7, r2
 8008774:	e9dd 5109 	ldrd	r5, r1, [sp, #36]	@ 0x24
 8008778:	b29b      	uxth	r3, r3
 800877a:	4616      	mov	r6, r2
 800877c:	dc99      	bgt.n	80086b2 <pool_func_mp_array_f32+0x8a>
 800877e:	b011      	add	sp, #68	@ 0x44
 8008780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008784:	9f03      	ldr	r7, [sp, #12]
 8008786:	9d05      	ldr	r5, [sp, #20]
 8008788:	eba0 040a 	sub.w	r4, r0, sl
 800878c:	3c01      	subs	r4, #1
 800878e:	1e79      	subs	r1, r7, #1
 8008790:	fb11 4105 	smlabb	r1, r1, r5, r4
 8008794:	0409      	lsls	r1, r1, #16
 8008796:	f57f af71 	bpl.w	800867c <pool_func_mp_array_f32+0x54>
 800879a:	2f00      	cmp	r7, #0
 800879c:	d0ef      	beq.n	800877e <pool_func_mp_array_f32+0x156>
 800879e:	2e00      	cmp	r6, #0
 80087a0:	d0ed      	beq.n	800877e <pool_func_mp_array_f32+0x156>
 80087a2:	f1b8 0f00 	cmp.w	r8, #0
 80087a6:	d0ea      	beq.n	800877e <pool_func_mp_array_f32+0x156>
 80087a8:	f1b8 0f01 	cmp.w	r8, #1
 80087ac:	f040 80ec 	bne.w	8008988 <pool_func_mp_array_f32+0x360>
 80087b0:	462e      	mov	r6, r5
 80087b2:	4663      	mov	r3, ip
 80087b4:	4662      	mov	r2, ip
 80087b6:	46e6      	mov	lr, ip
 80087b8:	9901      	ldr	r1, [sp, #4]
 80087ba:	9c02      	ldr	r4, [sp, #8]
 80087bc:	9207      	str	r2, [sp, #28]
 80087be:	fb0e f101 	mul.w	r1, lr, r1
 80087c2:	2500      	movs	r5, #0
 80087c4:	9105      	str	r1, [sp, #20]
 80087c6:	fa0f f880 	sxth.w	r8, r0
 80087ca:	b219      	sxth	r1, r3
 80087cc:	46aa      	mov	sl, r5
 80087ce:	46ae      	mov	lr, r5
 80087d0:	461a      	mov	r2, r3
 80087d2:	9b05      	ldr	r3, [sp, #20]
 80087d4:	eddf 7a6b 	vldr	s15, [pc, #428]	@ 8008984 <pool_func_mp_array_f32+0x35c>
 80087d8:	4473      	add	r3, lr
 80087da:	4541      	cmp	r1, r8
 80087dc:	9306      	str	r3, [sp, #24]
 80087de:	fa0f fe85 	sxth.w	lr, r5
 80087e2:	b227      	sxth	r7, r4
 80087e4:	da1f      	bge.n	8008826 <pool_func_mp_array_f32+0x1fe>
 80087e6:	e9cd 1a08 	strd	r1, sl, [sp, #32]
 80087ea:	468c      	mov	ip, r1
 80087ec:	45be      	cmp	lr, r7
 80087ee:	da12      	bge.n	8008816 <pool_func_mp_array_f32+0x1ee>
 80087f0:	fb0c e10b 	mla	r1, ip, fp, lr
 80087f4:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80087f8:	4673      	mov	r3, lr
 80087fa:	ecb1 7a01 	vldmia	r1!, {s14}
 80087fe:	3301      	adds	r3, #1
 8008800:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008808:	fa0f fa83 	sxth.w	sl, r3
 800880c:	bfb8      	it	lt
 800880e:	eef0 7a47 	vmovlt.f32	s15, s14
 8008812:	45ba      	cmp	sl, r7
 8008814:	dbf1      	blt.n	80087fa <pool_func_mp_array_f32+0x1d2>
 8008816:	f10c 0c01 	add.w	ip, ip, #1
 800881a:	fa0f fc8c 	sxth.w	ip, ip
 800881e:	45c4      	cmp	ip, r8
 8008820:	dbe4      	blt.n	80087ec <pool_func_mp_array_f32+0x1c4>
 8008822:	e9dd 1a08 	ldrd	r1, sl, [sp, #32]
 8008826:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008828:	9f06      	ldr	r7, [sp, #24]
 800882a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800882e:	9b04      	ldr	r3, [sp, #16]
 8008830:	edc7 7a00 	vstr	s15, [r7]
 8008834:	441c      	add	r4, r3
 8008836:	441d      	add	r5, r3
 8008838:	f10a 0a01 	add.w	sl, sl, #1
 800883c:	9b01      	ldr	r3, [sp, #4]
 800883e:	fa0f fa8a 	sxth.w	sl, sl
 8008842:	4553      	cmp	r3, sl
 8008844:	b2a4      	uxth	r4, r4
 8008846:	b2ad      	uxth	r5, r5
 8008848:	46d6      	mov	lr, sl
 800884a:	dcc2      	bgt.n	80087d2 <pool_func_mp_array_f32+0x1aa>
 800884c:	4613      	mov	r3, r2
 800884e:	9a07      	ldr	r2, [sp, #28]
 8008850:	9903      	ldr	r1, [sp, #12]
 8008852:	3201      	adds	r2, #1
 8008854:	b212      	sxth	r2, r2
 8008856:	4430      	add	r0, r6
 8008858:	4433      	add	r3, r6
 800885a:	4291      	cmp	r1, r2
 800885c:	b280      	uxth	r0, r0
 800885e:	b29b      	uxth	r3, r3
 8008860:	4696      	mov	lr, r2
 8008862:	dca9      	bgt.n	80087b8 <pool_func_mp_array_f32+0x190>
 8008864:	e78b      	b.n	800877e <pool_func_mp_array_f32+0x156>
 8008866:	9902      	ldr	r1, [sp, #8]
 8008868:	1a80      	subs	r0, r0, r2
 800886a:	1ac9      	subs	r1, r1, r3
 800886c:	4252      	negs	r2, r2
 800886e:	425b      	negs	r3, r3
 8008870:	b280      	uxth	r0, r0
 8008872:	fa1f fc82 	uxth.w	ip, r2
 8008876:	fa1f fe81 	uxth.w	lr, r1
 800887a:	2100      	movs	r1, #0
 800887c:	b29e      	uxth	r6, r3
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	4660      	mov	r0, ip
 8008884:	9c01      	ldr	r4, [sp, #4]
 8008886:	f8cd e03c 	str.w	lr, [sp, #60]	@ 0x3c
 800888a:	fb03 f304 	mul.w	r3, r3, r4
 800888e:	e9cd 200d 	strd	r2, r0, [sp, #52]	@ 0x34
 8008892:	b204      	sxth	r4, r0
 8008894:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008896:	2300      	movs	r3, #0
 8008898:	e9cd e606 	strd	lr, r6, [sp, #24]
 800889c:	9409      	str	r4, [sp, #36]	@ 0x24
 800889e:	fa0f fc82 	sxth.w	ip, r2
 80088a2:	461c      	mov	r4, r3
 80088a4:	910c      	str	r1, [sp, #48]	@ 0x30
 80088a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80088a8:	46b6      	mov	lr, r6
 80088aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088ac:	f9bd 0018 	ldrsh.w	r0, [sp, #24]
 80088b0:	f9bd 601c 	ldrsh.w	r6, [sp, #28]
 80088b4:	441c      	add	r4, r3
 80088b6:	fb08 f104 	mul.w	r1, r8, r4
 80088ba:	2400      	movs	r4, #0
 80088bc:	4625      	mov	r5, r4
 80088be:	ea00 77e0 	and.w	r7, r0, r0, asr #31
 80088c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088c4:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8008984 <pool_func_mp_array_f32+0x35c>
 80088c8:	4562      	cmp	r2, ip
 80088ca:	da2b      	bge.n	8008924 <pool_func_mp_array_f32+0x2fc>
 80088cc:	9108      	str	r1, [sp, #32]
 80088ce:	4286      	cmp	r6, r0
 80088d0:	da23      	bge.n	800891a <pool_func_mp_array_f32+0x2f2>
 80088d2:	2a00      	cmp	r2, #0
 80088d4:	db21      	blt.n	800891a <pool_func_mp_array_f32+0x2f2>
 80088d6:	4552      	cmp	r2, sl
 80088d8:	da1f      	bge.n	800891a <pool_func_mp_array_f32+0x2f2>
 80088da:	2e00      	cmp	r6, #0
 80088dc:	4633      	mov	r3, r6
 80088de:	da05      	bge.n	80088ec <pool_func_mp_array_f32+0x2c4>
 80088e0:	3301      	adds	r3, #1
 80088e2:	b21b      	sxth	r3, r3
 80088e4:	42bb      	cmp	r3, r7
 80088e6:	dbfb      	blt.n	80088e0 <pool_func_mp_array_f32+0x2b8>
 80088e8:	4283      	cmp	r3, r0
 80088ea:	da16      	bge.n	800891a <pool_func_mp_array_f32+0x2f2>
 80088ec:	9402      	str	r4, [sp, #8]
 80088ee:	fb0b 3102 	mla	r1, fp, r2, r3
 80088f2:	fb08 5101 	mla	r1, r8, r1, r5
 80088f6:	1c5c      	adds	r4, r3, #1
 80088f8:	459b      	cmp	fp, r3
 80088fa:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80088fe:	b223      	sxth	r3, r4
 8008900:	dd08      	ble.n	8008914 <pool_func_mp_array_f32+0x2ec>
 8008902:	ed91 7a00 	vldr	s14, [r1]
 8008906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800890a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800890e:	bfb8      	it	lt
 8008910:	eef0 7a47 	vmovlt.f32	s15, s14
 8008914:	4283      	cmp	r3, r0
 8008916:	dbea      	blt.n	80088ee <pool_func_mp_array_f32+0x2c6>
 8008918:	9c02      	ldr	r4, [sp, #8]
 800891a:	3201      	adds	r2, #1
 800891c:	b212      	sxth	r2, r2
 800891e:	4562      	cmp	r2, ip
 8008920:	dbd5      	blt.n	80088ce <pool_func_mp_array_f32+0x2a6>
 8008922:	9908      	ldr	r1, [sp, #32]
 8008924:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008926:	3401      	adds	r4, #1
 8008928:	b224      	sxth	r4, r4
 800892a:	440d      	add	r5, r1
 800892c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8008930:	4544      	cmp	r4, r8
 8008932:	edc5 7a00 	vstr	s15, [r5]
 8008936:	4625      	mov	r5, r4
 8008938:	dbc3      	blt.n	80088c2 <pool_func_mp_array_f32+0x29a>
 800893a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800893c:	9a04      	ldr	r2, [sp, #16]
 800893e:	9c06      	ldr	r4, [sp, #24]
 8008940:	3001      	adds	r0, #1
 8008942:	b203      	sxth	r3, r0
 8008944:	9807      	ldr	r0, [sp, #28]
 8008946:	930a      	str	r3, [sp, #40]	@ 0x28
 8008948:	4414      	add	r4, r2
 800894a:	4410      	add	r0, r2
 800894c:	b2a2      	uxth	r2, r4
 800894e:	9206      	str	r2, [sp, #24]
 8008950:	b282      	uxth	r2, r0
 8008952:	9207      	str	r2, [sp, #28]
 8008954:	9a01      	ldr	r2, [sp, #4]
 8008956:	429a      	cmp	r2, r3
 8008958:	461c      	mov	r4, r3
 800895a:	dca6      	bgt.n	80088aa <pool_func_mp_array_f32+0x282>
 800895c:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	@ 0x30
 8008960:	1c4b      	adds	r3, r1, #1
 8008962:	b219      	sxth	r1, r3
 8008964:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8008966:	9b05      	ldr	r3, [sp, #20]
 8008968:	9c03      	ldr	r4, [sp, #12]
 800896a:	441a      	add	r2, r3
 800896c:	428c      	cmp	r4, r1
 800896e:	4403      	add	r3, r0
 8008970:	4676      	mov	r6, lr
 8008972:	b298      	uxth	r0, r3
 8008974:	f8dd e03c 	ldr.w	lr, [sp, #60]	@ 0x3c
 8008978:	b292      	uxth	r2, r2
 800897a:	460b      	mov	r3, r1
 800897c:	dc82      	bgt.n	8008884 <pool_func_mp_array_f32+0x25c>
 800897e:	b011      	add	sp, #68	@ 0x44
 8008980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008984:	cf000000 	.word	0xcf000000
 8008988:	462c      	mov	r4, r5
 800898a:	4667      	mov	r7, ip
 800898c:	4665      	mov	r5, ip
 800898e:	4663      	mov	r3, ip
 8008990:	ea4f 0e88 	mov.w	lr, r8, lsl #2
 8008994:	46cc      	mov	ip, r9
 8008996:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800899a:	9a01      	ldr	r2, [sp, #4]
 800899c:	970a      	str	r7, [sp, #40]	@ 0x28
 800899e:	fb03 f902 	mul.w	r9, r3, r2
 80089a2:	b22b      	sxth	r3, r5
 80089a4:	9308      	str	r3, [sp, #32]
 80089a6:	b203      	sxth	r3, r0
 80089a8:	2200      	movs	r2, #0
 80089aa:	9305      	str	r3, [sp, #20]
 80089ac:	462e      	mov	r6, r5
 80089ae:	9b02      	ldr	r3, [sp, #8]
 80089b0:	4625      	mov	r5, r4
 80089b2:	4601      	mov	r1, r0
 80089b4:	4693      	mov	fp, r2
 80089b6:	4614      	mov	r4, r2
 80089b8:	4628      	mov	r0, r5
 80089ba:	444c      	add	r4, r9
 80089bc:	fb08 f404 	mul.w	r4, r8, r4
 80089c0:	9407      	str	r4, [sp, #28]
 80089c2:	b21d      	sxth	r5, r3
 80089c4:	2400      	movs	r4, #0
 80089c6:	e9cd 9b0b 	strd	r9, fp, [sp, #44]	@ 0x2c
 80089ca:	b217      	sxth	r7, r2
 80089cc:	46a2      	mov	sl, r4
 80089ce:	4691      	mov	r9, r2
 80089d0:	9506      	str	r5, [sp, #24]
 80089d2:	9a08      	ldr	r2, [sp, #32]
 80089d4:	9d05      	ldr	r5, [sp, #20]
 80089d6:	ed5f 7a15 	vldr	s15, [pc, #-84]	@ 8008984 <pool_func_mp_array_f32+0x35c>
 80089da:	42aa      	cmp	r2, r5
 80089dc:	da2a      	bge.n	8008a34 <pool_func_mp_array_f32+0x40c>
 80089de:	9d06      	ldr	r5, [sp, #24]
 80089e0:	940d      	str	r4, [sp, #52]	@ 0x34
 80089e2:	4693      	mov	fp, r2
 80089e4:	461c      	mov	r4, r3
 80089e6:	42af      	cmp	r7, r5
 80089e8:	da1a      	bge.n	8008a20 <pool_func_mp_array_f32+0x3f8>
 80089ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089ec:	f8cd a018 	str.w	sl, [sp, #24]
 80089f0:	fb03 730b 	mla	r3, r3, fp, r7
 80089f4:	fb08 a303 	mla	r3, r8, r3, sl
 80089f8:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 80089fc:	463a      	mov	r2, r7
 80089fe:	ed93 7a00 	vldr	s14, [r3]
 8008a02:	3201      	adds	r2, #1
 8008a04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a0c:	fa0f fa82 	sxth.w	sl, r2
 8008a10:	bfb8      	it	lt
 8008a12:	eef0 7a47 	vmovlt.f32	s15, s14
 8008a16:	45aa      	cmp	sl, r5
 8008a18:	4473      	add	r3, lr
 8008a1a:	dbf0      	blt.n	80089fe <pool_func_mp_array_f32+0x3d6>
 8008a1c:	f8dd a018 	ldr.w	sl, [sp, #24]
 8008a20:	9b05      	ldr	r3, [sp, #20]
 8008a22:	f10b 0b01 	add.w	fp, fp, #1
 8008a26:	fa0f fb8b 	sxth.w	fp, fp
 8008a2a:	459b      	cmp	fp, r3
 8008a2c:	dbdb      	blt.n	80089e6 <pool_func_mp_array_f32+0x3be>
 8008a2e:	4623      	mov	r3, r4
 8008a30:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8008a32:	9506      	str	r5, [sp, #24]
 8008a34:	9a07      	ldr	r2, [sp, #28]
 8008a36:	3401      	adds	r4, #1
 8008a38:	4492      	add	sl, r2
 8008a3a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008a3c:	b224      	sxth	r4, r4
 8008a3e:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8008a42:	4544      	cmp	r4, r8
 8008a44:	edca 7a00 	vstr	s15, [sl]
 8008a48:	46a2      	mov	sl, r4
 8008a4a:	dbc2      	blt.n	80089d2 <pool_func_mp_array_f32+0x3aa>
 8008a4c:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8008a50:	9c04      	ldr	r4, [sp, #16]
 8008a52:	9d01      	ldr	r5, [sp, #4]
 8008a54:	f10b 0b01 	add.w	fp, fp, #1
 8008a58:	464a      	mov	r2, r9
 8008a5a:	fa0f fb8b 	sxth.w	fp, fp
 8008a5e:	4423      	add	r3, r4
 8008a60:	4422      	add	r2, r4
 8008a62:	455d      	cmp	r5, fp
 8008a64:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	b292      	uxth	r2, r2
 8008a6c:	465c      	mov	r4, fp
 8008a6e:	dca4      	bgt.n	80089ba <pool_func_mp_array_f32+0x392>
 8008a70:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8008a72:	9a03      	ldr	r2, [sp, #12]
 8008a74:	3701      	adds	r7, #1
 8008a76:	4604      	mov	r4, r0
 8008a78:	b23f      	sxth	r7, r7
 8008a7a:	4635      	mov	r5, r6
 8008a7c:	4608      	mov	r0, r1
 8008a7e:	4420      	add	r0, r4
 8008a80:	4425      	add	r5, r4
 8008a82:	42ba      	cmp	r2, r7
 8008a84:	b280      	uxth	r0, r0
 8008a86:	b2ad      	uxth	r5, r5
 8008a88:	463b      	mov	r3, r7
 8008a8a:	dc86      	bgt.n	800899a <pool_func_mp_array_f32+0x372>
 8008a8c:	e677      	b.n	800877e <pool_func_mp_array_f32+0x156>
 8008a8e:	bf00      	nop

08008a90 <forward_lite_dense_if32of32wf32>:
 8008a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a94:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 8008a98:	6801      	ldr	r1, [r0, #0]
 8008a9a:	fb03 f30c 	mul.w	r3, r3, ip
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8008aa4:	4281      	cmp	r1, r0
 8008aa6:	6857      	ldr	r7, [r2, #4]
 8008aa8:	b083      	sub	sp, #12
 8008aaa:	f080 811f 	bcs.w	8008cec <forward_lite_dense_if32of32wf32+0x25c>
 8008aae:	6915      	ldr	r5, [r2, #16]
 8008ab0:	ea4f 068c 	mov.w	r6, ip, lsl #2
 8008ab4:	4664      	mov	r4, ip
 8008ab6:	eb01 0806 	add.w	r8, r1, r6
 8008aba:	4588      	cmp	r8, r1
 8008abc:	6896      	ldr	r6, [r2, #8]
 8008abe:	f240 8109 	bls.w	8008cd4 <forward_lite_dense_if32of32wf32+0x244>
 8008ac2:	f1a5 0e10 	sub.w	lr, r5, #16
 8008ac6:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8008aca:	e9cd 0100 	strd	r0, r1, [sp]
 8008ace:	f10e 0e01 	add.w	lr, lr, #1
 8008ad2:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 8008ad6:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8008ada:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 8008ade:	468c      	mov	ip, r1
 8008ae0:	2d0f      	cmp	r5, #15
 8008ae2:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8008d38 <forward_lite_dense_if32of32wf32+0x2a8>
 8008ae6:	f240 8104 	bls.w	8008cf2 <forward_lite_dense_if32of32wf32+0x262>
 8008aea:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8008aee:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 8008af2:	4628      	mov	r0, r5
 8008af4:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8008af8:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 8008afc:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 8008b00:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 8008b04:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 8008b08:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 8008b0c:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 8008b10:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 8008b14:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 8008b18:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 8008b1c:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8008b20:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 8008b24:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 8008b28:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008b2c:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 8008b30:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008b34:	3810      	subs	r0, #16
 8008b36:	280f      	cmp	r0, #15
 8008b38:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 8008b3c:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 8008b40:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8008b44:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8008b48:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8008b4c:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 8008b50:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 8008b54:	eee4 7a86 	vfma.f32	s15, s9, s12
 8008b58:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 8008b5c:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 8008b60:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008b64:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 8008b68:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8008b6c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008b70:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 8008b74:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8008b78:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008b7c:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8008b80:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8008b84:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008b88:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 8008b8c:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8008b90:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008b94:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8008b98:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8008b9c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008ba0:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 8008ba4:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 8008ba8:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008bac:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008bb0:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008bb4:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008bb8:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008bbc:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008bc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008bc4:	d896      	bhi.n	8008af4 <forward_lite_dense_if32of32wf32+0x64>
 8008bc6:	eb06 010b 	add.w	r1, r6, fp
 8008bca:	f005 000f 	and.w	r0, r5, #15
 8008bce:	4673      	mov	r3, lr
 8008bd0:	2803      	cmp	r0, #3
 8008bd2:	d95f      	bls.n	8008c94 <forward_lite_dense_if32of32wf32+0x204>
 8008bd4:	edd1 6a01 	vldr	s13, [r1, #4]
 8008bd8:	edd3 7a01 	vldr	s15, [r3, #4]
 8008bdc:	ed93 6a00 	vldr	s12, [r3]
 8008be0:	ed93 5a02 	vldr	s10, [r3, #8]
 8008be4:	edd1 5a02 	vldr	s11, [r1, #8]
 8008be8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008bec:	edd1 6a00 	vldr	s13, [r1]
 8008bf0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008bf4:	1f04      	subs	r4, r0, #4
 8008bf6:	2c03      	cmp	r4, #3
 8008bf8:	ed93 6a03 	vldr	s12, [r3, #12]
 8008bfc:	edd1 6a03 	vldr	s13, [r1, #12]
 8008c00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c04:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008c08:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c0c:	eeb0 7a67 	vmov.f32	s14, s15
 8008c10:	d938      	bls.n	8008c84 <forward_lite_dense_if32of32wf32+0x1f4>
 8008c12:	edd1 6a05 	vldr	s13, [r1, #20]
 8008c16:	edd3 7a05 	vldr	s15, [r3, #20]
 8008c1a:	ed93 6a04 	vldr	s12, [r3, #16]
 8008c1e:	ed93 5a06 	vldr	s10, [r3, #24]
 8008c22:	edd1 5a06 	vldr	s11, [r1, #24]
 8008c26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008c2a:	edd1 6a04 	vldr	s13, [r1, #16]
 8008c2e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c32:	f1a0 0a08 	sub.w	sl, r0, #8
 8008c36:	f1ba 0f03 	cmp.w	sl, #3
 8008c3a:	ed93 6a07 	vldr	s12, [r3, #28]
 8008c3e:	edd1 6a07 	vldr	s13, [r1, #28]
 8008c42:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008c46:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008c4e:	d919      	bls.n	8008c84 <forward_lite_dense_if32of32wf32+0x1f4>
 8008c50:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8008c54:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 8008c58:	ed91 6a08 	vldr	s12, [r1, #32]
 8008c5c:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 8008c60:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8008c64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008c68:	edd3 6a08 	vldr	s13, [r3, #32]
 8008c6c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c70:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 8008c74:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8008c78:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008c7c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008c80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008c84:	08a4      	lsrs	r4, r4, #2
 8008c86:	3401      	adds	r4, #1
 8008c88:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8008c8c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8008c90:	f000 0003 	and.w	r0, r0, #3
 8008c94:	b1a8      	cbz	r0, 8008cc2 <forward_lite_dense_if32of32wf32+0x232>
 8008c96:	edd3 6a00 	vldr	s13, [r3]
 8008c9a:	edd1 7a00 	vldr	s15, [r1]
 8008c9e:	2801      	cmp	r0, #1
 8008ca0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008ca4:	d00d      	beq.n	8008cc2 <forward_lite_dense_if32of32wf32+0x232>
 8008ca6:	edd3 6a01 	vldr	s13, [r3, #4]
 8008caa:	edd1 7a01 	vldr	s15, [r1, #4]
 8008cae:	2802      	cmp	r0, #2
 8008cb0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008cb4:	d005      	beq.n	8008cc2 <forward_lite_dense_if32of32wf32+0x232>
 8008cb6:	edd1 6a02 	vldr	s13, [r1, #8]
 8008cba:	edd3 7a02 	vldr	s15, [r3, #8]
 8008cbe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008cc2:	444e      	add	r6, r9
 8008cc4:	ecac 7a01 	vstmia	ip!, {s14}
 8008cc8:	45e0      	cmp	r8, ip
 8008cca:	f63f af09 	bhi.w	8008ae0 <forward_lite_dense_if32of32wf32+0x50>
 8008cce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cd2:	6954      	ldr	r4, [r2, #20]
 8008cd4:	68d3      	ldr	r3, [r2, #12]
 8008cd6:	b983      	cbnz	r3, 8008cfa <forward_lite_dense_if32of32wf32+0x26a>
 8008cd8:	6915      	ldr	r5, [r2, #16]
 8008cda:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008cde:	4288      	cmp	r0, r1
 8008ce0:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8008ce4:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8008ce8:	f63f aee5 	bhi.w	8008ab6 <forward_lite_dense_if32of32wf32+0x26>
 8008cec:	b003      	add	sp, #12
 8008cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf2:	4628      	mov	r0, r5
 8008cf4:	4631      	mov	r1, r6
 8008cf6:	463b      	mov	r3, r7
 8008cf8:	e76a      	b.n	8008bd0 <forward_lite_dense_if32of32wf32+0x140>
 8008cfa:	2c00      	cmp	r4, #0
 8008cfc:	d0ec      	beq.n	8008cd8 <forward_lite_dense_if32of32wf32+0x248>
 8008cfe:	edd1 7a00 	vldr	s15, [r1]
 8008d02:	ed93 7a00 	vldr	s14, [r3]
 8008d06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d0a:	edc1 7a00 	vstr	s15, [r1]
 8008d0e:	6954      	ldr	r4, [r2, #20]
 8008d10:	2c01      	cmp	r4, #1
 8008d12:	d9e1      	bls.n	8008cd8 <forward_lite_dense_if32of32wf32+0x248>
 8008d14:	1d0d      	adds	r5, r1, #4
 8008d16:	2301      	movs	r3, #1
 8008d18:	68d4      	ldr	r4, [r2, #12]
 8008d1a:	ed95 7a00 	vldr	s14, [r5]
 8008d1e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8008d22:	edd4 7a00 	vldr	s15, [r4]
 8008d26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	ece5 7a01 	vstmia	r5!, {s15}
 8008d30:	6954      	ldr	r4, [r2, #20]
 8008d32:	429c      	cmp	r4, r3
 8008d34:	d8f0      	bhi.n	8008d18 <forward_lite_dense_if32of32wf32+0x288>
 8008d36:	e7cf      	b.n	8008cd8 <forward_lite_dense_if32of32wf32+0x248>
 8008d38:	00000000 	.word	0x00000000

08008d3c <forward_lite_dense_if32of32wf32_lut4>:
 8008d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d40:	b08d      	sub	sp, #52	@ 0x34
 8008d42:	4604      	mov	r4, r0
 8008d44:	920a      	str	r2, [sp, #40]	@ 0x28
 8008d46:	4618      	mov	r0, r3
 8008d48:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 8008d4c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008d50:	fb02 f303 	mul.w	r3, r2, r3
 8008d54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d58:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 8008d5c:	460d      	mov	r5, r1
 8008d5e:	9308      	str	r3, [sp, #32]
 8008d60:	f1b8 0f00 	cmp.w	r8, #0
 8008d64:	d004      	beq.n	8008d70 <forward_lite_dense_if32of32wf32_lut4+0x34>
 8008d66:	2240      	movs	r2, #64	@ 0x40
 8008d68:	4641      	mov	r1, r8
 8008d6a:	f000 facb 	bl	8009304 <st_int8_copy>
 8008d6e:	4640      	mov	r0, r8
 8008d70:	9b08      	ldr	r3, [sp, #32]
 8008d72:	429c      	cmp	r4, r3
 8008d74:	f080 8108 	bcs.w	8008f88 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8008d78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d7a:	9405      	str	r4, [sp, #20]
 8008d7c:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8008d80:	f007 0301 	and.w	r3, r7, #1
 8008d84:	08fa      	lsrs	r2, r7, #3
 8008d86:	9303      	str	r3, [sp, #12]
 8008d88:	00bb      	lsls	r3, r7, #2
 8008d8a:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 8008d8e:	9202      	str	r2, [sp, #8]
 8008d90:	f027 0901 	bic.w	r9, r7, #1
 8008d94:	0092      	lsls	r2, r2, #2
 8008d96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d98:	9b05      	ldr	r3, [sp, #20]
 8008d9a:	9204      	str	r2, [sp, #16]
 8008d9c:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 8008da0:	f105 0120 	add.w	r1, r5, #32
 8008da4:	46e6      	mov	lr, ip
 8008da6:	f8cd c01c 	str.w	ip, [sp, #28]
 8008daa:	465c      	mov	r4, fp
 8008dac:	9617      	str	r6, [sp, #92]	@ 0x5c
 8008dae:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 8008db2:	9a07      	ldr	r2, [sp, #28]
 8008db4:	eb03 0a02 	add.w	sl, r3, r2
 8008db8:	459a      	cmp	sl, r3
 8008dba:	f1a1 0220 	sub.w	r2, r1, #32
 8008dbe:	9206      	str	r2, [sp, #24]
 8008dc0:	f240 80e5 	bls.w	8008f8e <forward_lite_dense_if32of32wf32_lut4+0x252>
 8008dc4:	f109 3bff 	add.w	fp, r9, #4294967295
 8008dc8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008dca:	4698      	mov	r8, r3
 8008dcc:	465d      	mov	r5, fp
 8008dce:	9b02      	ldr	r3, [sp, #8]
 8008dd0:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8008fc0 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f000 80bc 	beq.w	8008f52 <forward_lite_dense_if32of32wf32_lut4+0x216>
 8008dda:	9b04      	ldr	r3, [sp, #16]
 8008ddc:	eb02 0c03 	add.w	ip, r2, r3
 8008de0:	460b      	mov	r3, r1
 8008de2:	7817      	ldrb	r7, [r2, #0]
 8008de4:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8008de8:	7856      	ldrb	r6, [r2, #1]
 8008dea:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8008dee:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 8008df2:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 8008df6:	ed13 5a04 	vldr	s10, [r3, #-16]
 8008dfa:	ed53 5a03 	vldr	s11, [r3, #-12]
 8008dfe:	ed13 6a02 	vldr	s12, [r3, #-8]
 8008e02:	ed53 6a01 	vldr	s13, [r3, #-4]
 8008e06:	f007 0e0f 	and.w	lr, r7, #15
 8008e0a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008e0e:	edde 7a00 	vldr	s15, [lr]
 8008e12:	093f      	lsrs	r7, r7, #4
 8008e14:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8008e18:	ed97 3a00 	vldr	s6, [r7]
 8008e1c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8008e20:	0937      	lsrs	r7, r6, #4
 8008e22:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008e26:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8008e2a:	f006 060f 	and.w	r6, r6, #15
 8008e2e:	edd7 3a00 	vldr	s7, [r7]
 8008e32:	7897      	ldrb	r7, [r2, #2]
 8008e34:	eee3 7a84 	vfma.f32	s15, s7, s8
 8008e38:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008e3c:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 8008e40:	ed96 4a00 	vldr	s8, [r6]
 8008e44:	78d6      	ldrb	r6, [r2, #3]
 8008e46:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008e4a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008e4e:	f007 070f 	and.w	r7, r7, #15
 8008e52:	edde 4a00 	vldr	s9, [lr]
 8008e56:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008e5a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8008e5e:	3204      	adds	r2, #4
 8008e60:	ed97 5a00 	vldr	s10, [r7]
 8008e64:	0937      	lsrs	r7, r6, #4
 8008e66:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008e6a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8008e6e:	f006 060f 	and.w	r6, r6, #15
 8008e72:	edd7 5a00 	vldr	s11, [r7]
 8008e76:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008e7a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008e7e:	4562      	cmp	r2, ip
 8008e80:	ed96 6a00 	vldr	s12, [r6]
 8008e84:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008e88:	f103 0320 	add.w	r3, r3, #32
 8008e8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e90:	d1a7      	bne.n	8008de2 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 8008e92:	46a6      	mov	lr, r4
 8008e94:	45ce      	cmp	lr, r9
 8008e96:	d261      	bcs.n	8008f5c <forward_lite_dense_if32of32wf32_lut4+0x220>
 8008e98:	eba5 070e 	sub.w	r7, r5, lr
 8008e9c:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 8008ea0:	f10e 0208 	add.w	r2, lr, #8
 8008ea4:	f10c 36ff 	add.w	r6, ip, #4294967295
 8008ea8:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 8008eac:	f8cd a004 	str.w	sl, [sp, #4]
 8008eb0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8008eb4:	ed52 5a01 	vldr	s11, [r2, #-4]
 8008eb8:	ed52 6a02 	vldr	s13, [r2, #-8]
 8008ebc:	f003 0a0f 	and.w	sl, r3, #15
 8008ec0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8008ec4:	edda 7a00 	vldr	s15, [sl]
 8008ec8:	091b      	lsrs	r3, r3, #4
 8008eca:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008ece:	ed93 6a00 	vldr	s12, [r3]
 8008ed2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008ed6:	42b7      	cmp	r7, r6
 8008ed8:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008edc:	f102 0208 	add.w	r2, r2, #8
 8008ee0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008ee4:	d1e4      	bne.n	8008eb0 <forward_lite_dense_if32of32wf32_lut4+0x174>
 8008ee6:	f10b 0b01 	add.w	fp, fp, #1
 8008eea:	f8dd a004 	ldr.w	sl, [sp, #4]
 8008eee:	eb0c 020b 	add.w	r2, ip, fp
 8008ef2:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 8008ef6:	9b03      	ldr	r3, [sp, #12]
 8008ef8:	b30b      	cbz	r3, 8008f3e <forward_lite_dense_if32of32wf32_lut4+0x202>
 8008efa:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008efe:	edde 7a00 	vldr	s15, [lr]
 8008f02:	091b      	lsrs	r3, r3, #4
 8008f04:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008f08:	edd3 6a00 	vldr	s13, [r3]
 8008f0c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008f10:	eca8 7a01 	vstmia	r8!, {s14}
 8008f14:	45c2      	cmp	sl, r8
 8008f16:	f63f af5a 	bhi.w	8008dce <forward_lite_dense_if32of32wf32_lut4+0x92>
 8008f1a:	9b05      	ldr	r3, [sp, #20]
 8008f1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f1e:	189d      	adds	r5, r3, r2
 8008f20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f22:	b9eb      	cbnz	r3, 8008f60 <forward_lite_dense_if32of32wf32_lut4+0x224>
 8008f24:	9b08      	ldr	r3, [sp, #32]
 8008f26:	42ab      	cmp	r3, r5
 8008f28:	d92e      	bls.n	8008f88 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8008f2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f2c:	4499      	add	r9, r3
 8008f2e:	441c      	add	r4, r3
 8008f30:	4419      	add	r1, r3
 8008f32:	9b05      	ldr	r3, [sp, #20]
 8008f34:	459a      	cmp	sl, r3
 8008f36:	d92c      	bls.n	8008f92 <forward_lite_dense_if32of32wf32_lut4+0x256>
 8008f38:	9505      	str	r5, [sp, #20]
 8008f3a:	462b      	mov	r3, r5
 8008f3c:	e739      	b.n	8008db2 <forward_lite_dense_if32of32wf32_lut4+0x76>
 8008f3e:	eca8 7a01 	vstmia	r8!, {s14}
 8008f42:	45c2      	cmp	sl, r8
 8008f44:	d9e9      	bls.n	8008f1a <forward_lite_dense_if32of32wf32_lut4+0x1de>
 8008f46:	9b02      	ldr	r3, [sp, #8]
 8008f48:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008fc0 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	f47f af44 	bne.w	8008dda <forward_lite_dense_if32of32wf32_lut4+0x9e>
 8008f52:	f8dd e018 	ldr.w	lr, [sp, #24]
 8008f56:	45ce      	cmp	lr, r9
 8008f58:	4694      	mov	ip, r2
 8008f5a:	d39d      	bcc.n	8008e98 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 8008f5c:	4662      	mov	r2, ip
 8008f5e:	e7ca      	b.n	8008ef6 <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 8008f60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d0de      	beq.n	8008f24 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 8008f66:	9b07      	ldr	r3, [sp, #28]
 8008f68:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 8008f6c:	1aea      	subs	r2, r5, r3
 8008f6e:	edd2 7a00 	vldr	s15, [r2]
 8008f72:	ecbc 7a01 	vldmia	ip!, {s14}
 8008f76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f7a:	ece2 7a01 	vstmia	r2!, {s15}
 8008f7e:	42aa      	cmp	r2, r5
 8008f80:	d1f5      	bne.n	8008f6e <forward_lite_dense_if32of32wf32_lut4+0x232>
 8008f82:	9b08      	ldr	r3, [sp, #32]
 8008f84:	42ab      	cmp	r3, r5
 8008f86:	d8d0      	bhi.n	8008f2a <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 8008f88:	b00d      	add	sp, #52	@ 0x34
 8008f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f8e:	461d      	mov	r5, r3
 8008f90:	e7c6      	b.n	8008f20 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 8008f92:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8008f96:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8008f98:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 8008f9a:	eba5 0c0c 	sub.w	ip, r5, ip
 8008f9e:	b169      	cbz	r1, 8008fbc <forward_lite_dense_if32of32wf32_lut4+0x280>
 8008fa0:	4663      	mov	r3, ip
 8008fa2:	4632      	mov	r2, r6
 8008fa4:	ed93 7a00 	vldr	s14, [r3]
 8008fa8:	ecf2 7a01 	vldmia	r2!, {s15}
 8008fac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008fb0:	ece3 7a01 	vstmia	r3!, {s15}
 8008fb4:	429d      	cmp	r5, r3
 8008fb6:	d1f5      	bne.n	8008fa4 <forward_lite_dense_if32of32wf32_lut4+0x268>
 8008fb8:	2900      	cmp	r1, #0
 8008fba:	d1f1      	bne.n	8008fa0 <forward_lite_dense_if32of32wf32_lut4+0x264>
 8008fbc:	e7fe      	b.n	8008fbc <forward_lite_dense_if32of32wf32_lut4+0x280>
 8008fbe:	bf00      	nop
 8008fc0:	00000000 	.word	0x00000000

08008fc4 <forward_lite_dense_if32of32wf32_lut8>:
 8008fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc8:	b087      	sub	sp, #28
 8008fca:	4605      	mov	r5, r0
 8008fcc:	9205      	str	r2, [sp, #20]
 8008fce:	4618      	mov	r0, r3
 8008fd0:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8008fd4:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8008fd6:	fb02 f303 	mul.w	r3, r2, r3
 8008fda:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008fde:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 8008fe2:	460f      	mov	r7, r1
 8008fe4:	9303      	str	r3, [sp, #12]
 8008fe6:	b12c      	cbz	r4, 8008ff4 <forward_lite_dense_if32of32wf32_lut8+0x30>
 8008fe8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008fec:	4621      	mov	r1, r4
 8008fee:	f000 f989 	bl	8009304 <st_int8_copy>
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	9b03      	ldr	r3, [sp, #12]
 8008ff6:	429d      	cmp	r5, r3
 8008ff8:	f080 8115 	bcs.w	8009226 <forward_lite_dense_if32of32wf32_lut8+0x262>
 8008ffc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ffe:	9500      	str	r5, [sp, #0]
 8009000:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 8009004:	0099      	lsls	r1, r3, #2
 8009006:	9b00      	ldr	r3, [sp, #0]
 8009008:	9104      	str	r1, [sp, #16]
 800900a:	00b2      	lsls	r2, r6, #2
 800900c:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 8009010:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 8009014:	464d      	mov	r5, r9
 8009016:	4689      	mov	r9, r1
 8009018:	4611      	mov	r1, r2
 800901a:	465a      	mov	r2, fp
 800901c:	eb03 0b09 	add.w	fp, r3, r9
 8009020:	3720      	adds	r7, #32
 8009022:	459b      	cmp	fp, r3
 8009024:	f006 0407 	and.w	r4, r6, #7
 8009028:	f1a7 0e20 	sub.w	lr, r7, #32
 800902c:	f240 80d6 	bls.w	80091dc <forward_lite_dense_if32of32wf32_lut8+0x218>
 8009030:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 8009034:	469c      	mov	ip, r3
 8009036:	9b05      	ldr	r3, [sp, #20]
 8009038:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8009258 <forward_lite_dense_if32of32wf32_lut8+0x294>
 800903c:	2d00      	cmp	r5, #0
 800903e:	f000 80db 	beq.w	80091f8 <forward_lite_dense_if32of32wf32_lut8+0x234>
 8009042:	eb03 090a 	add.w	r9, r3, sl
 8009046:	463e      	mov	r6, r7
 8009048:	f893 e001 	ldrb.w	lr, [r3, #1]
 800904c:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 8009050:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 8009054:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 8009058:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 800905c:	ed16 5a04 	vldr	s10, [r6, #-16]
 8009060:	ed56 5a03 	vldr	s11, [r6, #-12]
 8009064:	ed16 6a02 	vldr	s12, [r6, #-8]
 8009068:	ed56 6a01 	vldr	s13, [r6, #-4]
 800906c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8009070:	edde 7a00 	vldr	s15, [lr]
 8009074:	f893 e000 	ldrb.w	lr, [r3]
 8009078:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800907c:	ee67 7a83 	vmul.f32	s15, s15, s6
 8009080:	ed9e 3a00 	vldr	s6, [lr]
 8009084:	f893 e002 	ldrb.w	lr, [r3, #2]
 8009088:	eee3 7a23 	vfma.f32	s15, s6, s7
 800908c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8009090:	3308      	adds	r3, #8
 8009092:	edde 3a00 	vldr	s7, [lr]
 8009096:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800909a:	eee3 7a84 	vfma.f32	s15, s7, s8
 800909e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80090a2:	3620      	adds	r6, #32
 80090a4:	ed9e 4a00 	vldr	s8, [lr]
 80090a8:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 80090ac:	eee4 7a24 	vfma.f32	s15, s8, s9
 80090b0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80090b4:	edde 4a00 	vldr	s9, [lr]
 80090b8:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 80090bc:	eee4 7a85 	vfma.f32	s15, s9, s10
 80090c0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80090c4:	ed9e 5a00 	vldr	s10, [lr]
 80090c8:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 80090cc:	eee5 7a25 	vfma.f32	s15, s10, s11
 80090d0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80090d4:	edde 5a00 	vldr	s11, [lr]
 80090d8:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 80090dc:	eee5 7a86 	vfma.f32	s15, s11, s12
 80090e0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80090e4:	454b      	cmp	r3, r9
 80090e6:	ed9e 6a00 	vldr	s12, [lr]
 80090ea:	eee6 7a26 	vfma.f32	s15, s12, s13
 80090ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80090f2:	d1a9      	bne.n	8009048 <forward_lite_dense_if32of32wf32_lut8+0x84>
 80090f4:	4643      	mov	r3, r8
 80090f6:	2c00      	cmp	r4, #0
 80090f8:	d07c      	beq.n	80091f4 <forward_lite_dense_if32of32wf32_lut8+0x230>
 80090fa:	f899 6000 	ldrb.w	r6, [r9]
 80090fe:	edd3 7a00 	vldr	s15, [r3]
 8009102:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8009106:	edd6 6a00 	vldr	s13, [r6]
 800910a:	2c01      	cmp	r4, #1
 800910c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009110:	d045      	beq.n	800919e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8009112:	f899 6001 	ldrb.w	r6, [r9, #1]
 8009116:	edd3 7a01 	vldr	s15, [r3, #4]
 800911a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800911e:	edd6 6a00 	vldr	s13, [r6]
 8009122:	2c02      	cmp	r4, #2
 8009124:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009128:	d039      	beq.n	800919e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800912a:	f899 6002 	ldrb.w	r6, [r9, #2]
 800912e:	edd3 7a02 	vldr	s15, [r3, #8]
 8009132:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8009136:	edd6 6a00 	vldr	s13, [r6]
 800913a:	2c03      	cmp	r4, #3
 800913c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009140:	d02d      	beq.n	800919e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8009142:	f899 6003 	ldrb.w	r6, [r9, #3]
 8009146:	edd3 6a03 	vldr	s13, [r3, #12]
 800914a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800914e:	edd6 7a00 	vldr	s15, [r6]
 8009152:	2c04      	cmp	r4, #4
 8009154:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009158:	d021      	beq.n	800919e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800915a:	f899 6004 	ldrb.w	r6, [r9, #4]
 800915e:	edd3 6a04 	vldr	s13, [r3, #16]
 8009162:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8009166:	edd6 7a00 	vldr	s15, [r6]
 800916a:	2c05      	cmp	r4, #5
 800916c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009170:	d015      	beq.n	800919e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8009172:	f899 6005 	ldrb.w	r6, [r9, #5]
 8009176:	edd3 6a05 	vldr	s13, [r3, #20]
 800917a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800917e:	edd6 7a00 	vldr	s15, [r6]
 8009182:	2c06      	cmp	r4, #6
 8009184:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009188:	d009      	beq.n	800919e <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800918a:	edd3 7a06 	vldr	s15, [r3, #24]
 800918e:	f899 3006 	ldrb.w	r3, [r9, #6]
 8009192:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8009196:	edd3 6a00 	vldr	s13, [r3]
 800919a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800919e:	eb09 0304 	add.w	r3, r9, r4
 80091a2:	ecac 7a01 	vstmia	ip!, {s14}
 80091a6:	45e3      	cmp	fp, ip
 80091a8:	f63f af46 	bhi.w	8009038 <forward_lite_dense_if32of32wf32_lut8+0x74>
 80091ac:	e9dd 3900 	ldrd	r3, r9, [sp]
 80091b0:	9e04      	ldr	r6, [sp, #16]
 80091b2:	eb03 0e06 	add.w	lr, r3, r6
 80091b6:	bb1a      	cbnz	r2, 8009200 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 80091b8:	9b03      	ldr	r3, [sp, #12]
 80091ba:	4573      	cmp	r3, lr
 80091bc:	d933      	bls.n	8009226 <forward_lite_dense_if32of32wf32_lut8+0x262>
 80091be:	9b00      	ldr	r3, [sp, #0]
 80091c0:	459b      	cmp	fp, r3
 80091c2:	4488      	add	r8, r1
 80091c4:	440f      	add	r7, r1
 80091c6:	d942      	bls.n	800924e <forward_lite_dense_if32of32wf32_lut8+0x28a>
 80091c8:	4673      	mov	r3, lr
 80091ca:	eb03 0b09 	add.w	fp, r3, r9
 80091ce:	459b      	cmp	fp, r3
 80091d0:	f8cd e000 	str.w	lr, [sp]
 80091d4:	f1a7 0e20 	sub.w	lr, r7, #32
 80091d8:	f63f af2a 	bhi.w	8009030 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 80091dc:	b97a      	cbnz	r2, 80091fe <forward_lite_dense_if32of32wf32_lut8+0x23a>
 80091de:	461d      	mov	r5, r3
 80091e0:	9b03      	ldr	r3, [sp, #12]
 80091e2:	42ab      	cmp	r3, r5
 80091e4:	4649      	mov	r1, r9
 80091e6:	4693      	mov	fp, r2
 80091e8:	d91d      	bls.n	8009226 <forward_lite_dense_if32of32wf32_lut8+0x262>
 80091ea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80091ec:	4249      	negs	r1, r1
 80091ee:	465b      	mov	r3, fp
 80091f0:	b9e3      	cbnz	r3, 800922c <forward_lite_dense_if32of32wf32_lut8+0x268>
 80091f2:	e7fe      	b.n	80091f2 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 80091f4:	464b      	mov	r3, r9
 80091f6:	e7d4      	b.n	80091a2 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 80091f8:	4699      	mov	r9, r3
 80091fa:	9b02      	ldr	r3, [sp, #8]
 80091fc:	e77b      	b.n	80090f6 <forward_lite_dense_if32of32wf32_lut8+0x132>
 80091fe:	469e      	mov	lr, r3
 8009200:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009202:	2b00      	cmp	r3, #0
 8009204:	d0d8      	beq.n	80091b8 <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 8009206:	ebae 0309 	sub.w	r3, lr, r9
 800920a:	4616      	mov	r6, r2
 800920c:	edd3 7a00 	vldr	s15, [r3]
 8009210:	ecb6 7a01 	vldmia	r6!, {s14}
 8009214:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009218:	ece3 7a01 	vstmia	r3!, {s15}
 800921c:	4573      	cmp	r3, lr
 800921e:	d1f5      	bne.n	800920c <forward_lite_dense_if32of32wf32_lut8+0x248>
 8009220:	9b03      	ldr	r3, [sp, #12]
 8009222:	4573      	cmp	r3, lr
 8009224:	d8cb      	bhi.n	80091be <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 8009226:	b007      	add	sp, #28
 8009228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800922c:	2a00      	cmp	r2, #0
 800922e:	d0df      	beq.n	80091f0 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 8009230:	469b      	mov	fp, r3
 8009232:	4429      	add	r1, r5
 8009234:	460b      	mov	r3, r1
 8009236:	465a      	mov	r2, fp
 8009238:	ed93 7a00 	vldr	s14, [r3]
 800923c:	ecf2 7a01 	vldmia	r2!, {s15}
 8009240:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009244:	ece3 7a01 	vstmia	r3!, {s15}
 8009248:	42ab      	cmp	r3, r5
 800924a:	d1f5      	bne.n	8009238 <forward_lite_dense_if32of32wf32_lut8+0x274>
 800924c:	e7f2      	b.n	8009234 <forward_lite_dense_if32of32wf32_lut8+0x270>
 800924e:	4649      	mov	r1, r9
 8009250:	4693      	mov	fp, r2
 8009252:	4675      	mov	r5, lr
 8009254:	e7c9      	b.n	80091ea <forward_lite_dense_if32of32wf32_lut8+0x226>
 8009256:	bf00      	nop
 8009258:	00000000 	.word	0x00000000

0800925c <forward_lite_nl_relu_if32of32>:
 800925c:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 8009260:	3b01      	subs	r3, #1
 8009262:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8009266:	4291      	cmp	r1, r2
 8009268:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800926c:	d814      	bhi.n	8009298 <forward_lite_nl_relu_if32of32+0x3c>
 800926e:	f10c 0104 	add.w	r1, ip, #4
 8009272:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800929c <forward_lite_nl_relu_if32of32+0x40>
 8009276:	1d13      	adds	r3, r2, #4
 8009278:	4408      	add	r0, r1
 800927a:	eba2 020c 	sub.w	r2, r2, ip
 800927e:	ed73 7a01 	vldmdb	r3!, {s15}
 8009282:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800928a:	bfb8      	it	lt
 800928c:	eef0 7a47 	vmovlt.f32	s15, s14
 8009290:	4293      	cmp	r3, r2
 8009292:	ed60 7a01 	vstmdb	r0!, {s15}
 8009296:	d1f2      	bne.n	800927e <forward_lite_nl_relu_if32of32+0x22>
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop
 800929c:	00000000 	.word	0x00000000

080092a0 <forward_lite_nl_softmax_if32of32>:
 80092a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a4:	b083      	sub	sp, #12
 80092a6:	461f      	mov	r7, r3
 80092a8:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 80092ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80092b0:	4543      	cmp	r3, r8
 80092b2:	fbb3 f2f8 	udiv	r2, r3, r8
 80092b6:	d322      	bcc.n	80092fe <forward_lite_nl_softmax_if32of32+0x5e>
 80092b8:	fb08 f307 	mul.w	r3, r8, r7
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	b1f7      	cbz	r7, 80092fe <forward_lite_nl_softmax_if32of32+0x5e>
 80092c0:	9201      	str	r2, [sp, #4]
 80092c2:	4681      	mov	r9, r0
 80092c4:	f04f 0b00 	mov.w	fp, #0
 80092c8:	460a      	mov	r2, r1
 80092ca:	469a      	mov	sl, r3
 80092cc:	4616      	mov	r6, r2
 80092ce:	464d      	mov	r5, r9
 80092d0:	2400      	movs	r4, #0
 80092d2:	9200      	str	r2, [sp, #0]
 80092d4:	4631      	mov	r1, r6
 80092d6:	4628      	mov	r0, r5
 80092d8:	463b      	mov	r3, r7
 80092da:	3401      	adds	r4, #1
 80092dc:	4642      	mov	r2, r8
 80092de:	f7ff f8b3 	bl	8008448 <forward_lite_nl_softmax_if32of32_kernel>
 80092e2:	42a7      	cmp	r7, r4
 80092e4:	f106 0604 	add.w	r6, r6, #4
 80092e8:	f105 0504 	add.w	r5, r5, #4
 80092ec:	d1f2      	bne.n	80092d4 <forward_lite_nl_softmax_if32of32+0x34>
 80092ee:	9b01      	ldr	r3, [sp, #4]
 80092f0:	9a00      	ldr	r2, [sp, #0]
 80092f2:	f10b 0b01 	add.w	fp, fp, #1
 80092f6:	455b      	cmp	r3, fp
 80092f8:	4452      	add	r2, sl
 80092fa:	44d1      	add	r9, sl
 80092fc:	d8e6      	bhi.n	80092cc <forward_lite_nl_softmax_if32of32+0x2c>
 80092fe:	b003      	add	sp, #12
 8009300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009304 <st_int8_copy>:
 8009304:	4288      	cmp	r0, r1
 8009306:	d021      	beq.n	800934c <st_int8_copy+0x48>
 8009308:	b302      	cbz	r2, 800934c <st_int8_copy+0x48>
 800930a:	4288      	cmp	r0, r1
 800930c:	d313      	bcc.n	8009336 <st_int8_copy+0x32>
 800930e:	2a03      	cmp	r2, #3
 8009310:	d81d      	bhi.n	800934e <st_int8_copy+0x4a>
 8009312:	3a01      	subs	r2, #1
 8009314:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009318:	f801 3b01 	strb.w	r3, [r1], #1
 800931c:	b1b2      	cbz	r2, 800934c <st_int8_copy+0x48>
 800931e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009322:	f801 3b01 	strb.w	r3, [r1], #1
 8009326:	2a01      	cmp	r2, #1
 8009328:	f000 8088 	beq.w	800943c <st_int8_copy+0x138>
 800932c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009330:	f801 3b01 	strb.w	r3, [r1], #1
 8009334:	4770      	bx	lr
 8009336:	1883      	adds	r3, r0, r2
 8009338:	428b      	cmp	r3, r1
 800933a:	d9e8      	bls.n	800930e <st_int8_copy+0xa>
 800933c:	440a      	add	r2, r1
 800933e:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8009342:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8009346:	4298      	cmp	r0, r3
 8009348:	d1f9      	bne.n	800933e <st_int8_copy+0x3a>
 800934a:	4770      	bx	lr
 800934c:	4770      	bx	lr
 800934e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009352:	f001 0e03 	and.w	lr, r1, #3
 8009356:	f1ce 0304 	rsb	r3, lr, #4
 800935a:	eba2 0c03 	sub.w	ip, r2, r3
 800935e:	f000 0803 	and.w	r8, r0, #3
 8009362:	f1ce 0203 	rsb	r2, lr, #3
 8009366:	f810 3b01 	ldrb.w	r3, [r0], #1
 800936a:	f801 3b01 	strb.w	r3, [r1], #1
 800936e:	b182      	cbz	r2, 8009392 <st_int8_copy+0x8e>
 8009370:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009374:	f801 3b01 	strb.w	r3, [r1], #1
 8009378:	2a01      	cmp	r2, #1
 800937a:	d00a      	beq.n	8009392 <st_int8_copy+0x8e>
 800937c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009380:	f801 3b01 	strb.w	r3, [r1], #1
 8009384:	f1be 0f01 	cmp.w	lr, #1
 8009388:	d003      	beq.n	8009392 <st_int8_copy+0x8e>
 800938a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800938e:	f801 3b01 	strb.w	r3, [r1], #1
 8009392:	45c6      	cmp	lr, r8
 8009394:	d02a      	beq.n	80093ec <st_int8_copy+0xe8>
 8009396:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800939a:	d00a      	beq.n	80093b2 <st_int8_copy+0xae>
 800939c:	f850 3b04 	ldr.w	r3, [r0], #4
 80093a0:	f850 4b04 	ldr.w	r4, [r0], #4
 80093a4:	f850 5b04 	ldr.w	r5, [r0], #4
 80093a8:	f850 6b04 	ldr.w	r6, [r0], #4
 80093ac:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80093ae:	3a01      	subs	r2, #1
 80093b0:	d1f4      	bne.n	800939c <st_int8_copy+0x98>
 80093b2:	f01c 0f08 	tst.w	ip, #8
 80093b6:	d004      	beq.n	80093c2 <st_int8_copy+0xbe>
 80093b8:	f850 3b04 	ldr.w	r3, [r0], #4
 80093bc:	f850 4b04 	ldr.w	r4, [r0], #4
 80093c0:	c118      	stmia	r1!, {r3, r4}
 80093c2:	f01c 0f04 	tst.w	ip, #4
 80093c6:	d003      	beq.n	80093d0 <st_int8_copy+0xcc>
 80093c8:	f850 3b04 	ldr.w	r3, [r0], #4
 80093cc:	f841 3b04 	str.w	r3, [r1], #4
 80093d0:	f01c 0f02 	tst.w	ip, #2
 80093d4:	d003      	beq.n	80093de <st_int8_copy+0xda>
 80093d6:	f830 3b02 	ldrh.w	r3, [r0], #2
 80093da:	f821 3b02 	strh.w	r3, [r1], #2
 80093de:	f01c 0f01 	tst.w	ip, #1
 80093e2:	d001      	beq.n	80093e8 <st_int8_copy+0xe4>
 80093e4:	7803      	ldrb	r3, [r0, #0]
 80093e6:	700b      	strb	r3, [r1, #0]
 80093e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093ec:	ea5f 199c 	movs.w	r9, ip, lsr #6
 80093f0:	d00e      	beq.n	8009410 <st_int8_copy+0x10c>
 80093f2:	4688      	mov	r8, r1
 80093f4:	4686      	mov	lr, r0
 80093f6:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80093fa:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80093fe:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8009402:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8009406:	f1b9 0901 	subs.w	r9, r9, #1
 800940a:	4641      	mov	r1, r8
 800940c:	4670      	mov	r0, lr
 800940e:	d1f0      	bne.n	80093f2 <st_int8_copy+0xee>
 8009410:	f01c 0f20 	tst.w	ip, #32
 8009414:	d007      	beq.n	8009426 <st_int8_copy+0x122>
 8009416:	4688      	mov	r8, r1
 8009418:	4686      	mov	lr, r0
 800941a:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800941e:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8009422:	4641      	mov	r1, r8
 8009424:	4670      	mov	r0, lr
 8009426:	f01c 0f10 	tst.w	ip, #16
 800942a:	d001      	beq.n	8009430 <st_int8_copy+0x12c>
 800942c:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800942e:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8009430:	f01c 0f08 	tst.w	ip, #8
 8009434:	d0c5      	beq.n	80093c2 <st_int8_copy+0xbe>
 8009436:	c818      	ldmia	r0!, {r3, r4}
 8009438:	c118      	stmia	r1!, {r3, r4}
 800943a:	e7c2      	b.n	80093c2 <st_int8_copy+0xbe>
 800943c:	4770      	bx	lr
 800943e:	bf00      	nop

08009440 <ai_array_to_buffer_fmt>:
 8009440:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8009444:	2b02      	cmp	r3, #2
 8009446:	d055      	beq.n	80094f4 <ai_array_to_buffer_fmt+0xb4>
 8009448:	4a2d      	ldr	r2, [pc, #180]	@ (8009500 <ai_array_to_buffer_fmt+0xc0>)
 800944a:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800944e:	4293      	cmp	r3, r2
 8009450:	d010      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 8009452:	dc21      	bgt.n	8009498 <ai_array_to_buffer_fmt+0x58>
 8009454:	4a2b      	ldr	r2, [pc, #172]	@ (8009504 <ai_array_to_buffer_fmt+0xc4>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d00c      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 800945a:	dd0f      	ble.n	800947c <ai_array_to_buffer_fmt+0x3c>
 800945c:	4a2a      	ldr	r2, [pc, #168]	@ (8009508 <ai_array_to_buffer_fmt+0xc8>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d008      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 8009462:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8009466:	4293      	cmp	r3, r2
 8009468:	d004      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 800946a:	4a28      	ldr	r2, [pc, #160]	@ (800950c <ai_array_to_buffer_fmt+0xcc>)
 800946c:	4293      	cmp	r3, r2
 800946e:	bf0c      	ite	eq
 8009470:	4613      	moveq	r3, r2
 8009472:	2340      	movne	r3, #64	@ 0x40
 8009474:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8009478:	4318      	orrs	r0, r3
 800947a:	4770      	bx	lr
 800947c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8009480:	4293      	cmp	r3, r2
 8009482:	d0f7      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 8009484:	dd2c      	ble.n	80094e0 <ai_array_to_buffer_fmt+0xa0>
 8009486:	4a22      	ldr	r2, [pc, #136]	@ (8009510 <ai_array_to_buffer_fmt+0xd0>)
 8009488:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800948c:	4293      	cmp	r3, r2
 800948e:	bf0c      	ite	eq
 8009490:	4613      	moveq	r3, r2
 8009492:	2340      	movne	r3, #64	@ 0x40
 8009494:	4318      	orrs	r0, r3
 8009496:	4770      	bx	lr
 8009498:	4a1e      	ldr	r2, [pc, #120]	@ (8009514 <ai_array_to_buffer_fmt+0xd4>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d0ea      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 800949e:	dd10      	ble.n	80094c2 <ai_array_to_buffer_fmt+0x82>
 80094a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009518 <ai_array_to_buffer_fmt+0xd8>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d0e6      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 80094a6:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d0e2      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 80094ae:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 80094b2:	4293      	cmp	r3, r2
 80094b4:	bf0c      	ite	eq
 80094b6:	4613      	moveq	r3, r2
 80094b8:	2340      	movne	r3, #64	@ 0x40
 80094ba:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80094be:	4318      	orrs	r0, r3
 80094c0:	4770      	bx	lr
 80094c2:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d0d4      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 80094ca:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d0d0      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 80094d2:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80094d6:	4293      	cmp	r3, r2
 80094d8:	bf0c      	ite	eq
 80094da:	4613      	moveq	r3, r2
 80094dc:	2340      	movne	r3, #64	@ 0x40
 80094de:	e7c9      	b.n	8009474 <ai_array_to_buffer_fmt+0x34>
 80094e0:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d0c5      	beq.n	8009474 <ai_array_to_buffer_fmt+0x34>
 80094e8:	3280      	adds	r2, #128	@ 0x80
 80094ea:	4293      	cmp	r3, r2
 80094ec:	bf0c      	ite	eq
 80094ee:	4613      	moveq	r3, r2
 80094f0:	2340      	movne	r3, #64	@ 0x40
 80094f2:	e7bf      	b.n	8009474 <ai_array_to_buffer_fmt+0x34>
 80094f4:	4b09      	ldr	r3, [pc, #36]	@ (800951c <ai_array_to_buffer_fmt+0xdc>)
 80094f6:	4003      	ands	r3, r0
 80094f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80094fc:	e7ba      	b.n	8009474 <ai_array_to_buffer_fmt+0x34>
 80094fe:	bf00      	nop
 8009500:	00821040 	.word	0x00821040
 8009504:	00040840 	.word	0x00040840
 8009508:	00041040 	.word	0x00041040
 800950c:	0004084f 	.word	0x0004084f
 8009510:	00040447 	.word	0x00040447
 8009514:	00840447 	.word	0x00840447
 8009518:	0084084f 	.word	0x0084084f
 800951c:	00803fff 	.word	0x00803fff

08009520 <ai_array_get_byte_size>:
 8009520:	b1d1      	cbz	r1, 8009558 <ai_array_get_byte_size+0x38>
 8009522:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8009526:	fb03 f101 	mul.w	r1, r3, r1
 800952a:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 800952e:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 8009532:	fa42 f20c 	asr.w	r2, r2, ip
 8009536:	3107      	adds	r1, #7
 8009538:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800953c:	07d2      	lsls	r2, r2, #31
 800953e:	f021 0107 	bic.w	r1, r1, #7
 8009542:	fa21 f100 	lsr.w	r1, r1, r0
 8009546:	bf5a      	itte	pl
 8009548:	fa43 f000 	asrpl.w	r0, r3, r0
 800954c:	4083      	lslpl	r3, r0
 800954e:	2300      	movmi	r3, #0
 8009550:	3107      	adds	r1, #7
 8009552:	4419      	add	r1, r3
 8009554:	08c8      	lsrs	r0, r1, #3
 8009556:	4770      	bx	lr
 8009558:	4608      	mov	r0, r1
 800955a:	4770      	bx	lr

0800955c <ai_array_get_data_byte_size>:
 800955c:	b169      	cbz	r1, 800957a <ai_array_get_data_byte_size+0x1e>
 800955e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8009562:	fb01 f303 	mul.w	r3, r1, r3
 8009566:	3307      	adds	r3, #7
 8009568:	f023 0307 	bic.w	r3, r3, #7
 800956c:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8009570:	fa23 f000 	lsr.w	r0, r3, r0
 8009574:	3007      	adds	r0, #7
 8009576:	08c0      	lsrs	r0, r0, #3
 8009578:	4770      	bx	lr
 800957a:	4608      	mov	r0, r1
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop

08009580 <ai_version_get>:
 8009580:	0212      	lsls	r2, r2, #8
 8009582:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009586:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800958a:	4770      	bx	lr

0800958c <get_tensor_byte_size>:
 800958c:	b410      	push	{r4}
 800958e:	6983      	ldr	r3, [r0, #24]
 8009590:	68c4      	ldr	r4, [r0, #12]
 8009592:	6941      	ldr	r1, [r0, #20]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68e0      	ldr	r0, [r4, #12]
 8009598:	4a07      	ldr	r2, [pc, #28]	@ (80095b8 <get_tensor_byte_size+0x2c>)
 800959a:	68c9      	ldr	r1, [r1, #12]
 800959c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095a0:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 80095a4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80095a8:	fb01 f000 	mul.w	r0, r1, r0
 80095ac:	4293      	cmp	r3, r2
 80095ae:	bf04      	itt	eq
 80095b0:	3007      	addeq	r0, #7
 80095b2:	08c0      	lsreq	r0, r0, #3
 80095b4:	4770      	bx	lr
 80095b6:	bf00      	nop
 80095b8:	000400c0 	.word	0x000400c0

080095bc <sbrk_aligned>:
 80095bc:	b570      	push	{r4, r5, r6, lr}
 80095be:	4e0f      	ldr	r6, [pc, #60]	@ (80095fc <sbrk_aligned+0x40>)
 80095c0:	460c      	mov	r4, r1
 80095c2:	6831      	ldr	r1, [r6, #0]
 80095c4:	4605      	mov	r5, r0
 80095c6:	b911      	cbnz	r1, 80095ce <sbrk_aligned+0x12>
 80095c8:	f000 faec 	bl	8009ba4 <_sbrk_r>
 80095cc:	6030      	str	r0, [r6, #0]
 80095ce:	4621      	mov	r1, r4
 80095d0:	4628      	mov	r0, r5
 80095d2:	f000 fae7 	bl	8009ba4 <_sbrk_r>
 80095d6:	1c43      	adds	r3, r0, #1
 80095d8:	d103      	bne.n	80095e2 <sbrk_aligned+0x26>
 80095da:	f04f 34ff 	mov.w	r4, #4294967295
 80095de:	4620      	mov	r0, r4
 80095e0:	bd70      	pop	{r4, r5, r6, pc}
 80095e2:	1cc4      	adds	r4, r0, #3
 80095e4:	f024 0403 	bic.w	r4, r4, #3
 80095e8:	42a0      	cmp	r0, r4
 80095ea:	d0f8      	beq.n	80095de <sbrk_aligned+0x22>
 80095ec:	1a21      	subs	r1, r4, r0
 80095ee:	4628      	mov	r0, r5
 80095f0:	f000 fad8 	bl	8009ba4 <_sbrk_r>
 80095f4:	3001      	adds	r0, #1
 80095f6:	d1f2      	bne.n	80095de <sbrk_aligned+0x22>
 80095f8:	e7ef      	b.n	80095da <sbrk_aligned+0x1e>
 80095fa:	bf00      	nop
 80095fc:	20001b00 	.word	0x20001b00

08009600 <_malloc_r>:
 8009600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009604:	1ccd      	adds	r5, r1, #3
 8009606:	f025 0503 	bic.w	r5, r5, #3
 800960a:	3508      	adds	r5, #8
 800960c:	2d0c      	cmp	r5, #12
 800960e:	bf38      	it	cc
 8009610:	250c      	movcc	r5, #12
 8009612:	2d00      	cmp	r5, #0
 8009614:	4606      	mov	r6, r0
 8009616:	db01      	blt.n	800961c <_malloc_r+0x1c>
 8009618:	42a9      	cmp	r1, r5
 800961a:	d904      	bls.n	8009626 <_malloc_r+0x26>
 800961c:	230c      	movs	r3, #12
 800961e:	6033      	str	r3, [r6, #0]
 8009620:	2000      	movs	r0, #0
 8009622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009626:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80096fc <_malloc_r+0xfc>
 800962a:	f000 f869 	bl	8009700 <__malloc_lock>
 800962e:	f8d8 3000 	ldr.w	r3, [r8]
 8009632:	461c      	mov	r4, r3
 8009634:	bb44      	cbnz	r4, 8009688 <_malloc_r+0x88>
 8009636:	4629      	mov	r1, r5
 8009638:	4630      	mov	r0, r6
 800963a:	f7ff ffbf 	bl	80095bc <sbrk_aligned>
 800963e:	1c43      	adds	r3, r0, #1
 8009640:	4604      	mov	r4, r0
 8009642:	d158      	bne.n	80096f6 <_malloc_r+0xf6>
 8009644:	f8d8 4000 	ldr.w	r4, [r8]
 8009648:	4627      	mov	r7, r4
 800964a:	2f00      	cmp	r7, #0
 800964c:	d143      	bne.n	80096d6 <_malloc_r+0xd6>
 800964e:	2c00      	cmp	r4, #0
 8009650:	d04b      	beq.n	80096ea <_malloc_r+0xea>
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	4639      	mov	r1, r7
 8009656:	4630      	mov	r0, r6
 8009658:	eb04 0903 	add.w	r9, r4, r3
 800965c:	f000 faa2 	bl	8009ba4 <_sbrk_r>
 8009660:	4581      	cmp	r9, r0
 8009662:	d142      	bne.n	80096ea <_malloc_r+0xea>
 8009664:	6821      	ldr	r1, [r4, #0]
 8009666:	1a6d      	subs	r5, r5, r1
 8009668:	4629      	mov	r1, r5
 800966a:	4630      	mov	r0, r6
 800966c:	f7ff ffa6 	bl	80095bc <sbrk_aligned>
 8009670:	3001      	adds	r0, #1
 8009672:	d03a      	beq.n	80096ea <_malloc_r+0xea>
 8009674:	6823      	ldr	r3, [r4, #0]
 8009676:	442b      	add	r3, r5
 8009678:	6023      	str	r3, [r4, #0]
 800967a:	f8d8 3000 	ldr.w	r3, [r8]
 800967e:	685a      	ldr	r2, [r3, #4]
 8009680:	bb62      	cbnz	r2, 80096dc <_malloc_r+0xdc>
 8009682:	f8c8 7000 	str.w	r7, [r8]
 8009686:	e00f      	b.n	80096a8 <_malloc_r+0xa8>
 8009688:	6822      	ldr	r2, [r4, #0]
 800968a:	1b52      	subs	r2, r2, r5
 800968c:	d420      	bmi.n	80096d0 <_malloc_r+0xd0>
 800968e:	2a0b      	cmp	r2, #11
 8009690:	d917      	bls.n	80096c2 <_malloc_r+0xc2>
 8009692:	1961      	adds	r1, r4, r5
 8009694:	42a3      	cmp	r3, r4
 8009696:	6025      	str	r5, [r4, #0]
 8009698:	bf18      	it	ne
 800969a:	6059      	strne	r1, [r3, #4]
 800969c:	6863      	ldr	r3, [r4, #4]
 800969e:	bf08      	it	eq
 80096a0:	f8c8 1000 	streq.w	r1, [r8]
 80096a4:	5162      	str	r2, [r4, r5]
 80096a6:	604b      	str	r3, [r1, #4]
 80096a8:	4630      	mov	r0, r6
 80096aa:	f000 f82f 	bl	800970c <__malloc_unlock>
 80096ae:	f104 000b 	add.w	r0, r4, #11
 80096b2:	1d23      	adds	r3, r4, #4
 80096b4:	f020 0007 	bic.w	r0, r0, #7
 80096b8:	1ac2      	subs	r2, r0, r3
 80096ba:	bf1c      	itt	ne
 80096bc:	1a1b      	subne	r3, r3, r0
 80096be:	50a3      	strne	r3, [r4, r2]
 80096c0:	e7af      	b.n	8009622 <_malloc_r+0x22>
 80096c2:	6862      	ldr	r2, [r4, #4]
 80096c4:	42a3      	cmp	r3, r4
 80096c6:	bf0c      	ite	eq
 80096c8:	f8c8 2000 	streq.w	r2, [r8]
 80096cc:	605a      	strne	r2, [r3, #4]
 80096ce:	e7eb      	b.n	80096a8 <_malloc_r+0xa8>
 80096d0:	4623      	mov	r3, r4
 80096d2:	6864      	ldr	r4, [r4, #4]
 80096d4:	e7ae      	b.n	8009634 <_malloc_r+0x34>
 80096d6:	463c      	mov	r4, r7
 80096d8:	687f      	ldr	r7, [r7, #4]
 80096da:	e7b6      	b.n	800964a <_malloc_r+0x4a>
 80096dc:	461a      	mov	r2, r3
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	42a3      	cmp	r3, r4
 80096e2:	d1fb      	bne.n	80096dc <_malloc_r+0xdc>
 80096e4:	2300      	movs	r3, #0
 80096e6:	6053      	str	r3, [r2, #4]
 80096e8:	e7de      	b.n	80096a8 <_malloc_r+0xa8>
 80096ea:	230c      	movs	r3, #12
 80096ec:	6033      	str	r3, [r6, #0]
 80096ee:	4630      	mov	r0, r6
 80096f0:	f000 f80c 	bl	800970c <__malloc_unlock>
 80096f4:	e794      	b.n	8009620 <_malloc_r+0x20>
 80096f6:	6005      	str	r5, [r0, #0]
 80096f8:	e7d6      	b.n	80096a8 <_malloc_r+0xa8>
 80096fa:	bf00      	nop
 80096fc:	20001b04 	.word	0x20001b04

08009700 <__malloc_lock>:
 8009700:	4801      	ldr	r0, [pc, #4]	@ (8009708 <__malloc_lock+0x8>)
 8009702:	f000 ba9c 	b.w	8009c3e <__retarget_lock_acquire_recursive>
 8009706:	bf00      	nop
 8009708:	20001c48 	.word	0x20001c48

0800970c <__malloc_unlock>:
 800970c:	4801      	ldr	r0, [pc, #4]	@ (8009714 <__malloc_unlock+0x8>)
 800970e:	f000 ba97 	b.w	8009c40 <__retarget_lock_release_recursive>
 8009712:	bf00      	nop
 8009714:	20001c48 	.word	0x20001c48

08009718 <std>:
 8009718:	2300      	movs	r3, #0
 800971a:	b510      	push	{r4, lr}
 800971c:	4604      	mov	r4, r0
 800971e:	e9c0 3300 	strd	r3, r3, [r0]
 8009722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009726:	6083      	str	r3, [r0, #8]
 8009728:	8181      	strh	r1, [r0, #12]
 800972a:	6643      	str	r3, [r0, #100]	@ 0x64
 800972c:	81c2      	strh	r2, [r0, #14]
 800972e:	6183      	str	r3, [r0, #24]
 8009730:	4619      	mov	r1, r3
 8009732:	2208      	movs	r2, #8
 8009734:	305c      	adds	r0, #92	@ 0x5c
 8009736:	f000 f9f9 	bl	8009b2c <memset>
 800973a:	4b0d      	ldr	r3, [pc, #52]	@ (8009770 <std+0x58>)
 800973c:	6263      	str	r3, [r4, #36]	@ 0x24
 800973e:	4b0d      	ldr	r3, [pc, #52]	@ (8009774 <std+0x5c>)
 8009740:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009742:	4b0d      	ldr	r3, [pc, #52]	@ (8009778 <std+0x60>)
 8009744:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009746:	4b0d      	ldr	r3, [pc, #52]	@ (800977c <std+0x64>)
 8009748:	6323      	str	r3, [r4, #48]	@ 0x30
 800974a:	4b0d      	ldr	r3, [pc, #52]	@ (8009780 <std+0x68>)
 800974c:	6224      	str	r4, [r4, #32]
 800974e:	429c      	cmp	r4, r3
 8009750:	d006      	beq.n	8009760 <std+0x48>
 8009752:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009756:	4294      	cmp	r4, r2
 8009758:	d002      	beq.n	8009760 <std+0x48>
 800975a:	33d0      	adds	r3, #208	@ 0xd0
 800975c:	429c      	cmp	r4, r3
 800975e:	d105      	bne.n	800976c <std+0x54>
 8009760:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009768:	f000 ba68 	b.w	8009c3c <__retarget_lock_init_recursive>
 800976c:	bd10      	pop	{r4, pc}
 800976e:	bf00      	nop
 8009770:	0800997d 	.word	0x0800997d
 8009774:	0800999f 	.word	0x0800999f
 8009778:	080099d7 	.word	0x080099d7
 800977c:	080099fb 	.word	0x080099fb
 8009780:	20001b08 	.word	0x20001b08

08009784 <stdio_exit_handler>:
 8009784:	4a02      	ldr	r2, [pc, #8]	@ (8009790 <stdio_exit_handler+0xc>)
 8009786:	4903      	ldr	r1, [pc, #12]	@ (8009794 <stdio_exit_handler+0x10>)
 8009788:	4803      	ldr	r0, [pc, #12]	@ (8009798 <stdio_exit_handler+0x14>)
 800978a:	f000 b869 	b.w	8009860 <_fwalk_sglue>
 800978e:	bf00      	nop
 8009790:	200007d0 	.word	0x200007d0
 8009794:	0800a37d 	.word	0x0800a37d
 8009798:	200007e0 	.word	0x200007e0

0800979c <cleanup_stdio>:
 800979c:	6841      	ldr	r1, [r0, #4]
 800979e:	4b0c      	ldr	r3, [pc, #48]	@ (80097d0 <cleanup_stdio+0x34>)
 80097a0:	4299      	cmp	r1, r3
 80097a2:	b510      	push	{r4, lr}
 80097a4:	4604      	mov	r4, r0
 80097a6:	d001      	beq.n	80097ac <cleanup_stdio+0x10>
 80097a8:	f000 fde8 	bl	800a37c <_fflush_r>
 80097ac:	68a1      	ldr	r1, [r4, #8]
 80097ae:	4b09      	ldr	r3, [pc, #36]	@ (80097d4 <cleanup_stdio+0x38>)
 80097b0:	4299      	cmp	r1, r3
 80097b2:	d002      	beq.n	80097ba <cleanup_stdio+0x1e>
 80097b4:	4620      	mov	r0, r4
 80097b6:	f000 fde1 	bl	800a37c <_fflush_r>
 80097ba:	68e1      	ldr	r1, [r4, #12]
 80097bc:	4b06      	ldr	r3, [pc, #24]	@ (80097d8 <cleanup_stdio+0x3c>)
 80097be:	4299      	cmp	r1, r3
 80097c0:	d004      	beq.n	80097cc <cleanup_stdio+0x30>
 80097c2:	4620      	mov	r0, r4
 80097c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097c8:	f000 bdd8 	b.w	800a37c <_fflush_r>
 80097cc:	bd10      	pop	{r4, pc}
 80097ce:	bf00      	nop
 80097d0:	20001b08 	.word	0x20001b08
 80097d4:	20001b70 	.word	0x20001b70
 80097d8:	20001bd8 	.word	0x20001bd8

080097dc <global_stdio_init.part.0>:
 80097dc:	b510      	push	{r4, lr}
 80097de:	4b0b      	ldr	r3, [pc, #44]	@ (800980c <global_stdio_init.part.0+0x30>)
 80097e0:	4c0b      	ldr	r4, [pc, #44]	@ (8009810 <global_stdio_init.part.0+0x34>)
 80097e2:	4a0c      	ldr	r2, [pc, #48]	@ (8009814 <global_stdio_init.part.0+0x38>)
 80097e4:	601a      	str	r2, [r3, #0]
 80097e6:	4620      	mov	r0, r4
 80097e8:	2200      	movs	r2, #0
 80097ea:	2104      	movs	r1, #4
 80097ec:	f7ff ff94 	bl	8009718 <std>
 80097f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80097f4:	2201      	movs	r2, #1
 80097f6:	2109      	movs	r1, #9
 80097f8:	f7ff ff8e 	bl	8009718 <std>
 80097fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009800:	2202      	movs	r2, #2
 8009802:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009806:	2112      	movs	r1, #18
 8009808:	f7ff bf86 	b.w	8009718 <std>
 800980c:	20001c40 	.word	0x20001c40
 8009810:	20001b08 	.word	0x20001b08
 8009814:	08009785 	.word	0x08009785

08009818 <__sfp_lock_acquire>:
 8009818:	4801      	ldr	r0, [pc, #4]	@ (8009820 <__sfp_lock_acquire+0x8>)
 800981a:	f000 ba10 	b.w	8009c3e <__retarget_lock_acquire_recursive>
 800981e:	bf00      	nop
 8009820:	20001c49 	.word	0x20001c49

08009824 <__sfp_lock_release>:
 8009824:	4801      	ldr	r0, [pc, #4]	@ (800982c <__sfp_lock_release+0x8>)
 8009826:	f000 ba0b 	b.w	8009c40 <__retarget_lock_release_recursive>
 800982a:	bf00      	nop
 800982c:	20001c49 	.word	0x20001c49

08009830 <__sinit>:
 8009830:	b510      	push	{r4, lr}
 8009832:	4604      	mov	r4, r0
 8009834:	f7ff fff0 	bl	8009818 <__sfp_lock_acquire>
 8009838:	6a23      	ldr	r3, [r4, #32]
 800983a:	b11b      	cbz	r3, 8009844 <__sinit+0x14>
 800983c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009840:	f7ff bff0 	b.w	8009824 <__sfp_lock_release>
 8009844:	4b04      	ldr	r3, [pc, #16]	@ (8009858 <__sinit+0x28>)
 8009846:	6223      	str	r3, [r4, #32]
 8009848:	4b04      	ldr	r3, [pc, #16]	@ (800985c <__sinit+0x2c>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d1f5      	bne.n	800983c <__sinit+0xc>
 8009850:	f7ff ffc4 	bl	80097dc <global_stdio_init.part.0>
 8009854:	e7f2      	b.n	800983c <__sinit+0xc>
 8009856:	bf00      	nop
 8009858:	0800979d 	.word	0x0800979d
 800985c:	20001c40 	.word	0x20001c40

08009860 <_fwalk_sglue>:
 8009860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009864:	4607      	mov	r7, r0
 8009866:	4688      	mov	r8, r1
 8009868:	4614      	mov	r4, r2
 800986a:	2600      	movs	r6, #0
 800986c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009870:	f1b9 0901 	subs.w	r9, r9, #1
 8009874:	d505      	bpl.n	8009882 <_fwalk_sglue+0x22>
 8009876:	6824      	ldr	r4, [r4, #0]
 8009878:	2c00      	cmp	r4, #0
 800987a:	d1f7      	bne.n	800986c <_fwalk_sglue+0xc>
 800987c:	4630      	mov	r0, r6
 800987e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009882:	89ab      	ldrh	r3, [r5, #12]
 8009884:	2b01      	cmp	r3, #1
 8009886:	d907      	bls.n	8009898 <_fwalk_sglue+0x38>
 8009888:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800988c:	3301      	adds	r3, #1
 800988e:	d003      	beq.n	8009898 <_fwalk_sglue+0x38>
 8009890:	4629      	mov	r1, r5
 8009892:	4638      	mov	r0, r7
 8009894:	47c0      	blx	r8
 8009896:	4306      	orrs	r6, r0
 8009898:	3568      	adds	r5, #104	@ 0x68
 800989a:	e7e9      	b.n	8009870 <_fwalk_sglue+0x10>

0800989c <iprintf>:
 800989c:	b40f      	push	{r0, r1, r2, r3}
 800989e:	b507      	push	{r0, r1, r2, lr}
 80098a0:	4906      	ldr	r1, [pc, #24]	@ (80098bc <iprintf+0x20>)
 80098a2:	ab04      	add	r3, sp, #16
 80098a4:	6808      	ldr	r0, [r1, #0]
 80098a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80098aa:	6881      	ldr	r1, [r0, #8]
 80098ac:	9301      	str	r3, [sp, #4]
 80098ae:	f000 fa3d 	bl	8009d2c <_vfiprintf_r>
 80098b2:	b003      	add	sp, #12
 80098b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80098b8:	b004      	add	sp, #16
 80098ba:	4770      	bx	lr
 80098bc:	200007dc 	.word	0x200007dc

080098c0 <_puts_r>:
 80098c0:	6a03      	ldr	r3, [r0, #32]
 80098c2:	b570      	push	{r4, r5, r6, lr}
 80098c4:	6884      	ldr	r4, [r0, #8]
 80098c6:	4605      	mov	r5, r0
 80098c8:	460e      	mov	r6, r1
 80098ca:	b90b      	cbnz	r3, 80098d0 <_puts_r+0x10>
 80098cc:	f7ff ffb0 	bl	8009830 <__sinit>
 80098d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098d2:	07db      	lsls	r3, r3, #31
 80098d4:	d405      	bmi.n	80098e2 <_puts_r+0x22>
 80098d6:	89a3      	ldrh	r3, [r4, #12]
 80098d8:	0598      	lsls	r0, r3, #22
 80098da:	d402      	bmi.n	80098e2 <_puts_r+0x22>
 80098dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098de:	f000 f9ae 	bl	8009c3e <__retarget_lock_acquire_recursive>
 80098e2:	89a3      	ldrh	r3, [r4, #12]
 80098e4:	0719      	lsls	r1, r3, #28
 80098e6:	d502      	bpl.n	80098ee <_puts_r+0x2e>
 80098e8:	6923      	ldr	r3, [r4, #16]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d135      	bne.n	800995a <_puts_r+0x9a>
 80098ee:	4621      	mov	r1, r4
 80098f0:	4628      	mov	r0, r5
 80098f2:	f000 f8c5 	bl	8009a80 <__swsetup_r>
 80098f6:	b380      	cbz	r0, 800995a <_puts_r+0x9a>
 80098f8:	f04f 35ff 	mov.w	r5, #4294967295
 80098fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098fe:	07da      	lsls	r2, r3, #31
 8009900:	d405      	bmi.n	800990e <_puts_r+0x4e>
 8009902:	89a3      	ldrh	r3, [r4, #12]
 8009904:	059b      	lsls	r3, r3, #22
 8009906:	d402      	bmi.n	800990e <_puts_r+0x4e>
 8009908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800990a:	f000 f999 	bl	8009c40 <__retarget_lock_release_recursive>
 800990e:	4628      	mov	r0, r5
 8009910:	bd70      	pop	{r4, r5, r6, pc}
 8009912:	2b00      	cmp	r3, #0
 8009914:	da04      	bge.n	8009920 <_puts_r+0x60>
 8009916:	69a2      	ldr	r2, [r4, #24]
 8009918:	429a      	cmp	r2, r3
 800991a:	dc17      	bgt.n	800994c <_puts_r+0x8c>
 800991c:	290a      	cmp	r1, #10
 800991e:	d015      	beq.n	800994c <_puts_r+0x8c>
 8009920:	6823      	ldr	r3, [r4, #0]
 8009922:	1c5a      	adds	r2, r3, #1
 8009924:	6022      	str	r2, [r4, #0]
 8009926:	7019      	strb	r1, [r3, #0]
 8009928:	68a3      	ldr	r3, [r4, #8]
 800992a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800992e:	3b01      	subs	r3, #1
 8009930:	60a3      	str	r3, [r4, #8]
 8009932:	2900      	cmp	r1, #0
 8009934:	d1ed      	bne.n	8009912 <_puts_r+0x52>
 8009936:	2b00      	cmp	r3, #0
 8009938:	da11      	bge.n	800995e <_puts_r+0x9e>
 800993a:	4622      	mov	r2, r4
 800993c:	210a      	movs	r1, #10
 800993e:	4628      	mov	r0, r5
 8009940:	f000 f85f 	bl	8009a02 <__swbuf_r>
 8009944:	3001      	adds	r0, #1
 8009946:	d0d7      	beq.n	80098f8 <_puts_r+0x38>
 8009948:	250a      	movs	r5, #10
 800994a:	e7d7      	b.n	80098fc <_puts_r+0x3c>
 800994c:	4622      	mov	r2, r4
 800994e:	4628      	mov	r0, r5
 8009950:	f000 f857 	bl	8009a02 <__swbuf_r>
 8009954:	3001      	adds	r0, #1
 8009956:	d1e7      	bne.n	8009928 <_puts_r+0x68>
 8009958:	e7ce      	b.n	80098f8 <_puts_r+0x38>
 800995a:	3e01      	subs	r6, #1
 800995c:	e7e4      	b.n	8009928 <_puts_r+0x68>
 800995e:	6823      	ldr	r3, [r4, #0]
 8009960:	1c5a      	adds	r2, r3, #1
 8009962:	6022      	str	r2, [r4, #0]
 8009964:	220a      	movs	r2, #10
 8009966:	701a      	strb	r2, [r3, #0]
 8009968:	e7ee      	b.n	8009948 <_puts_r+0x88>
	...

0800996c <puts>:
 800996c:	4b02      	ldr	r3, [pc, #8]	@ (8009978 <puts+0xc>)
 800996e:	4601      	mov	r1, r0
 8009970:	6818      	ldr	r0, [r3, #0]
 8009972:	f7ff bfa5 	b.w	80098c0 <_puts_r>
 8009976:	bf00      	nop
 8009978:	200007dc 	.word	0x200007dc

0800997c <__sread>:
 800997c:	b510      	push	{r4, lr}
 800997e:	460c      	mov	r4, r1
 8009980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009984:	f000 f8fc 	bl	8009b80 <_read_r>
 8009988:	2800      	cmp	r0, #0
 800998a:	bfab      	itete	ge
 800998c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800998e:	89a3      	ldrhlt	r3, [r4, #12]
 8009990:	181b      	addge	r3, r3, r0
 8009992:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009996:	bfac      	ite	ge
 8009998:	6563      	strge	r3, [r4, #84]	@ 0x54
 800999a:	81a3      	strhlt	r3, [r4, #12]
 800999c:	bd10      	pop	{r4, pc}

0800999e <__swrite>:
 800999e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099a2:	461f      	mov	r7, r3
 80099a4:	898b      	ldrh	r3, [r1, #12]
 80099a6:	05db      	lsls	r3, r3, #23
 80099a8:	4605      	mov	r5, r0
 80099aa:	460c      	mov	r4, r1
 80099ac:	4616      	mov	r6, r2
 80099ae:	d505      	bpl.n	80099bc <__swrite+0x1e>
 80099b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b4:	2302      	movs	r3, #2
 80099b6:	2200      	movs	r2, #0
 80099b8:	f000 f8d0 	bl	8009b5c <_lseek_r>
 80099bc:	89a3      	ldrh	r3, [r4, #12]
 80099be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80099c6:	81a3      	strh	r3, [r4, #12]
 80099c8:	4632      	mov	r2, r6
 80099ca:	463b      	mov	r3, r7
 80099cc:	4628      	mov	r0, r5
 80099ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099d2:	f000 b8f7 	b.w	8009bc4 <_write_r>

080099d6 <__sseek>:
 80099d6:	b510      	push	{r4, lr}
 80099d8:	460c      	mov	r4, r1
 80099da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099de:	f000 f8bd 	bl	8009b5c <_lseek_r>
 80099e2:	1c43      	adds	r3, r0, #1
 80099e4:	89a3      	ldrh	r3, [r4, #12]
 80099e6:	bf15      	itete	ne
 80099e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80099ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80099ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80099f2:	81a3      	strheq	r3, [r4, #12]
 80099f4:	bf18      	it	ne
 80099f6:	81a3      	strhne	r3, [r4, #12]
 80099f8:	bd10      	pop	{r4, pc}

080099fa <__sclose>:
 80099fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099fe:	f000 b89d 	b.w	8009b3c <_close_r>

08009a02 <__swbuf_r>:
 8009a02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a04:	460e      	mov	r6, r1
 8009a06:	4614      	mov	r4, r2
 8009a08:	4605      	mov	r5, r0
 8009a0a:	b118      	cbz	r0, 8009a14 <__swbuf_r+0x12>
 8009a0c:	6a03      	ldr	r3, [r0, #32]
 8009a0e:	b90b      	cbnz	r3, 8009a14 <__swbuf_r+0x12>
 8009a10:	f7ff ff0e 	bl	8009830 <__sinit>
 8009a14:	69a3      	ldr	r3, [r4, #24]
 8009a16:	60a3      	str	r3, [r4, #8]
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	071a      	lsls	r2, r3, #28
 8009a1c:	d501      	bpl.n	8009a22 <__swbuf_r+0x20>
 8009a1e:	6923      	ldr	r3, [r4, #16]
 8009a20:	b943      	cbnz	r3, 8009a34 <__swbuf_r+0x32>
 8009a22:	4621      	mov	r1, r4
 8009a24:	4628      	mov	r0, r5
 8009a26:	f000 f82b 	bl	8009a80 <__swsetup_r>
 8009a2a:	b118      	cbz	r0, 8009a34 <__swbuf_r+0x32>
 8009a2c:	f04f 37ff 	mov.w	r7, #4294967295
 8009a30:	4638      	mov	r0, r7
 8009a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a34:	6823      	ldr	r3, [r4, #0]
 8009a36:	6922      	ldr	r2, [r4, #16]
 8009a38:	1a98      	subs	r0, r3, r2
 8009a3a:	6963      	ldr	r3, [r4, #20]
 8009a3c:	b2f6      	uxtb	r6, r6
 8009a3e:	4283      	cmp	r3, r0
 8009a40:	4637      	mov	r7, r6
 8009a42:	dc05      	bgt.n	8009a50 <__swbuf_r+0x4e>
 8009a44:	4621      	mov	r1, r4
 8009a46:	4628      	mov	r0, r5
 8009a48:	f000 fc98 	bl	800a37c <_fflush_r>
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	d1ed      	bne.n	8009a2c <__swbuf_r+0x2a>
 8009a50:	68a3      	ldr	r3, [r4, #8]
 8009a52:	3b01      	subs	r3, #1
 8009a54:	60a3      	str	r3, [r4, #8]
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	1c5a      	adds	r2, r3, #1
 8009a5a:	6022      	str	r2, [r4, #0]
 8009a5c:	701e      	strb	r6, [r3, #0]
 8009a5e:	6962      	ldr	r2, [r4, #20]
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	429a      	cmp	r2, r3
 8009a64:	d004      	beq.n	8009a70 <__swbuf_r+0x6e>
 8009a66:	89a3      	ldrh	r3, [r4, #12]
 8009a68:	07db      	lsls	r3, r3, #31
 8009a6a:	d5e1      	bpl.n	8009a30 <__swbuf_r+0x2e>
 8009a6c:	2e0a      	cmp	r6, #10
 8009a6e:	d1df      	bne.n	8009a30 <__swbuf_r+0x2e>
 8009a70:	4621      	mov	r1, r4
 8009a72:	4628      	mov	r0, r5
 8009a74:	f000 fc82 	bl	800a37c <_fflush_r>
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	d0d9      	beq.n	8009a30 <__swbuf_r+0x2e>
 8009a7c:	e7d6      	b.n	8009a2c <__swbuf_r+0x2a>
	...

08009a80 <__swsetup_r>:
 8009a80:	b538      	push	{r3, r4, r5, lr}
 8009a82:	4b29      	ldr	r3, [pc, #164]	@ (8009b28 <__swsetup_r+0xa8>)
 8009a84:	4605      	mov	r5, r0
 8009a86:	6818      	ldr	r0, [r3, #0]
 8009a88:	460c      	mov	r4, r1
 8009a8a:	b118      	cbz	r0, 8009a94 <__swsetup_r+0x14>
 8009a8c:	6a03      	ldr	r3, [r0, #32]
 8009a8e:	b90b      	cbnz	r3, 8009a94 <__swsetup_r+0x14>
 8009a90:	f7ff fece 	bl	8009830 <__sinit>
 8009a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a98:	0719      	lsls	r1, r3, #28
 8009a9a:	d422      	bmi.n	8009ae2 <__swsetup_r+0x62>
 8009a9c:	06da      	lsls	r2, r3, #27
 8009a9e:	d407      	bmi.n	8009ab0 <__swsetup_r+0x30>
 8009aa0:	2209      	movs	r2, #9
 8009aa2:	602a      	str	r2, [r5, #0]
 8009aa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009aa8:	81a3      	strh	r3, [r4, #12]
 8009aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8009aae:	e033      	b.n	8009b18 <__swsetup_r+0x98>
 8009ab0:	0758      	lsls	r0, r3, #29
 8009ab2:	d512      	bpl.n	8009ada <__swsetup_r+0x5a>
 8009ab4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ab6:	b141      	cbz	r1, 8009aca <__swsetup_r+0x4a>
 8009ab8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009abc:	4299      	cmp	r1, r3
 8009abe:	d002      	beq.n	8009ac6 <__swsetup_r+0x46>
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	f000 f8bf 	bl	8009c44 <_free_r>
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009aca:	89a3      	ldrh	r3, [r4, #12]
 8009acc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ad0:	81a3      	strh	r3, [r4, #12]
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	6063      	str	r3, [r4, #4]
 8009ad6:	6923      	ldr	r3, [r4, #16]
 8009ad8:	6023      	str	r3, [r4, #0]
 8009ada:	89a3      	ldrh	r3, [r4, #12]
 8009adc:	f043 0308 	orr.w	r3, r3, #8
 8009ae0:	81a3      	strh	r3, [r4, #12]
 8009ae2:	6923      	ldr	r3, [r4, #16]
 8009ae4:	b94b      	cbnz	r3, 8009afa <__swsetup_r+0x7a>
 8009ae6:	89a3      	ldrh	r3, [r4, #12]
 8009ae8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009af0:	d003      	beq.n	8009afa <__swsetup_r+0x7a>
 8009af2:	4621      	mov	r1, r4
 8009af4:	4628      	mov	r0, r5
 8009af6:	f000 fc8f 	bl	800a418 <__smakebuf_r>
 8009afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009afe:	f013 0201 	ands.w	r2, r3, #1
 8009b02:	d00a      	beq.n	8009b1a <__swsetup_r+0x9a>
 8009b04:	2200      	movs	r2, #0
 8009b06:	60a2      	str	r2, [r4, #8]
 8009b08:	6962      	ldr	r2, [r4, #20]
 8009b0a:	4252      	negs	r2, r2
 8009b0c:	61a2      	str	r2, [r4, #24]
 8009b0e:	6922      	ldr	r2, [r4, #16]
 8009b10:	b942      	cbnz	r2, 8009b24 <__swsetup_r+0xa4>
 8009b12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009b16:	d1c5      	bne.n	8009aa4 <__swsetup_r+0x24>
 8009b18:	bd38      	pop	{r3, r4, r5, pc}
 8009b1a:	0799      	lsls	r1, r3, #30
 8009b1c:	bf58      	it	pl
 8009b1e:	6962      	ldrpl	r2, [r4, #20]
 8009b20:	60a2      	str	r2, [r4, #8]
 8009b22:	e7f4      	b.n	8009b0e <__swsetup_r+0x8e>
 8009b24:	2000      	movs	r0, #0
 8009b26:	e7f7      	b.n	8009b18 <__swsetup_r+0x98>
 8009b28:	200007dc 	.word	0x200007dc

08009b2c <memset>:
 8009b2c:	4402      	add	r2, r0
 8009b2e:	4603      	mov	r3, r0
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d100      	bne.n	8009b36 <memset+0xa>
 8009b34:	4770      	bx	lr
 8009b36:	f803 1b01 	strb.w	r1, [r3], #1
 8009b3a:	e7f9      	b.n	8009b30 <memset+0x4>

08009b3c <_close_r>:
 8009b3c:	b538      	push	{r3, r4, r5, lr}
 8009b3e:	4d06      	ldr	r5, [pc, #24]	@ (8009b58 <_close_r+0x1c>)
 8009b40:	2300      	movs	r3, #0
 8009b42:	4604      	mov	r4, r0
 8009b44:	4608      	mov	r0, r1
 8009b46:	602b      	str	r3, [r5, #0]
 8009b48:	f7f7 fcf0 	bl	800152c <_close>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	d102      	bne.n	8009b56 <_close_r+0x1a>
 8009b50:	682b      	ldr	r3, [r5, #0]
 8009b52:	b103      	cbz	r3, 8009b56 <_close_r+0x1a>
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	bd38      	pop	{r3, r4, r5, pc}
 8009b58:	20001c44 	.word	0x20001c44

08009b5c <_lseek_r>:
 8009b5c:	b538      	push	{r3, r4, r5, lr}
 8009b5e:	4d07      	ldr	r5, [pc, #28]	@ (8009b7c <_lseek_r+0x20>)
 8009b60:	4604      	mov	r4, r0
 8009b62:	4608      	mov	r0, r1
 8009b64:	4611      	mov	r1, r2
 8009b66:	2200      	movs	r2, #0
 8009b68:	602a      	str	r2, [r5, #0]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	f7f7 fd05 	bl	800157a <_lseek>
 8009b70:	1c43      	adds	r3, r0, #1
 8009b72:	d102      	bne.n	8009b7a <_lseek_r+0x1e>
 8009b74:	682b      	ldr	r3, [r5, #0]
 8009b76:	b103      	cbz	r3, 8009b7a <_lseek_r+0x1e>
 8009b78:	6023      	str	r3, [r4, #0]
 8009b7a:	bd38      	pop	{r3, r4, r5, pc}
 8009b7c:	20001c44 	.word	0x20001c44

08009b80 <_read_r>:
 8009b80:	b538      	push	{r3, r4, r5, lr}
 8009b82:	4d07      	ldr	r5, [pc, #28]	@ (8009ba0 <_read_r+0x20>)
 8009b84:	4604      	mov	r4, r0
 8009b86:	4608      	mov	r0, r1
 8009b88:	4611      	mov	r1, r2
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	602a      	str	r2, [r5, #0]
 8009b8e:	461a      	mov	r2, r3
 8009b90:	f7f7 fc93 	bl	80014ba <_read>
 8009b94:	1c43      	adds	r3, r0, #1
 8009b96:	d102      	bne.n	8009b9e <_read_r+0x1e>
 8009b98:	682b      	ldr	r3, [r5, #0]
 8009b9a:	b103      	cbz	r3, 8009b9e <_read_r+0x1e>
 8009b9c:	6023      	str	r3, [r4, #0]
 8009b9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ba0:	20001c44 	.word	0x20001c44

08009ba4 <_sbrk_r>:
 8009ba4:	b538      	push	{r3, r4, r5, lr}
 8009ba6:	4d06      	ldr	r5, [pc, #24]	@ (8009bc0 <_sbrk_r+0x1c>)
 8009ba8:	2300      	movs	r3, #0
 8009baa:	4604      	mov	r4, r0
 8009bac:	4608      	mov	r0, r1
 8009bae:	602b      	str	r3, [r5, #0]
 8009bb0:	f7f7 fcf0 	bl	8001594 <_sbrk>
 8009bb4:	1c43      	adds	r3, r0, #1
 8009bb6:	d102      	bne.n	8009bbe <_sbrk_r+0x1a>
 8009bb8:	682b      	ldr	r3, [r5, #0]
 8009bba:	b103      	cbz	r3, 8009bbe <_sbrk_r+0x1a>
 8009bbc:	6023      	str	r3, [r4, #0]
 8009bbe:	bd38      	pop	{r3, r4, r5, pc}
 8009bc0:	20001c44 	.word	0x20001c44

08009bc4 <_write_r>:
 8009bc4:	b538      	push	{r3, r4, r5, lr}
 8009bc6:	4d07      	ldr	r5, [pc, #28]	@ (8009be4 <_write_r+0x20>)
 8009bc8:	4604      	mov	r4, r0
 8009bca:	4608      	mov	r0, r1
 8009bcc:	4611      	mov	r1, r2
 8009bce:	2200      	movs	r2, #0
 8009bd0:	602a      	str	r2, [r5, #0]
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	f7f7 fc8e 	bl	80014f4 <_write>
 8009bd8:	1c43      	adds	r3, r0, #1
 8009bda:	d102      	bne.n	8009be2 <_write_r+0x1e>
 8009bdc:	682b      	ldr	r3, [r5, #0]
 8009bde:	b103      	cbz	r3, 8009be2 <_write_r+0x1e>
 8009be0:	6023      	str	r3, [r4, #0]
 8009be2:	bd38      	pop	{r3, r4, r5, pc}
 8009be4:	20001c44 	.word	0x20001c44

08009be8 <__errno>:
 8009be8:	4b01      	ldr	r3, [pc, #4]	@ (8009bf0 <__errno+0x8>)
 8009bea:	6818      	ldr	r0, [r3, #0]
 8009bec:	4770      	bx	lr
 8009bee:	bf00      	nop
 8009bf0:	200007dc 	.word	0x200007dc

08009bf4 <__libc_init_array>:
 8009bf4:	b570      	push	{r4, r5, r6, lr}
 8009bf6:	4d0d      	ldr	r5, [pc, #52]	@ (8009c2c <__libc_init_array+0x38>)
 8009bf8:	4c0d      	ldr	r4, [pc, #52]	@ (8009c30 <__libc_init_array+0x3c>)
 8009bfa:	1b64      	subs	r4, r4, r5
 8009bfc:	10a4      	asrs	r4, r4, #2
 8009bfe:	2600      	movs	r6, #0
 8009c00:	42a6      	cmp	r6, r4
 8009c02:	d109      	bne.n	8009c18 <__libc_init_array+0x24>
 8009c04:	4d0b      	ldr	r5, [pc, #44]	@ (8009c34 <__libc_init_array+0x40>)
 8009c06:	4c0c      	ldr	r4, [pc, #48]	@ (8009c38 <__libc_init_array+0x44>)
 8009c08:	f000 fd98 	bl	800a73c <_init>
 8009c0c:	1b64      	subs	r4, r4, r5
 8009c0e:	10a4      	asrs	r4, r4, #2
 8009c10:	2600      	movs	r6, #0
 8009c12:	42a6      	cmp	r6, r4
 8009c14:	d105      	bne.n	8009c22 <__libc_init_array+0x2e>
 8009c16:	bd70      	pop	{r4, r5, r6, pc}
 8009c18:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c1c:	4798      	blx	r3
 8009c1e:	3601      	adds	r6, #1
 8009c20:	e7ee      	b.n	8009c00 <__libc_init_array+0xc>
 8009c22:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c26:	4798      	blx	r3
 8009c28:	3601      	adds	r6, #1
 8009c2a:	e7f2      	b.n	8009c12 <__libc_init_array+0x1e>
 8009c2c:	0800b7dc 	.word	0x0800b7dc
 8009c30:	0800b7dc 	.word	0x0800b7dc
 8009c34:	0800b7dc 	.word	0x0800b7dc
 8009c38:	0800b7e0 	.word	0x0800b7e0

08009c3c <__retarget_lock_init_recursive>:
 8009c3c:	4770      	bx	lr

08009c3e <__retarget_lock_acquire_recursive>:
 8009c3e:	4770      	bx	lr

08009c40 <__retarget_lock_release_recursive>:
 8009c40:	4770      	bx	lr
	...

08009c44 <_free_r>:
 8009c44:	b538      	push	{r3, r4, r5, lr}
 8009c46:	4605      	mov	r5, r0
 8009c48:	2900      	cmp	r1, #0
 8009c4a:	d041      	beq.n	8009cd0 <_free_r+0x8c>
 8009c4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c50:	1f0c      	subs	r4, r1, #4
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	bfb8      	it	lt
 8009c56:	18e4      	addlt	r4, r4, r3
 8009c58:	f7ff fd52 	bl	8009700 <__malloc_lock>
 8009c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8009cd4 <_free_r+0x90>)
 8009c5e:	6813      	ldr	r3, [r2, #0]
 8009c60:	b933      	cbnz	r3, 8009c70 <_free_r+0x2c>
 8009c62:	6063      	str	r3, [r4, #4]
 8009c64:	6014      	str	r4, [r2, #0]
 8009c66:	4628      	mov	r0, r5
 8009c68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c6c:	f7ff bd4e 	b.w	800970c <__malloc_unlock>
 8009c70:	42a3      	cmp	r3, r4
 8009c72:	d908      	bls.n	8009c86 <_free_r+0x42>
 8009c74:	6820      	ldr	r0, [r4, #0]
 8009c76:	1821      	adds	r1, r4, r0
 8009c78:	428b      	cmp	r3, r1
 8009c7a:	bf01      	itttt	eq
 8009c7c:	6819      	ldreq	r1, [r3, #0]
 8009c7e:	685b      	ldreq	r3, [r3, #4]
 8009c80:	1809      	addeq	r1, r1, r0
 8009c82:	6021      	streq	r1, [r4, #0]
 8009c84:	e7ed      	b.n	8009c62 <_free_r+0x1e>
 8009c86:	461a      	mov	r2, r3
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	b10b      	cbz	r3, 8009c90 <_free_r+0x4c>
 8009c8c:	42a3      	cmp	r3, r4
 8009c8e:	d9fa      	bls.n	8009c86 <_free_r+0x42>
 8009c90:	6811      	ldr	r1, [r2, #0]
 8009c92:	1850      	adds	r0, r2, r1
 8009c94:	42a0      	cmp	r0, r4
 8009c96:	d10b      	bne.n	8009cb0 <_free_r+0x6c>
 8009c98:	6820      	ldr	r0, [r4, #0]
 8009c9a:	4401      	add	r1, r0
 8009c9c:	1850      	adds	r0, r2, r1
 8009c9e:	4283      	cmp	r3, r0
 8009ca0:	6011      	str	r1, [r2, #0]
 8009ca2:	d1e0      	bne.n	8009c66 <_free_r+0x22>
 8009ca4:	6818      	ldr	r0, [r3, #0]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	6053      	str	r3, [r2, #4]
 8009caa:	4408      	add	r0, r1
 8009cac:	6010      	str	r0, [r2, #0]
 8009cae:	e7da      	b.n	8009c66 <_free_r+0x22>
 8009cb0:	d902      	bls.n	8009cb8 <_free_r+0x74>
 8009cb2:	230c      	movs	r3, #12
 8009cb4:	602b      	str	r3, [r5, #0]
 8009cb6:	e7d6      	b.n	8009c66 <_free_r+0x22>
 8009cb8:	6820      	ldr	r0, [r4, #0]
 8009cba:	1821      	adds	r1, r4, r0
 8009cbc:	428b      	cmp	r3, r1
 8009cbe:	bf04      	itt	eq
 8009cc0:	6819      	ldreq	r1, [r3, #0]
 8009cc2:	685b      	ldreq	r3, [r3, #4]
 8009cc4:	6063      	str	r3, [r4, #4]
 8009cc6:	bf04      	itt	eq
 8009cc8:	1809      	addeq	r1, r1, r0
 8009cca:	6021      	streq	r1, [r4, #0]
 8009ccc:	6054      	str	r4, [r2, #4]
 8009cce:	e7ca      	b.n	8009c66 <_free_r+0x22>
 8009cd0:	bd38      	pop	{r3, r4, r5, pc}
 8009cd2:	bf00      	nop
 8009cd4:	20001b04 	.word	0x20001b04

08009cd8 <__sfputc_r>:
 8009cd8:	6893      	ldr	r3, [r2, #8]
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	b410      	push	{r4}
 8009ce0:	6093      	str	r3, [r2, #8]
 8009ce2:	da08      	bge.n	8009cf6 <__sfputc_r+0x1e>
 8009ce4:	6994      	ldr	r4, [r2, #24]
 8009ce6:	42a3      	cmp	r3, r4
 8009ce8:	db01      	blt.n	8009cee <__sfputc_r+0x16>
 8009cea:	290a      	cmp	r1, #10
 8009cec:	d103      	bne.n	8009cf6 <__sfputc_r+0x1e>
 8009cee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cf2:	f7ff be86 	b.w	8009a02 <__swbuf_r>
 8009cf6:	6813      	ldr	r3, [r2, #0]
 8009cf8:	1c58      	adds	r0, r3, #1
 8009cfa:	6010      	str	r0, [r2, #0]
 8009cfc:	7019      	strb	r1, [r3, #0]
 8009cfe:	4608      	mov	r0, r1
 8009d00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d04:	4770      	bx	lr

08009d06 <__sfputs_r>:
 8009d06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d08:	4606      	mov	r6, r0
 8009d0a:	460f      	mov	r7, r1
 8009d0c:	4614      	mov	r4, r2
 8009d0e:	18d5      	adds	r5, r2, r3
 8009d10:	42ac      	cmp	r4, r5
 8009d12:	d101      	bne.n	8009d18 <__sfputs_r+0x12>
 8009d14:	2000      	movs	r0, #0
 8009d16:	e007      	b.n	8009d28 <__sfputs_r+0x22>
 8009d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d1c:	463a      	mov	r2, r7
 8009d1e:	4630      	mov	r0, r6
 8009d20:	f7ff ffda 	bl	8009cd8 <__sfputc_r>
 8009d24:	1c43      	adds	r3, r0, #1
 8009d26:	d1f3      	bne.n	8009d10 <__sfputs_r+0xa>
 8009d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d2c <_vfiprintf_r>:
 8009d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d30:	460d      	mov	r5, r1
 8009d32:	b09d      	sub	sp, #116	@ 0x74
 8009d34:	4614      	mov	r4, r2
 8009d36:	4698      	mov	r8, r3
 8009d38:	4606      	mov	r6, r0
 8009d3a:	b118      	cbz	r0, 8009d44 <_vfiprintf_r+0x18>
 8009d3c:	6a03      	ldr	r3, [r0, #32]
 8009d3e:	b90b      	cbnz	r3, 8009d44 <_vfiprintf_r+0x18>
 8009d40:	f7ff fd76 	bl	8009830 <__sinit>
 8009d44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d46:	07d9      	lsls	r1, r3, #31
 8009d48:	d405      	bmi.n	8009d56 <_vfiprintf_r+0x2a>
 8009d4a:	89ab      	ldrh	r3, [r5, #12]
 8009d4c:	059a      	lsls	r2, r3, #22
 8009d4e:	d402      	bmi.n	8009d56 <_vfiprintf_r+0x2a>
 8009d50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d52:	f7ff ff74 	bl	8009c3e <__retarget_lock_acquire_recursive>
 8009d56:	89ab      	ldrh	r3, [r5, #12]
 8009d58:	071b      	lsls	r3, r3, #28
 8009d5a:	d501      	bpl.n	8009d60 <_vfiprintf_r+0x34>
 8009d5c:	692b      	ldr	r3, [r5, #16]
 8009d5e:	b99b      	cbnz	r3, 8009d88 <_vfiprintf_r+0x5c>
 8009d60:	4629      	mov	r1, r5
 8009d62:	4630      	mov	r0, r6
 8009d64:	f7ff fe8c 	bl	8009a80 <__swsetup_r>
 8009d68:	b170      	cbz	r0, 8009d88 <_vfiprintf_r+0x5c>
 8009d6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d6c:	07dc      	lsls	r4, r3, #31
 8009d6e:	d504      	bpl.n	8009d7a <_vfiprintf_r+0x4e>
 8009d70:	f04f 30ff 	mov.w	r0, #4294967295
 8009d74:	b01d      	add	sp, #116	@ 0x74
 8009d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d7a:	89ab      	ldrh	r3, [r5, #12]
 8009d7c:	0598      	lsls	r0, r3, #22
 8009d7e:	d4f7      	bmi.n	8009d70 <_vfiprintf_r+0x44>
 8009d80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d82:	f7ff ff5d 	bl	8009c40 <__retarget_lock_release_recursive>
 8009d86:	e7f3      	b.n	8009d70 <_vfiprintf_r+0x44>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d8c:	2320      	movs	r3, #32
 8009d8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d92:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d96:	2330      	movs	r3, #48	@ 0x30
 8009d98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009f48 <_vfiprintf_r+0x21c>
 8009d9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009da0:	f04f 0901 	mov.w	r9, #1
 8009da4:	4623      	mov	r3, r4
 8009da6:	469a      	mov	sl, r3
 8009da8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dac:	b10a      	cbz	r2, 8009db2 <_vfiprintf_r+0x86>
 8009dae:	2a25      	cmp	r2, #37	@ 0x25
 8009db0:	d1f9      	bne.n	8009da6 <_vfiprintf_r+0x7a>
 8009db2:	ebba 0b04 	subs.w	fp, sl, r4
 8009db6:	d00b      	beq.n	8009dd0 <_vfiprintf_r+0xa4>
 8009db8:	465b      	mov	r3, fp
 8009dba:	4622      	mov	r2, r4
 8009dbc:	4629      	mov	r1, r5
 8009dbe:	4630      	mov	r0, r6
 8009dc0:	f7ff ffa1 	bl	8009d06 <__sfputs_r>
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	f000 80a7 	beq.w	8009f18 <_vfiprintf_r+0x1ec>
 8009dca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009dcc:	445a      	add	r2, fp
 8009dce:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dd0:	f89a 3000 	ldrb.w	r3, [sl]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f000 809f 	beq.w	8009f18 <_vfiprintf_r+0x1ec>
 8009dda:	2300      	movs	r3, #0
 8009ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8009de0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009de4:	f10a 0a01 	add.w	sl, sl, #1
 8009de8:	9304      	str	r3, [sp, #16]
 8009dea:	9307      	str	r3, [sp, #28]
 8009dec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009df0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009df2:	4654      	mov	r4, sl
 8009df4:	2205      	movs	r2, #5
 8009df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dfa:	4853      	ldr	r0, [pc, #332]	@ (8009f48 <_vfiprintf_r+0x21c>)
 8009dfc:	f7f6 fa00 	bl	8000200 <memchr>
 8009e00:	9a04      	ldr	r2, [sp, #16]
 8009e02:	b9d8      	cbnz	r0, 8009e3c <_vfiprintf_r+0x110>
 8009e04:	06d1      	lsls	r1, r2, #27
 8009e06:	bf44      	itt	mi
 8009e08:	2320      	movmi	r3, #32
 8009e0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e0e:	0713      	lsls	r3, r2, #28
 8009e10:	bf44      	itt	mi
 8009e12:	232b      	movmi	r3, #43	@ 0x2b
 8009e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e18:	f89a 3000 	ldrb.w	r3, [sl]
 8009e1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e1e:	d015      	beq.n	8009e4c <_vfiprintf_r+0x120>
 8009e20:	9a07      	ldr	r2, [sp, #28]
 8009e22:	4654      	mov	r4, sl
 8009e24:	2000      	movs	r0, #0
 8009e26:	f04f 0c0a 	mov.w	ip, #10
 8009e2a:	4621      	mov	r1, r4
 8009e2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e30:	3b30      	subs	r3, #48	@ 0x30
 8009e32:	2b09      	cmp	r3, #9
 8009e34:	d94b      	bls.n	8009ece <_vfiprintf_r+0x1a2>
 8009e36:	b1b0      	cbz	r0, 8009e66 <_vfiprintf_r+0x13a>
 8009e38:	9207      	str	r2, [sp, #28]
 8009e3a:	e014      	b.n	8009e66 <_vfiprintf_r+0x13a>
 8009e3c:	eba0 0308 	sub.w	r3, r0, r8
 8009e40:	fa09 f303 	lsl.w	r3, r9, r3
 8009e44:	4313      	orrs	r3, r2
 8009e46:	9304      	str	r3, [sp, #16]
 8009e48:	46a2      	mov	sl, r4
 8009e4a:	e7d2      	b.n	8009df2 <_vfiprintf_r+0xc6>
 8009e4c:	9b03      	ldr	r3, [sp, #12]
 8009e4e:	1d19      	adds	r1, r3, #4
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	9103      	str	r1, [sp, #12]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	bfbb      	ittet	lt
 8009e58:	425b      	neglt	r3, r3
 8009e5a:	f042 0202 	orrlt.w	r2, r2, #2
 8009e5e:	9307      	strge	r3, [sp, #28]
 8009e60:	9307      	strlt	r3, [sp, #28]
 8009e62:	bfb8      	it	lt
 8009e64:	9204      	strlt	r2, [sp, #16]
 8009e66:	7823      	ldrb	r3, [r4, #0]
 8009e68:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e6a:	d10a      	bne.n	8009e82 <_vfiprintf_r+0x156>
 8009e6c:	7863      	ldrb	r3, [r4, #1]
 8009e6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e70:	d132      	bne.n	8009ed8 <_vfiprintf_r+0x1ac>
 8009e72:	9b03      	ldr	r3, [sp, #12]
 8009e74:	1d1a      	adds	r2, r3, #4
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	9203      	str	r2, [sp, #12]
 8009e7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e7e:	3402      	adds	r4, #2
 8009e80:	9305      	str	r3, [sp, #20]
 8009e82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009f58 <_vfiprintf_r+0x22c>
 8009e86:	7821      	ldrb	r1, [r4, #0]
 8009e88:	2203      	movs	r2, #3
 8009e8a:	4650      	mov	r0, sl
 8009e8c:	f7f6 f9b8 	bl	8000200 <memchr>
 8009e90:	b138      	cbz	r0, 8009ea2 <_vfiprintf_r+0x176>
 8009e92:	9b04      	ldr	r3, [sp, #16]
 8009e94:	eba0 000a 	sub.w	r0, r0, sl
 8009e98:	2240      	movs	r2, #64	@ 0x40
 8009e9a:	4082      	lsls	r2, r0
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	3401      	adds	r4, #1
 8009ea0:	9304      	str	r3, [sp, #16]
 8009ea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ea6:	4829      	ldr	r0, [pc, #164]	@ (8009f4c <_vfiprintf_r+0x220>)
 8009ea8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009eac:	2206      	movs	r2, #6
 8009eae:	f7f6 f9a7 	bl	8000200 <memchr>
 8009eb2:	2800      	cmp	r0, #0
 8009eb4:	d03f      	beq.n	8009f36 <_vfiprintf_r+0x20a>
 8009eb6:	4b26      	ldr	r3, [pc, #152]	@ (8009f50 <_vfiprintf_r+0x224>)
 8009eb8:	bb1b      	cbnz	r3, 8009f02 <_vfiprintf_r+0x1d6>
 8009eba:	9b03      	ldr	r3, [sp, #12]
 8009ebc:	3307      	adds	r3, #7
 8009ebe:	f023 0307 	bic.w	r3, r3, #7
 8009ec2:	3308      	adds	r3, #8
 8009ec4:	9303      	str	r3, [sp, #12]
 8009ec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ec8:	443b      	add	r3, r7
 8009eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ecc:	e76a      	b.n	8009da4 <_vfiprintf_r+0x78>
 8009ece:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ed2:	460c      	mov	r4, r1
 8009ed4:	2001      	movs	r0, #1
 8009ed6:	e7a8      	b.n	8009e2a <_vfiprintf_r+0xfe>
 8009ed8:	2300      	movs	r3, #0
 8009eda:	3401      	adds	r4, #1
 8009edc:	9305      	str	r3, [sp, #20]
 8009ede:	4619      	mov	r1, r3
 8009ee0:	f04f 0c0a 	mov.w	ip, #10
 8009ee4:	4620      	mov	r0, r4
 8009ee6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009eea:	3a30      	subs	r2, #48	@ 0x30
 8009eec:	2a09      	cmp	r2, #9
 8009eee:	d903      	bls.n	8009ef8 <_vfiprintf_r+0x1cc>
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d0c6      	beq.n	8009e82 <_vfiprintf_r+0x156>
 8009ef4:	9105      	str	r1, [sp, #20]
 8009ef6:	e7c4      	b.n	8009e82 <_vfiprintf_r+0x156>
 8009ef8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009efc:	4604      	mov	r4, r0
 8009efe:	2301      	movs	r3, #1
 8009f00:	e7f0      	b.n	8009ee4 <_vfiprintf_r+0x1b8>
 8009f02:	ab03      	add	r3, sp, #12
 8009f04:	9300      	str	r3, [sp, #0]
 8009f06:	462a      	mov	r2, r5
 8009f08:	4b12      	ldr	r3, [pc, #72]	@ (8009f54 <_vfiprintf_r+0x228>)
 8009f0a:	a904      	add	r1, sp, #16
 8009f0c:	4630      	mov	r0, r6
 8009f0e:	f3af 8000 	nop.w
 8009f12:	4607      	mov	r7, r0
 8009f14:	1c78      	adds	r0, r7, #1
 8009f16:	d1d6      	bne.n	8009ec6 <_vfiprintf_r+0x19a>
 8009f18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f1a:	07d9      	lsls	r1, r3, #31
 8009f1c:	d405      	bmi.n	8009f2a <_vfiprintf_r+0x1fe>
 8009f1e:	89ab      	ldrh	r3, [r5, #12]
 8009f20:	059a      	lsls	r2, r3, #22
 8009f22:	d402      	bmi.n	8009f2a <_vfiprintf_r+0x1fe>
 8009f24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f26:	f7ff fe8b 	bl	8009c40 <__retarget_lock_release_recursive>
 8009f2a:	89ab      	ldrh	r3, [r5, #12]
 8009f2c:	065b      	lsls	r3, r3, #25
 8009f2e:	f53f af1f 	bmi.w	8009d70 <_vfiprintf_r+0x44>
 8009f32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f34:	e71e      	b.n	8009d74 <_vfiprintf_r+0x48>
 8009f36:	ab03      	add	r3, sp, #12
 8009f38:	9300      	str	r3, [sp, #0]
 8009f3a:	462a      	mov	r2, r5
 8009f3c:	4b05      	ldr	r3, [pc, #20]	@ (8009f54 <_vfiprintf_r+0x228>)
 8009f3e:	a904      	add	r1, sp, #16
 8009f40:	4630      	mov	r0, r6
 8009f42:	f000 f879 	bl	800a038 <_printf_i>
 8009f46:	e7e4      	b.n	8009f12 <_vfiprintf_r+0x1e6>
 8009f48:	0800b788 	.word	0x0800b788
 8009f4c:	0800b792 	.word	0x0800b792
 8009f50:	00000000 	.word	0x00000000
 8009f54:	08009d07 	.word	0x08009d07
 8009f58:	0800b78e 	.word	0x0800b78e

08009f5c <_printf_common>:
 8009f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f60:	4616      	mov	r6, r2
 8009f62:	4698      	mov	r8, r3
 8009f64:	688a      	ldr	r2, [r1, #8]
 8009f66:	690b      	ldr	r3, [r1, #16]
 8009f68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f6c:	4293      	cmp	r3, r2
 8009f6e:	bfb8      	it	lt
 8009f70:	4613      	movlt	r3, r2
 8009f72:	6033      	str	r3, [r6, #0]
 8009f74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f78:	4607      	mov	r7, r0
 8009f7a:	460c      	mov	r4, r1
 8009f7c:	b10a      	cbz	r2, 8009f82 <_printf_common+0x26>
 8009f7e:	3301      	adds	r3, #1
 8009f80:	6033      	str	r3, [r6, #0]
 8009f82:	6823      	ldr	r3, [r4, #0]
 8009f84:	0699      	lsls	r1, r3, #26
 8009f86:	bf42      	ittt	mi
 8009f88:	6833      	ldrmi	r3, [r6, #0]
 8009f8a:	3302      	addmi	r3, #2
 8009f8c:	6033      	strmi	r3, [r6, #0]
 8009f8e:	6825      	ldr	r5, [r4, #0]
 8009f90:	f015 0506 	ands.w	r5, r5, #6
 8009f94:	d106      	bne.n	8009fa4 <_printf_common+0x48>
 8009f96:	f104 0a19 	add.w	sl, r4, #25
 8009f9a:	68e3      	ldr	r3, [r4, #12]
 8009f9c:	6832      	ldr	r2, [r6, #0]
 8009f9e:	1a9b      	subs	r3, r3, r2
 8009fa0:	42ab      	cmp	r3, r5
 8009fa2:	dc26      	bgt.n	8009ff2 <_printf_common+0x96>
 8009fa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009fa8:	6822      	ldr	r2, [r4, #0]
 8009faa:	3b00      	subs	r3, #0
 8009fac:	bf18      	it	ne
 8009fae:	2301      	movne	r3, #1
 8009fb0:	0692      	lsls	r2, r2, #26
 8009fb2:	d42b      	bmi.n	800a00c <_printf_common+0xb0>
 8009fb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009fb8:	4641      	mov	r1, r8
 8009fba:	4638      	mov	r0, r7
 8009fbc:	47c8      	blx	r9
 8009fbe:	3001      	adds	r0, #1
 8009fc0:	d01e      	beq.n	800a000 <_printf_common+0xa4>
 8009fc2:	6823      	ldr	r3, [r4, #0]
 8009fc4:	6922      	ldr	r2, [r4, #16]
 8009fc6:	f003 0306 	and.w	r3, r3, #6
 8009fca:	2b04      	cmp	r3, #4
 8009fcc:	bf02      	ittt	eq
 8009fce:	68e5      	ldreq	r5, [r4, #12]
 8009fd0:	6833      	ldreq	r3, [r6, #0]
 8009fd2:	1aed      	subeq	r5, r5, r3
 8009fd4:	68a3      	ldr	r3, [r4, #8]
 8009fd6:	bf0c      	ite	eq
 8009fd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fdc:	2500      	movne	r5, #0
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	bfc4      	itt	gt
 8009fe2:	1a9b      	subgt	r3, r3, r2
 8009fe4:	18ed      	addgt	r5, r5, r3
 8009fe6:	2600      	movs	r6, #0
 8009fe8:	341a      	adds	r4, #26
 8009fea:	42b5      	cmp	r5, r6
 8009fec:	d11a      	bne.n	800a024 <_printf_common+0xc8>
 8009fee:	2000      	movs	r0, #0
 8009ff0:	e008      	b.n	800a004 <_printf_common+0xa8>
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	4652      	mov	r2, sl
 8009ff6:	4641      	mov	r1, r8
 8009ff8:	4638      	mov	r0, r7
 8009ffa:	47c8      	blx	r9
 8009ffc:	3001      	adds	r0, #1
 8009ffe:	d103      	bne.n	800a008 <_printf_common+0xac>
 800a000:	f04f 30ff 	mov.w	r0, #4294967295
 800a004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a008:	3501      	adds	r5, #1
 800a00a:	e7c6      	b.n	8009f9a <_printf_common+0x3e>
 800a00c:	18e1      	adds	r1, r4, r3
 800a00e:	1c5a      	adds	r2, r3, #1
 800a010:	2030      	movs	r0, #48	@ 0x30
 800a012:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a016:	4422      	add	r2, r4
 800a018:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a01c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a020:	3302      	adds	r3, #2
 800a022:	e7c7      	b.n	8009fb4 <_printf_common+0x58>
 800a024:	2301      	movs	r3, #1
 800a026:	4622      	mov	r2, r4
 800a028:	4641      	mov	r1, r8
 800a02a:	4638      	mov	r0, r7
 800a02c:	47c8      	blx	r9
 800a02e:	3001      	adds	r0, #1
 800a030:	d0e6      	beq.n	800a000 <_printf_common+0xa4>
 800a032:	3601      	adds	r6, #1
 800a034:	e7d9      	b.n	8009fea <_printf_common+0x8e>
	...

0800a038 <_printf_i>:
 800a038:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a03c:	7e0f      	ldrb	r7, [r1, #24]
 800a03e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a040:	2f78      	cmp	r7, #120	@ 0x78
 800a042:	4691      	mov	r9, r2
 800a044:	4680      	mov	r8, r0
 800a046:	460c      	mov	r4, r1
 800a048:	469a      	mov	sl, r3
 800a04a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a04e:	d807      	bhi.n	800a060 <_printf_i+0x28>
 800a050:	2f62      	cmp	r7, #98	@ 0x62
 800a052:	d80a      	bhi.n	800a06a <_printf_i+0x32>
 800a054:	2f00      	cmp	r7, #0
 800a056:	f000 80d1 	beq.w	800a1fc <_printf_i+0x1c4>
 800a05a:	2f58      	cmp	r7, #88	@ 0x58
 800a05c:	f000 80b8 	beq.w	800a1d0 <_printf_i+0x198>
 800a060:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a064:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a068:	e03a      	b.n	800a0e0 <_printf_i+0xa8>
 800a06a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a06e:	2b15      	cmp	r3, #21
 800a070:	d8f6      	bhi.n	800a060 <_printf_i+0x28>
 800a072:	a101      	add	r1, pc, #4	@ (adr r1, 800a078 <_printf_i+0x40>)
 800a074:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a078:	0800a0d1 	.word	0x0800a0d1
 800a07c:	0800a0e5 	.word	0x0800a0e5
 800a080:	0800a061 	.word	0x0800a061
 800a084:	0800a061 	.word	0x0800a061
 800a088:	0800a061 	.word	0x0800a061
 800a08c:	0800a061 	.word	0x0800a061
 800a090:	0800a0e5 	.word	0x0800a0e5
 800a094:	0800a061 	.word	0x0800a061
 800a098:	0800a061 	.word	0x0800a061
 800a09c:	0800a061 	.word	0x0800a061
 800a0a0:	0800a061 	.word	0x0800a061
 800a0a4:	0800a1e3 	.word	0x0800a1e3
 800a0a8:	0800a10f 	.word	0x0800a10f
 800a0ac:	0800a19d 	.word	0x0800a19d
 800a0b0:	0800a061 	.word	0x0800a061
 800a0b4:	0800a061 	.word	0x0800a061
 800a0b8:	0800a205 	.word	0x0800a205
 800a0bc:	0800a061 	.word	0x0800a061
 800a0c0:	0800a10f 	.word	0x0800a10f
 800a0c4:	0800a061 	.word	0x0800a061
 800a0c8:	0800a061 	.word	0x0800a061
 800a0cc:	0800a1a5 	.word	0x0800a1a5
 800a0d0:	6833      	ldr	r3, [r6, #0]
 800a0d2:	1d1a      	adds	r2, r3, #4
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	6032      	str	r2, [r6, #0]
 800a0d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	e09c      	b.n	800a21e <_printf_i+0x1e6>
 800a0e4:	6833      	ldr	r3, [r6, #0]
 800a0e6:	6820      	ldr	r0, [r4, #0]
 800a0e8:	1d19      	adds	r1, r3, #4
 800a0ea:	6031      	str	r1, [r6, #0]
 800a0ec:	0606      	lsls	r6, r0, #24
 800a0ee:	d501      	bpl.n	800a0f4 <_printf_i+0xbc>
 800a0f0:	681d      	ldr	r5, [r3, #0]
 800a0f2:	e003      	b.n	800a0fc <_printf_i+0xc4>
 800a0f4:	0645      	lsls	r5, r0, #25
 800a0f6:	d5fb      	bpl.n	800a0f0 <_printf_i+0xb8>
 800a0f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a0fc:	2d00      	cmp	r5, #0
 800a0fe:	da03      	bge.n	800a108 <_printf_i+0xd0>
 800a100:	232d      	movs	r3, #45	@ 0x2d
 800a102:	426d      	negs	r5, r5
 800a104:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a108:	4858      	ldr	r0, [pc, #352]	@ (800a26c <_printf_i+0x234>)
 800a10a:	230a      	movs	r3, #10
 800a10c:	e011      	b.n	800a132 <_printf_i+0xfa>
 800a10e:	6821      	ldr	r1, [r4, #0]
 800a110:	6833      	ldr	r3, [r6, #0]
 800a112:	0608      	lsls	r0, r1, #24
 800a114:	f853 5b04 	ldr.w	r5, [r3], #4
 800a118:	d402      	bmi.n	800a120 <_printf_i+0xe8>
 800a11a:	0649      	lsls	r1, r1, #25
 800a11c:	bf48      	it	mi
 800a11e:	b2ad      	uxthmi	r5, r5
 800a120:	2f6f      	cmp	r7, #111	@ 0x6f
 800a122:	4852      	ldr	r0, [pc, #328]	@ (800a26c <_printf_i+0x234>)
 800a124:	6033      	str	r3, [r6, #0]
 800a126:	bf14      	ite	ne
 800a128:	230a      	movne	r3, #10
 800a12a:	2308      	moveq	r3, #8
 800a12c:	2100      	movs	r1, #0
 800a12e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a132:	6866      	ldr	r6, [r4, #4]
 800a134:	60a6      	str	r6, [r4, #8]
 800a136:	2e00      	cmp	r6, #0
 800a138:	db05      	blt.n	800a146 <_printf_i+0x10e>
 800a13a:	6821      	ldr	r1, [r4, #0]
 800a13c:	432e      	orrs	r6, r5
 800a13e:	f021 0104 	bic.w	r1, r1, #4
 800a142:	6021      	str	r1, [r4, #0]
 800a144:	d04b      	beq.n	800a1de <_printf_i+0x1a6>
 800a146:	4616      	mov	r6, r2
 800a148:	fbb5 f1f3 	udiv	r1, r5, r3
 800a14c:	fb03 5711 	mls	r7, r3, r1, r5
 800a150:	5dc7      	ldrb	r7, [r0, r7]
 800a152:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a156:	462f      	mov	r7, r5
 800a158:	42bb      	cmp	r3, r7
 800a15a:	460d      	mov	r5, r1
 800a15c:	d9f4      	bls.n	800a148 <_printf_i+0x110>
 800a15e:	2b08      	cmp	r3, #8
 800a160:	d10b      	bne.n	800a17a <_printf_i+0x142>
 800a162:	6823      	ldr	r3, [r4, #0]
 800a164:	07df      	lsls	r7, r3, #31
 800a166:	d508      	bpl.n	800a17a <_printf_i+0x142>
 800a168:	6923      	ldr	r3, [r4, #16]
 800a16a:	6861      	ldr	r1, [r4, #4]
 800a16c:	4299      	cmp	r1, r3
 800a16e:	bfde      	ittt	le
 800a170:	2330      	movle	r3, #48	@ 0x30
 800a172:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a176:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a17a:	1b92      	subs	r2, r2, r6
 800a17c:	6122      	str	r2, [r4, #16]
 800a17e:	f8cd a000 	str.w	sl, [sp]
 800a182:	464b      	mov	r3, r9
 800a184:	aa03      	add	r2, sp, #12
 800a186:	4621      	mov	r1, r4
 800a188:	4640      	mov	r0, r8
 800a18a:	f7ff fee7 	bl	8009f5c <_printf_common>
 800a18e:	3001      	adds	r0, #1
 800a190:	d14a      	bne.n	800a228 <_printf_i+0x1f0>
 800a192:	f04f 30ff 	mov.w	r0, #4294967295
 800a196:	b004      	add	sp, #16
 800a198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a19c:	6823      	ldr	r3, [r4, #0]
 800a19e:	f043 0320 	orr.w	r3, r3, #32
 800a1a2:	6023      	str	r3, [r4, #0]
 800a1a4:	4832      	ldr	r0, [pc, #200]	@ (800a270 <_printf_i+0x238>)
 800a1a6:	2778      	movs	r7, #120	@ 0x78
 800a1a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a1ac:	6823      	ldr	r3, [r4, #0]
 800a1ae:	6831      	ldr	r1, [r6, #0]
 800a1b0:	061f      	lsls	r7, r3, #24
 800a1b2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a1b6:	d402      	bmi.n	800a1be <_printf_i+0x186>
 800a1b8:	065f      	lsls	r7, r3, #25
 800a1ba:	bf48      	it	mi
 800a1bc:	b2ad      	uxthmi	r5, r5
 800a1be:	6031      	str	r1, [r6, #0]
 800a1c0:	07d9      	lsls	r1, r3, #31
 800a1c2:	bf44      	itt	mi
 800a1c4:	f043 0320 	orrmi.w	r3, r3, #32
 800a1c8:	6023      	strmi	r3, [r4, #0]
 800a1ca:	b11d      	cbz	r5, 800a1d4 <_printf_i+0x19c>
 800a1cc:	2310      	movs	r3, #16
 800a1ce:	e7ad      	b.n	800a12c <_printf_i+0xf4>
 800a1d0:	4826      	ldr	r0, [pc, #152]	@ (800a26c <_printf_i+0x234>)
 800a1d2:	e7e9      	b.n	800a1a8 <_printf_i+0x170>
 800a1d4:	6823      	ldr	r3, [r4, #0]
 800a1d6:	f023 0320 	bic.w	r3, r3, #32
 800a1da:	6023      	str	r3, [r4, #0]
 800a1dc:	e7f6      	b.n	800a1cc <_printf_i+0x194>
 800a1de:	4616      	mov	r6, r2
 800a1e0:	e7bd      	b.n	800a15e <_printf_i+0x126>
 800a1e2:	6833      	ldr	r3, [r6, #0]
 800a1e4:	6825      	ldr	r5, [r4, #0]
 800a1e6:	6961      	ldr	r1, [r4, #20]
 800a1e8:	1d18      	adds	r0, r3, #4
 800a1ea:	6030      	str	r0, [r6, #0]
 800a1ec:	062e      	lsls	r6, r5, #24
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	d501      	bpl.n	800a1f6 <_printf_i+0x1be>
 800a1f2:	6019      	str	r1, [r3, #0]
 800a1f4:	e002      	b.n	800a1fc <_printf_i+0x1c4>
 800a1f6:	0668      	lsls	r0, r5, #25
 800a1f8:	d5fb      	bpl.n	800a1f2 <_printf_i+0x1ba>
 800a1fa:	8019      	strh	r1, [r3, #0]
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	6123      	str	r3, [r4, #16]
 800a200:	4616      	mov	r6, r2
 800a202:	e7bc      	b.n	800a17e <_printf_i+0x146>
 800a204:	6833      	ldr	r3, [r6, #0]
 800a206:	1d1a      	adds	r2, r3, #4
 800a208:	6032      	str	r2, [r6, #0]
 800a20a:	681e      	ldr	r6, [r3, #0]
 800a20c:	6862      	ldr	r2, [r4, #4]
 800a20e:	2100      	movs	r1, #0
 800a210:	4630      	mov	r0, r6
 800a212:	f7f5 fff5 	bl	8000200 <memchr>
 800a216:	b108      	cbz	r0, 800a21c <_printf_i+0x1e4>
 800a218:	1b80      	subs	r0, r0, r6
 800a21a:	6060      	str	r0, [r4, #4]
 800a21c:	6863      	ldr	r3, [r4, #4]
 800a21e:	6123      	str	r3, [r4, #16]
 800a220:	2300      	movs	r3, #0
 800a222:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a226:	e7aa      	b.n	800a17e <_printf_i+0x146>
 800a228:	6923      	ldr	r3, [r4, #16]
 800a22a:	4632      	mov	r2, r6
 800a22c:	4649      	mov	r1, r9
 800a22e:	4640      	mov	r0, r8
 800a230:	47d0      	blx	sl
 800a232:	3001      	adds	r0, #1
 800a234:	d0ad      	beq.n	800a192 <_printf_i+0x15a>
 800a236:	6823      	ldr	r3, [r4, #0]
 800a238:	079b      	lsls	r3, r3, #30
 800a23a:	d413      	bmi.n	800a264 <_printf_i+0x22c>
 800a23c:	68e0      	ldr	r0, [r4, #12]
 800a23e:	9b03      	ldr	r3, [sp, #12]
 800a240:	4298      	cmp	r0, r3
 800a242:	bfb8      	it	lt
 800a244:	4618      	movlt	r0, r3
 800a246:	e7a6      	b.n	800a196 <_printf_i+0x15e>
 800a248:	2301      	movs	r3, #1
 800a24a:	4632      	mov	r2, r6
 800a24c:	4649      	mov	r1, r9
 800a24e:	4640      	mov	r0, r8
 800a250:	47d0      	blx	sl
 800a252:	3001      	adds	r0, #1
 800a254:	d09d      	beq.n	800a192 <_printf_i+0x15a>
 800a256:	3501      	adds	r5, #1
 800a258:	68e3      	ldr	r3, [r4, #12]
 800a25a:	9903      	ldr	r1, [sp, #12]
 800a25c:	1a5b      	subs	r3, r3, r1
 800a25e:	42ab      	cmp	r3, r5
 800a260:	dcf2      	bgt.n	800a248 <_printf_i+0x210>
 800a262:	e7eb      	b.n	800a23c <_printf_i+0x204>
 800a264:	2500      	movs	r5, #0
 800a266:	f104 0619 	add.w	r6, r4, #25
 800a26a:	e7f5      	b.n	800a258 <_printf_i+0x220>
 800a26c:	0800b799 	.word	0x0800b799
 800a270:	0800b7aa 	.word	0x0800b7aa

0800a274 <__sflush_r>:
 800a274:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a27c:	0716      	lsls	r6, r2, #28
 800a27e:	4605      	mov	r5, r0
 800a280:	460c      	mov	r4, r1
 800a282:	d454      	bmi.n	800a32e <__sflush_r+0xba>
 800a284:	684b      	ldr	r3, [r1, #4]
 800a286:	2b00      	cmp	r3, #0
 800a288:	dc02      	bgt.n	800a290 <__sflush_r+0x1c>
 800a28a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dd48      	ble.n	800a322 <__sflush_r+0xae>
 800a290:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a292:	2e00      	cmp	r6, #0
 800a294:	d045      	beq.n	800a322 <__sflush_r+0xae>
 800a296:	2300      	movs	r3, #0
 800a298:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a29c:	682f      	ldr	r7, [r5, #0]
 800a29e:	6a21      	ldr	r1, [r4, #32]
 800a2a0:	602b      	str	r3, [r5, #0]
 800a2a2:	d030      	beq.n	800a306 <__sflush_r+0x92>
 800a2a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a2a6:	89a3      	ldrh	r3, [r4, #12]
 800a2a8:	0759      	lsls	r1, r3, #29
 800a2aa:	d505      	bpl.n	800a2b8 <__sflush_r+0x44>
 800a2ac:	6863      	ldr	r3, [r4, #4]
 800a2ae:	1ad2      	subs	r2, r2, r3
 800a2b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a2b2:	b10b      	cbz	r3, 800a2b8 <__sflush_r+0x44>
 800a2b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a2b6:	1ad2      	subs	r2, r2, r3
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2bc:	6a21      	ldr	r1, [r4, #32]
 800a2be:	4628      	mov	r0, r5
 800a2c0:	47b0      	blx	r6
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	89a3      	ldrh	r3, [r4, #12]
 800a2c6:	d106      	bne.n	800a2d6 <__sflush_r+0x62>
 800a2c8:	6829      	ldr	r1, [r5, #0]
 800a2ca:	291d      	cmp	r1, #29
 800a2cc:	d82b      	bhi.n	800a326 <__sflush_r+0xb2>
 800a2ce:	4a2a      	ldr	r2, [pc, #168]	@ (800a378 <__sflush_r+0x104>)
 800a2d0:	40ca      	lsrs	r2, r1
 800a2d2:	07d6      	lsls	r6, r2, #31
 800a2d4:	d527      	bpl.n	800a326 <__sflush_r+0xb2>
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	6062      	str	r2, [r4, #4]
 800a2da:	04d9      	lsls	r1, r3, #19
 800a2dc:	6922      	ldr	r2, [r4, #16]
 800a2de:	6022      	str	r2, [r4, #0]
 800a2e0:	d504      	bpl.n	800a2ec <__sflush_r+0x78>
 800a2e2:	1c42      	adds	r2, r0, #1
 800a2e4:	d101      	bne.n	800a2ea <__sflush_r+0x76>
 800a2e6:	682b      	ldr	r3, [r5, #0]
 800a2e8:	b903      	cbnz	r3, 800a2ec <__sflush_r+0x78>
 800a2ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800a2ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2ee:	602f      	str	r7, [r5, #0]
 800a2f0:	b1b9      	cbz	r1, 800a322 <__sflush_r+0xae>
 800a2f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2f6:	4299      	cmp	r1, r3
 800a2f8:	d002      	beq.n	800a300 <__sflush_r+0x8c>
 800a2fa:	4628      	mov	r0, r5
 800a2fc:	f7ff fca2 	bl	8009c44 <_free_r>
 800a300:	2300      	movs	r3, #0
 800a302:	6363      	str	r3, [r4, #52]	@ 0x34
 800a304:	e00d      	b.n	800a322 <__sflush_r+0xae>
 800a306:	2301      	movs	r3, #1
 800a308:	4628      	mov	r0, r5
 800a30a:	47b0      	blx	r6
 800a30c:	4602      	mov	r2, r0
 800a30e:	1c50      	adds	r0, r2, #1
 800a310:	d1c9      	bne.n	800a2a6 <__sflush_r+0x32>
 800a312:	682b      	ldr	r3, [r5, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d0c6      	beq.n	800a2a6 <__sflush_r+0x32>
 800a318:	2b1d      	cmp	r3, #29
 800a31a:	d001      	beq.n	800a320 <__sflush_r+0xac>
 800a31c:	2b16      	cmp	r3, #22
 800a31e:	d11e      	bne.n	800a35e <__sflush_r+0xea>
 800a320:	602f      	str	r7, [r5, #0]
 800a322:	2000      	movs	r0, #0
 800a324:	e022      	b.n	800a36c <__sflush_r+0xf8>
 800a326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a32a:	b21b      	sxth	r3, r3
 800a32c:	e01b      	b.n	800a366 <__sflush_r+0xf2>
 800a32e:	690f      	ldr	r7, [r1, #16]
 800a330:	2f00      	cmp	r7, #0
 800a332:	d0f6      	beq.n	800a322 <__sflush_r+0xae>
 800a334:	0793      	lsls	r3, r2, #30
 800a336:	680e      	ldr	r6, [r1, #0]
 800a338:	bf08      	it	eq
 800a33a:	694b      	ldreq	r3, [r1, #20]
 800a33c:	600f      	str	r7, [r1, #0]
 800a33e:	bf18      	it	ne
 800a340:	2300      	movne	r3, #0
 800a342:	eba6 0807 	sub.w	r8, r6, r7
 800a346:	608b      	str	r3, [r1, #8]
 800a348:	f1b8 0f00 	cmp.w	r8, #0
 800a34c:	dde9      	ble.n	800a322 <__sflush_r+0xae>
 800a34e:	6a21      	ldr	r1, [r4, #32]
 800a350:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a352:	4643      	mov	r3, r8
 800a354:	463a      	mov	r2, r7
 800a356:	4628      	mov	r0, r5
 800a358:	47b0      	blx	r6
 800a35a:	2800      	cmp	r0, #0
 800a35c:	dc08      	bgt.n	800a370 <__sflush_r+0xfc>
 800a35e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a366:	81a3      	strh	r3, [r4, #12]
 800a368:	f04f 30ff 	mov.w	r0, #4294967295
 800a36c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a370:	4407      	add	r7, r0
 800a372:	eba8 0800 	sub.w	r8, r8, r0
 800a376:	e7e7      	b.n	800a348 <__sflush_r+0xd4>
 800a378:	20400001 	.word	0x20400001

0800a37c <_fflush_r>:
 800a37c:	b538      	push	{r3, r4, r5, lr}
 800a37e:	690b      	ldr	r3, [r1, #16]
 800a380:	4605      	mov	r5, r0
 800a382:	460c      	mov	r4, r1
 800a384:	b913      	cbnz	r3, 800a38c <_fflush_r+0x10>
 800a386:	2500      	movs	r5, #0
 800a388:	4628      	mov	r0, r5
 800a38a:	bd38      	pop	{r3, r4, r5, pc}
 800a38c:	b118      	cbz	r0, 800a396 <_fflush_r+0x1a>
 800a38e:	6a03      	ldr	r3, [r0, #32]
 800a390:	b90b      	cbnz	r3, 800a396 <_fflush_r+0x1a>
 800a392:	f7ff fa4d 	bl	8009830 <__sinit>
 800a396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d0f3      	beq.n	800a386 <_fflush_r+0xa>
 800a39e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a3a0:	07d0      	lsls	r0, r2, #31
 800a3a2:	d404      	bmi.n	800a3ae <_fflush_r+0x32>
 800a3a4:	0599      	lsls	r1, r3, #22
 800a3a6:	d402      	bmi.n	800a3ae <_fflush_r+0x32>
 800a3a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3aa:	f7ff fc48 	bl	8009c3e <__retarget_lock_acquire_recursive>
 800a3ae:	4628      	mov	r0, r5
 800a3b0:	4621      	mov	r1, r4
 800a3b2:	f7ff ff5f 	bl	800a274 <__sflush_r>
 800a3b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a3b8:	07da      	lsls	r2, r3, #31
 800a3ba:	4605      	mov	r5, r0
 800a3bc:	d4e4      	bmi.n	800a388 <_fflush_r+0xc>
 800a3be:	89a3      	ldrh	r3, [r4, #12]
 800a3c0:	059b      	lsls	r3, r3, #22
 800a3c2:	d4e1      	bmi.n	800a388 <_fflush_r+0xc>
 800a3c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3c6:	f7ff fc3b 	bl	8009c40 <__retarget_lock_release_recursive>
 800a3ca:	e7dd      	b.n	800a388 <_fflush_r+0xc>

0800a3cc <__swhatbuf_r>:
 800a3cc:	b570      	push	{r4, r5, r6, lr}
 800a3ce:	460c      	mov	r4, r1
 800a3d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d4:	2900      	cmp	r1, #0
 800a3d6:	b096      	sub	sp, #88	@ 0x58
 800a3d8:	4615      	mov	r5, r2
 800a3da:	461e      	mov	r6, r3
 800a3dc:	da0d      	bge.n	800a3fa <__swhatbuf_r+0x2e>
 800a3de:	89a3      	ldrh	r3, [r4, #12]
 800a3e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a3e4:	f04f 0100 	mov.w	r1, #0
 800a3e8:	bf14      	ite	ne
 800a3ea:	2340      	movne	r3, #64	@ 0x40
 800a3ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a3f0:	2000      	movs	r0, #0
 800a3f2:	6031      	str	r1, [r6, #0]
 800a3f4:	602b      	str	r3, [r5, #0]
 800a3f6:	b016      	add	sp, #88	@ 0x58
 800a3f8:	bd70      	pop	{r4, r5, r6, pc}
 800a3fa:	466a      	mov	r2, sp
 800a3fc:	f000 f848 	bl	800a490 <_fstat_r>
 800a400:	2800      	cmp	r0, #0
 800a402:	dbec      	blt.n	800a3de <__swhatbuf_r+0x12>
 800a404:	9901      	ldr	r1, [sp, #4]
 800a406:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a40a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a40e:	4259      	negs	r1, r3
 800a410:	4159      	adcs	r1, r3
 800a412:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a416:	e7eb      	b.n	800a3f0 <__swhatbuf_r+0x24>

0800a418 <__smakebuf_r>:
 800a418:	898b      	ldrh	r3, [r1, #12]
 800a41a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a41c:	079d      	lsls	r5, r3, #30
 800a41e:	4606      	mov	r6, r0
 800a420:	460c      	mov	r4, r1
 800a422:	d507      	bpl.n	800a434 <__smakebuf_r+0x1c>
 800a424:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a428:	6023      	str	r3, [r4, #0]
 800a42a:	6123      	str	r3, [r4, #16]
 800a42c:	2301      	movs	r3, #1
 800a42e:	6163      	str	r3, [r4, #20]
 800a430:	b003      	add	sp, #12
 800a432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a434:	ab01      	add	r3, sp, #4
 800a436:	466a      	mov	r2, sp
 800a438:	f7ff ffc8 	bl	800a3cc <__swhatbuf_r>
 800a43c:	9f00      	ldr	r7, [sp, #0]
 800a43e:	4605      	mov	r5, r0
 800a440:	4639      	mov	r1, r7
 800a442:	4630      	mov	r0, r6
 800a444:	f7ff f8dc 	bl	8009600 <_malloc_r>
 800a448:	b948      	cbnz	r0, 800a45e <__smakebuf_r+0x46>
 800a44a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a44e:	059a      	lsls	r2, r3, #22
 800a450:	d4ee      	bmi.n	800a430 <__smakebuf_r+0x18>
 800a452:	f023 0303 	bic.w	r3, r3, #3
 800a456:	f043 0302 	orr.w	r3, r3, #2
 800a45a:	81a3      	strh	r3, [r4, #12]
 800a45c:	e7e2      	b.n	800a424 <__smakebuf_r+0xc>
 800a45e:	89a3      	ldrh	r3, [r4, #12]
 800a460:	6020      	str	r0, [r4, #0]
 800a462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a466:	81a3      	strh	r3, [r4, #12]
 800a468:	9b01      	ldr	r3, [sp, #4]
 800a46a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a46e:	b15b      	cbz	r3, 800a488 <__smakebuf_r+0x70>
 800a470:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a474:	4630      	mov	r0, r6
 800a476:	f000 f81d 	bl	800a4b4 <_isatty_r>
 800a47a:	b128      	cbz	r0, 800a488 <__smakebuf_r+0x70>
 800a47c:	89a3      	ldrh	r3, [r4, #12]
 800a47e:	f023 0303 	bic.w	r3, r3, #3
 800a482:	f043 0301 	orr.w	r3, r3, #1
 800a486:	81a3      	strh	r3, [r4, #12]
 800a488:	89a3      	ldrh	r3, [r4, #12]
 800a48a:	431d      	orrs	r5, r3
 800a48c:	81a5      	strh	r5, [r4, #12]
 800a48e:	e7cf      	b.n	800a430 <__smakebuf_r+0x18>

0800a490 <_fstat_r>:
 800a490:	b538      	push	{r3, r4, r5, lr}
 800a492:	4d07      	ldr	r5, [pc, #28]	@ (800a4b0 <_fstat_r+0x20>)
 800a494:	2300      	movs	r3, #0
 800a496:	4604      	mov	r4, r0
 800a498:	4608      	mov	r0, r1
 800a49a:	4611      	mov	r1, r2
 800a49c:	602b      	str	r3, [r5, #0]
 800a49e:	f7f7 f851 	bl	8001544 <_fstat>
 800a4a2:	1c43      	adds	r3, r0, #1
 800a4a4:	d102      	bne.n	800a4ac <_fstat_r+0x1c>
 800a4a6:	682b      	ldr	r3, [r5, #0]
 800a4a8:	b103      	cbz	r3, 800a4ac <_fstat_r+0x1c>
 800a4aa:	6023      	str	r3, [r4, #0]
 800a4ac:	bd38      	pop	{r3, r4, r5, pc}
 800a4ae:	bf00      	nop
 800a4b0:	20001c44 	.word	0x20001c44

0800a4b4 <_isatty_r>:
 800a4b4:	b538      	push	{r3, r4, r5, lr}
 800a4b6:	4d06      	ldr	r5, [pc, #24]	@ (800a4d0 <_isatty_r+0x1c>)
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	4604      	mov	r4, r0
 800a4bc:	4608      	mov	r0, r1
 800a4be:	602b      	str	r3, [r5, #0]
 800a4c0:	f7f7 f850 	bl	8001564 <_isatty>
 800a4c4:	1c43      	adds	r3, r0, #1
 800a4c6:	d102      	bne.n	800a4ce <_isatty_r+0x1a>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	b103      	cbz	r3, 800a4ce <_isatty_r+0x1a>
 800a4cc:	6023      	str	r3, [r4, #0]
 800a4ce:	bd38      	pop	{r3, r4, r5, pc}
 800a4d0:	20001c44 	.word	0x20001c44

0800a4d4 <expf>:
 800a4d4:	b508      	push	{r3, lr}
 800a4d6:	ed2d 8b02 	vpush	{d8}
 800a4da:	eef0 8a40 	vmov.f32	s17, s0
 800a4de:	f000 f85f 	bl	800a5a0 <__ieee754_expf>
 800a4e2:	eeb0 8a40 	vmov.f32	s16, s0
 800a4e6:	eeb0 0a68 	vmov.f32	s0, s17
 800a4ea:	f000 f829 	bl	800a540 <finitef>
 800a4ee:	b160      	cbz	r0, 800a50a <expf+0x36>
 800a4f0:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800a530 <expf+0x5c>
 800a4f4:	eef4 8ae7 	vcmpe.f32	s17, s15
 800a4f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4fc:	dd0a      	ble.n	800a514 <expf+0x40>
 800a4fe:	f7ff fb73 	bl	8009be8 <__errno>
 800a502:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800a534 <expf+0x60>
 800a506:	2322      	movs	r3, #34	@ 0x22
 800a508:	6003      	str	r3, [r0, #0]
 800a50a:	eeb0 0a48 	vmov.f32	s0, s16
 800a50e:	ecbd 8b02 	vpop	{d8}
 800a512:	bd08      	pop	{r3, pc}
 800a514:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a538 <expf+0x64>
 800a518:	eef4 8ae7 	vcmpe.f32	s17, s15
 800a51c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a520:	d5f3      	bpl.n	800a50a <expf+0x36>
 800a522:	f7ff fb61 	bl	8009be8 <__errno>
 800a526:	2322      	movs	r3, #34	@ 0x22
 800a528:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800a53c <expf+0x68>
 800a52c:	6003      	str	r3, [r0, #0]
 800a52e:	e7ec      	b.n	800a50a <expf+0x36>
 800a530:	42b17217 	.word	0x42b17217
 800a534:	7f800000 	.word	0x7f800000
 800a538:	c2cff1b5 	.word	0xc2cff1b5
 800a53c:	00000000 	.word	0x00000000

0800a540 <finitef>:
 800a540:	ee10 3a10 	vmov	r3, s0
 800a544:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800a548:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800a54c:	bfac      	ite	ge
 800a54e:	2000      	movge	r0, #0
 800a550:	2001      	movlt	r0, #1
 800a552:	4770      	bx	lr

0800a554 <with_errnof>:
 800a554:	b510      	push	{r4, lr}
 800a556:	ed2d 8b02 	vpush	{d8}
 800a55a:	eeb0 8a40 	vmov.f32	s16, s0
 800a55e:	4604      	mov	r4, r0
 800a560:	f7ff fb42 	bl	8009be8 <__errno>
 800a564:	eeb0 0a48 	vmov.f32	s0, s16
 800a568:	ecbd 8b02 	vpop	{d8}
 800a56c:	6004      	str	r4, [r0, #0]
 800a56e:	bd10      	pop	{r4, pc}

0800a570 <xflowf>:
 800a570:	b130      	cbz	r0, 800a580 <xflowf+0x10>
 800a572:	eef1 7a40 	vneg.f32	s15, s0
 800a576:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a57a:	2022      	movs	r0, #34	@ 0x22
 800a57c:	f7ff bfea 	b.w	800a554 <with_errnof>
 800a580:	eef0 7a40 	vmov.f32	s15, s0
 800a584:	e7f7      	b.n	800a576 <xflowf+0x6>
	...

0800a588 <__math_uflowf>:
 800a588:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a590 <__math_uflowf+0x8>
 800a58c:	f7ff bff0 	b.w	800a570 <xflowf>
 800a590:	10000000 	.word	0x10000000

0800a594 <__math_oflowf>:
 800a594:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a59c <__math_oflowf+0x8>
 800a598:	f7ff bfea 	b.w	800a570 <xflowf>
 800a59c:	70000000 	.word	0x70000000

0800a5a0 <__ieee754_expf>:
 800a5a0:	ee10 2a10 	vmov	r2, s0
 800a5a4:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800a5a8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a5ac:	d902      	bls.n	800a5b4 <__ieee754_expf+0x14>
 800a5ae:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a5b2:	4770      	bx	lr
 800a5b4:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800a5b8:	d106      	bne.n	800a5c8 <__ieee754_expf+0x28>
 800a5ba:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800a6f4 <__ieee754_expf+0x154>
 800a5be:	2900      	cmp	r1, #0
 800a5c0:	bf18      	it	ne
 800a5c2:	eeb0 0a67 	vmovne.f32	s0, s15
 800a5c6:	4770      	bx	lr
 800a5c8:	484b      	ldr	r0, [pc, #300]	@ (800a6f8 <__ieee754_expf+0x158>)
 800a5ca:	4282      	cmp	r2, r0
 800a5cc:	dd02      	ble.n	800a5d4 <__ieee754_expf+0x34>
 800a5ce:	2000      	movs	r0, #0
 800a5d0:	f7ff bfe0 	b.w	800a594 <__math_oflowf>
 800a5d4:	2a00      	cmp	r2, #0
 800a5d6:	da05      	bge.n	800a5e4 <__ieee754_expf+0x44>
 800a5d8:	4a48      	ldr	r2, [pc, #288]	@ (800a6fc <__ieee754_expf+0x15c>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d902      	bls.n	800a5e4 <__ieee754_expf+0x44>
 800a5de:	2000      	movs	r0, #0
 800a5e0:	f7ff bfd2 	b.w	800a588 <__math_uflowf>
 800a5e4:	4a46      	ldr	r2, [pc, #280]	@ (800a700 <__ieee754_expf+0x160>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800a5ec:	d952      	bls.n	800a694 <__ieee754_expf+0xf4>
 800a5ee:	4a45      	ldr	r2, [pc, #276]	@ (800a704 <__ieee754_expf+0x164>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800a5f6:	d834      	bhi.n	800a662 <__ieee754_expf+0xc2>
 800a5f8:	4b43      	ldr	r3, [pc, #268]	@ (800a708 <__ieee754_expf+0x168>)
 800a5fa:	4413      	add	r3, r2
 800a5fc:	ed93 7a00 	vldr	s14, [r3]
 800a600:	4b42      	ldr	r3, [pc, #264]	@ (800a70c <__ieee754_expf+0x16c>)
 800a602:	4413      	add	r3, r2
 800a604:	ee30 7a47 	vsub.f32	s14, s0, s14
 800a608:	f081 0201 	eor.w	r2, r1, #1
 800a60c:	edd3 7a00 	vldr	s15, [r3]
 800a610:	1a52      	subs	r2, r2, r1
 800a612:	ee37 0a67 	vsub.f32	s0, s14, s15
 800a616:	ee20 6a00 	vmul.f32	s12, s0, s0
 800a61a:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800a710 <__ieee754_expf+0x170>
 800a61e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a714 <__ieee754_expf+0x174>
 800a622:	eee6 6a05 	vfma.f32	s13, s12, s10
 800a626:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800a718 <__ieee754_expf+0x178>
 800a62a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800a62e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a71c <__ieee754_expf+0x17c>
 800a632:	eee5 6a06 	vfma.f32	s13, s10, s12
 800a636:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800a720 <__ieee754_expf+0x180>
 800a63a:	eea6 5a86 	vfma.f32	s10, s13, s12
 800a63e:	eef0 6a40 	vmov.f32	s13, s0
 800a642:	eee5 6a46 	vfms.f32	s13, s10, s12
 800a646:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800a64a:	ee20 5a26 	vmul.f32	s10, s0, s13
 800a64e:	bb92      	cbnz	r2, 800a6b6 <__ieee754_expf+0x116>
 800a650:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800a654:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800a658:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800a65c:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800a660:	4770      	bx	lr
 800a662:	4b30      	ldr	r3, [pc, #192]	@ (800a724 <__ieee754_expf+0x184>)
 800a664:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800a728 <__ieee754_expf+0x188>
 800a668:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800a72c <__ieee754_expf+0x18c>
 800a66c:	4413      	add	r3, r2
 800a66e:	edd3 7a00 	vldr	s15, [r3]
 800a672:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a676:	eeb0 7a40 	vmov.f32	s14, s0
 800a67a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a67e:	ee17 2a90 	vmov	r2, s15
 800a682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a686:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800a68a:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800a730 <__ieee754_expf+0x190>
 800a68e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a692:	e7be      	b.n	800a612 <__ieee754_expf+0x72>
 800a694:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800a698:	d20b      	bcs.n	800a6b2 <__ieee754_expf+0x112>
 800a69a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a734 <__ieee754_expf+0x194>
 800a69e:	ee70 6a26 	vadd.f32	s13, s0, s13
 800a6a2:	eef4 6ae5 	vcmpe.f32	s13, s11
 800a6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6aa:	dd02      	ble.n	800a6b2 <__ieee754_expf+0x112>
 800a6ac:	ee30 0a25 	vadd.f32	s0, s0, s11
 800a6b0:	4770      	bx	lr
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	e7af      	b.n	800a616 <__ieee754_expf+0x76>
 800a6b6:	ee36 6a66 	vsub.f32	s12, s12, s13
 800a6ba:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800a6be:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800a6c2:	bfb8      	it	lt
 800a6c4:	3264      	addlt	r2, #100	@ 0x64
 800a6c6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a6ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a6ce:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800a6d2:	ee17 3a90 	vmov	r3, s15
 800a6d6:	bfab      	itete	ge
 800a6d8:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800a6dc:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800a6e0:	ee00 3a10 	vmovge	s0, r3
 800a6e4:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800a738 <__ieee754_expf+0x198>
 800a6e8:	bfbc      	itt	lt
 800a6ea:	ee00 3a10 	vmovlt	s0, r3
 800a6ee:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800a6f2:	4770      	bx	lr
 800a6f4:	00000000 	.word	0x00000000
 800a6f8:	42b17217 	.word	0x42b17217
 800a6fc:	42cff1b5 	.word	0x42cff1b5
 800a700:	3eb17218 	.word	0x3eb17218
 800a704:	3f851591 	.word	0x3f851591
 800a708:	0800b7c4 	.word	0x0800b7c4
 800a70c:	0800b7bc 	.word	0x0800b7bc
 800a710:	3331bb4c 	.word	0x3331bb4c
 800a714:	b5ddea0e 	.word	0xb5ddea0e
 800a718:	388ab355 	.word	0x388ab355
 800a71c:	bb360b61 	.word	0xbb360b61
 800a720:	3e2aaaab 	.word	0x3e2aaaab
 800a724:	0800b7cc 	.word	0x0800b7cc
 800a728:	3fb8aa3b 	.word	0x3fb8aa3b
 800a72c:	3f317180 	.word	0x3f317180
 800a730:	3717f7d1 	.word	0x3717f7d1
 800a734:	7149f2ca 	.word	0x7149f2ca
 800a738:	0d800000 	.word	0x0d800000

0800a73c <_init>:
 800a73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a73e:	bf00      	nop
 800a740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a742:	bc08      	pop	{r3}
 800a744:	469e      	mov	lr, r3
 800a746:	4770      	bx	lr

0800a748 <_fini>:
 800a748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a74a:	bf00      	nop
 800a74c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a74e:	bc08      	pop	{r3}
 800a750:	469e      	mov	lr, r3
 800a752:	4770      	bx	lr
