Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 21:44:39 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AXI_Conv_wrapper_control_sets_placed.rpt
| Design       : AXI_Conv_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   175 |
|    Minimum number of control sets                        |   175 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   445 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   175 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     9 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             728 |          208 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             415 |          151 |
| Yes          | No                    | No                     |             494 |          113 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1107 |          358 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                             |                                                                                                                              Enable Signal                                                                                                                             |                                                                                                                         Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                     | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                      |                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                   | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                    |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                              | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                            | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                             | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              1 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                2 |              2 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                  |                1 |              2 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                  | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                   |                2 |              2 |         1.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                  |                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                2 |              3 |         1.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                              | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                              |                1 |              3 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                               | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                  |                1 |              3 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_RESET0_N                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                         |                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                        |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                  | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                2 |              4 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                  | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                   |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                3 |              4 |         1.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                3 |              4 |         1.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                             | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                         | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                             | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                     |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0                                           | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                 |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                           | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                      | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[3][0]                                                   |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                     | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                               | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                             | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                           | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                              | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg  |                2 |              5 |         2.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                           | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                      | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |                2 |              5 |         2.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |         1.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                   | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                1 |              5 |         5.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                              | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |         2.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1                                                                                                                     |                2 |              5 |         2.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                     | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                3 |              5 |         1.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                   | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                            |                2 |              6 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                               |                2 |              6 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | nolabel_line23/AXI_Convolution_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                         | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                3 |              6 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |              7 |         1.75 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                      | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                            |                4 |              7 |         1.75 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                          | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                          | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                   | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                   | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                   | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                      | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                4 |              8 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                      | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                4 |              8 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                       |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                      |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                          | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                    | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                   | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |              8 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo            |                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                    |                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                          | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                          | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                          | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                3 |              8 |         2.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                          | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                           | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                1 |              8 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                         | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                2 |              8 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en         | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                  | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                      |                4 |              9 |         2.25 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                      |                4 |              9 |         2.25 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                  |                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              9 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                              | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                3 |             10 |         3.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             10 |         3.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                4 |             11 |         2.75 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                    | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             12 |         2.40 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |                5 |             12 |         2.40 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                         | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                4 |             12 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                         |                                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                7 |             13 |         1.86 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                 |                6 |             13 |         2.17 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                5 |             13 |         2.60 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                5 |             13 |         2.60 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             13 |         3.25 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                               |                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             14 |         3.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                    | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             14 |         2.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                |                                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                       |                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf         | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             14 |         2.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                            | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             15 |         2.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             15 |         3.75 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             15 |         2.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                3 |             16 |         5.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                         |                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf       |                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                      | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                3 |             16 |         5.33 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                     | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             17 |         3.40 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                7 |             18 |         2.57 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                         | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             22 |         3.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                |                7 |             24 |         3.43 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                  | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                8 |             26 |         3.25 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                7 |             26 |         3.71 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                     |                8 |             26 |         3.25 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                         | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                4 |             26 |         6.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0[0]                                                                                                          | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                5 |             26 |         5.20 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                              | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                9 |             26 |         2.89 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                      | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |               12 |             26 |         2.17 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                              | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |                8 |             26 |         3.25 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               10 |             27 |         2.70 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               12 |             27 |         2.25 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                       | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                         |                8 |             28 |         3.50 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               11 |             30 |         2.73 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                           | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                     |                8 |             32 |         4.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                              | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/AXI_Convolution_Controller_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                    |               22 |             32 |         1.45 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               11 |             32 |         2.91 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/AXI_Convolution_Cont_0/inst/pic_width[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                  |                                                                                                                                                                                                                                                                  |                9 |             34 |         3.78 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                8 |             35 |         4.38 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                |                                                                                                                                                                                                                                                                  |                9 |             47 |         5.22 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                       |                                                                                                                                                                                                                                                                  |               11 |             47 |         4.27 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                     |                                                                                                                                                                                                                                                                  |               10 |             48 |         4.80 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                     |                                                                                                                                                                                                                                                                  |               11 |             48 |         4.36 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                  |                8 |             48 |         6.00 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 | nolabel_line23/AXI_Convolution_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                       |                                                                                                                                                                                                                                                                  |               10 |             48 |         4.80 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               22 |             59 |         2.68 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        | nolabel_line23/AXI_Convolution_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                     |               26 |             75 |         2.88 |
|  nolabel_line23/AXI_Convolution_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |              209 |            729 |         3.49 |
+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


