
---------- Begin Simulation Statistics ----------
final_tick                               166219973125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    390                       # Simulator instruction rate (inst/s)
host_mem_usage                               34022840                       # Number of bytes of host memory used
host_op_rate                                      401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                179197.56                       # Real time elapsed on the host
host_tick_rate                                 603430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69837856                       # Number of instructions simulated
sim_ops                                      71791237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108133                       # Number of seconds simulated
sim_ticks                                108133198750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.951162                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  271860                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               367621                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5455                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25003                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            321093                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52868                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           64618                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11750                       # Number of indirect misses.
system.cpu.branchPred.lookups                  596581                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  104577                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7127                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3309121                       # Number of instructions committed
system.cpu.committedOps                       3749829                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.214752                       # CPI: cycles per instruction
system.cpu.discardedOps                         74455                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1756941                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            904182                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           426746                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9276221                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237262                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5456                       # number of quiesce instructions executed
system.cpu.numCycles                         13947125                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5456                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2074654     55.33%     55.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13570      0.36%     55.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                1002612     26.74%     82.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                658993     17.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3749829                       # Class of committed instruction
system.cpu.quiesceCycles                    159065993                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4670904                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13357                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2313274                       # Transaction distribution
system.membus.trans_dist::ReadResp            2318034                       # Transaction distribution
system.membus.trans_dist::WriteReq            1474330                       # Transaction distribution
system.membus.trans_dist::WriteResp           1474330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4126                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2468                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1986                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4514                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        22390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        88186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       130078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7464624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7464624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7595303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        44780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       674560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       123353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       848261                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    238864092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    238864092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               239728609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3801592                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004500                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3801515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      77      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3801592                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10398111740                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           112599623                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              753671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            21749000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           98046452                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        14445234725                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1273750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6060673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1515168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7575842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1515168                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6060673                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7575842                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7575842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7575842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15151683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3170304                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3170304                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4980430                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4980430                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        50876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        88186                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       565808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       713264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       385024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14843924                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     15257620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        17118                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        17118                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     16301468                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        79948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          329                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       123353                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      9050688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     11409984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6160384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    237502504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    244121640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       273524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       273524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    259532981                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        27102492001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         18068848                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          762                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  21919694507                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  14502094000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3457024                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       727040                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13939549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      4242471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5909157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7878875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31970052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7878875                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5909157                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13788032                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13939549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      4242471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13788032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13788032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45758084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2179072                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       224372                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       863348                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1512448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7023                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       645999                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5909157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13788032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       454551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20151739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5909157                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2074959                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7984116                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5909157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19697189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2529510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28135855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2307676                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2307668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1424640                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1424640                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       209176                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7215124                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         8580                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7464624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      6691392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    230883368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       273524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    238864092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4688290                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4688290    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4688290                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11311771115                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12962831000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      3801088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    226248192                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma       118784                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54382976                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2000187940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     35151906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     56970330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092310175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48485387                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48547533                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     97032920                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2048673327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     83699438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     56970330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2189343095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    176291880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     86310912                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    264110120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    102891520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    151191592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    254083112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     44072970                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2697216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     46817290                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25722880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4724746                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     30447626                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7878875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1630321511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    798190685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6060673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2442451745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    951525722                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1398197720                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2349723442                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7878875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2581847233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2196388406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6060673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4792175188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          254                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          341                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       150333                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51492                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         201825                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       150333                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       150333                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       150333                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51492                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        201825                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      2890304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    144572456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       224372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         410432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148097564                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       264064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      3801088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     86310912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91441024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        45196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2258954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2314081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        59392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1348608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1428766                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     26729108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1336984919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2074959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3795615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1369584602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2442025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     35151906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    798190685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7878875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1515168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       454551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845633210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2442025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     61881014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2135175604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7878875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1515168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2529510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3795615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2215217813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples    104588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3606179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      4294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370696500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4911                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4911                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4142641                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1515244                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2314089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1428766                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2314089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1428766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1386                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            144559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            144592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            144496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            144530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            144506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            144508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            144494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            144490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           144560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           144629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           144547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           144539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           144553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            89337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            89290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89280                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  79292881140                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11563480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140001151140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34285.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60535.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7225                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2156097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1329314                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    23                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2314066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1428766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1982108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   81253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   80015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   81099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  16300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 101293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 233272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 223318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  21529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  16864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  21926                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       256047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.192554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.663042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.948317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6561      2.56%      2.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6116      2.39%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4168      1.63%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4542      1.77%      8.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5422      2.12%     10.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4231      1.65%     12.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3545      1.38%     13.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3927      1.53%     15.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217535     84.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       256047                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     470.921605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    847.625690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3581     72.92%     72.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.31%     73.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.08%     73.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.04%     73.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.04%     73.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.06%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.22%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          453      9.22%     82.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.10%     83.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.04%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.10%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.08%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.10%     83.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.06%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           16      0.33%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          705     14.36%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.06%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.02%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            3      0.06%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            3      0.06%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           65      1.32%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           11      0.22%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4911                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     290.929953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     54.547587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    444.129116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           3400     69.23%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            73      1.49%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31      0.63%     71.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.31%     71.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           14      0.29%     71.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           15      0.31%     72.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           17      0.35%     72.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.08%     72.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.14%     72.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.08%     72.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.12%     73.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            6      0.12%     73.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.04%     73.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.08%     73.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.04%     73.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.02%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.02%     73.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.02%     73.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.02%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.02%     73.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.04%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.02%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.02%     73.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.04%     73.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.02%     73.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           56      1.14%     74.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1242     25.29%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1088-1119            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4911                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148012544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   88704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91440448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148098076                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91441024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1368.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1369.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108133199000                       # Total gap between requests
system.mem_ctrls.avgGap                      28890.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      2890304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    144483944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       224436                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       410240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       265088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      3801088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     86309312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 26729108.482976417989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1336166373.234195947647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2075551.288544490468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3793839.493719776627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2451495.036347474903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 35151905.649142742157                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 798175888.605163455009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7878875.404118200764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1515168.346945807803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 454550.504083742329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        45196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2258954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        59392                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1348608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   4342423315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 134946469225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    441536535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    270722065                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  46672194885                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 153289212480                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1713619917910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  88953196930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  51647340895                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    757806730                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     96079.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59738.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    125223.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42214.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11311729.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2580974.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1270658.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   6682181.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  20174742.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    986727.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         126343938.374986                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         88184653.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4206217668.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1985640056.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1035194863.500518                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1221170800.499320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1193627345.100039                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       9856379325.676313                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         91.150354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62103833480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5849550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40179995645                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               10912                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5456                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18221975.164956                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    110061360.761503                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5456    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        34750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545338625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5456                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66800876625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  99419096500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1240229                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1240229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1240229                       # number of overall hits
system.cpu.icache.overall_hits::total         1240229                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          254                       # number of overall misses
system.cpu.icache.overall_misses::total           254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11029375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11029375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11029375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11029375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1240483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1240483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1240483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1240483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000205                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43422.736220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43422.736220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43422.736220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43422.736220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10626875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10626875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10626875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10626875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41838.090551                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41838.090551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41838.090551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41838.090551                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1240229                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1240229                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11029375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11029375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1240483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1240483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43422.736220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43422.736220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10626875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10626875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41838.090551                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41838.090551                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.516286                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8837582                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                93                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          95027.763441                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.516286                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2481220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2481220                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1608253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1608253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1608253                       # number of overall hits
system.cpu.dcache.overall_hits::total         1608253                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8317                       # number of overall misses
system.cpu.dcache.overall_misses::total          8317                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    620204625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    620204625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    620204625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    620204625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1616570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1616570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1616570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1616570                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74570.713599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74570.713599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74570.713599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74570.713599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4126                       # number of writebacks
system.cpu.dcache.writebacks::total              4126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1817                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1817                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        55288                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        55288                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    485674625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    485674625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    485674625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    485674625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    121640625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    121640625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004021                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004021                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004021                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004021                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74719.173077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74719.173077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74719.173077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74719.173077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2200.127062                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2200.127062                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6501                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1003255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1003255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    351957250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    351957250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1007804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1007804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77370.246208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77370.246208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5598                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5598                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    343180750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    343180750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    121640625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    121640625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76025.863979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76025.863979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.300643                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.300643                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       604998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         604998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    268247375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    268247375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       608766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       608766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71190.916932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71190.916932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        49690                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        49690                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    142493875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    142493875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71749.181772                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71749.181772                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              171546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6501                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.387633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6472781                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6472781                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166219973125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               166222064375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    390                       # Simulator instruction rate (inst/s)
host_mem_usage                               34022840                       # Number of bytes of host memory used
host_op_rate                                      401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                179199.23                       # Real time elapsed on the host
host_tick_rate                                 603436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69840438                       # Number of instructions simulated
sim_ops                                      71794430                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108135                       # Number of seconds simulated
sim_ticks                                108135290000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.946802                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  272000                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               367832                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5455                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25021                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            321147                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52868                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           64618                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11750                       # Number of indirect misses.
system.cpu.branchPred.lookups                  596938                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  104702                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7127                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3311703                       # Number of instructions committed
system.cpu.committedOps                       3753022                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.212476                       # CPI: cycles per instruction
system.cpu.discardedOps                         74506                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1758453                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            904799                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           426999                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9276601                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237390                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5456                       # number of quiesce instructions executed
system.cpu.numCycles                         13950471                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5456                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2076494     55.33%     55.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13570      0.36%     55.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                1003353     26.73%     82.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                659604     17.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3753022                       # Class of committed instruction
system.cpu.quiesceCycles                    159065993                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4673870                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13363                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2313452                       # Transaction distribution
system.membus.trans_dist::ReadResp            2318216                       # Transaction distribution
system.membus.trans_dist::WriteReq            1474330                       # Transaction distribution
system.membus.trans_dist::WriteResp           1474330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4128                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2469                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1986                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4517                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        22390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        88186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       130087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7464981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7464981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7595669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        44780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       674880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       123353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       848581                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    238875548                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    238875548                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               239740385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3801773                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004500                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3801696    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      77      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3801773                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10398307115                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           112599623                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              753671                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            21749000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           98063702                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        14446226380                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1273750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6060556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1515139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7575695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1515139                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6060556                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7575695                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7575695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7575695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15151390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3170304                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3170304                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4980786                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4980785                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        50876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        88186                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       565808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       713264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       385024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14843924                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     15257620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        17829                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        17829                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     16302179                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        79948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          329                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       123353                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      9050688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     11409984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6160384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    237502504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    244121640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       284916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       284916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    259544373                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        27103737001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         18069559                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          762                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  21920762507                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  14502449000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3457024                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       727040                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13939279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      4242389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5909042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7878723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31969434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7878723                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5909042                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13787765                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13939279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      4242389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13787765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13787765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45757199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2179072                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       235764                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       874740                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1512448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7379                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646355                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5909042                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13787765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       454542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20151349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5909042                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2180269                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8089311                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5909042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19696808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2634811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28240660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2307854                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2307846                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1424640                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1424640                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       209176                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7215124                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         8936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7464980                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      6691392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    230883368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       284916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    238875484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4688468                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4688468    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4688468                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11311949115                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12963721000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      3801088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    226248192                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma       118784                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54382976                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2000149257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     35151226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     56969228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092269711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48484449                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48546594                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     97031043                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2048633707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     83697820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     56969228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2189300755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    176291880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     86310912                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    264110120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    102891520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    151191592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    254083112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     44072970                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2697216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     46817290                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25722880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4724746                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     30447626                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7878723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1630289982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    798175249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6060556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2442404510                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    951507320                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1398170680                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2349678001                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7878723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2581797302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2196345929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6060556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4792082511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          254                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          341                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       150330                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51491                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         201821                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       150330                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       150330                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       150330                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51491                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        201821                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      2890304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    144572456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       236020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         410624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148109404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       264192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      3801088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     86310912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91441152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        45196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2258954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2314266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        59392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1348608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1428768                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     26728592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1336959063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2182636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3797317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1369667608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2443162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     35151226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    798175249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7878723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1515139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       454542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845618040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2443162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     61879817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2135134312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7878723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1515139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2637178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3797317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2215285648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples    104588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3606179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      4472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370696500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4911                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4911                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4142970                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1515244                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2314270                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1428768                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2314270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1428768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1386                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            144559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            144592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            144496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            144560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            144539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            144540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            144526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            144522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           144588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           144629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           144547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           144540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           144553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            89337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            89290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89280                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  79299592740                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11564420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140012797740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34286.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60536.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7225                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2156271                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1329314                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    23                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2314247                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1428768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1982249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   81276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   80026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   81105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  16300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 101293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 233272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 223318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  21529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  16864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  21926                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       256059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.192467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.660483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.949577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6562      2.56%      2.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6116      2.39%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4168      1.63%      6.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4542      1.77%      8.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5422      2.12%     10.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4231      1.65%     12.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3545      1.38%     13.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3928      1.53%     15.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217545     84.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       256059                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     470.921605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    847.625690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3581     72.92%     72.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.31%     73.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.08%     73.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.04%     73.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.04%     73.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.06%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.02%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           11      0.22%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          453      9.22%     82.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.10%     83.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.04%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.10%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.08%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.10%     83.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.06%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           16      0.33%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          705     14.36%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.06%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.02%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            3      0.06%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            3      0.06%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           65      1.32%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           11      0.22%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4911                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     290.929953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     54.547587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    444.129116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           3400     69.23%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            73      1.49%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31      0.63%     71.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.31%     71.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           14      0.29%     71.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           15      0.31%     72.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           17      0.35%     72.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.08%     72.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.14%     72.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.08%     72.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.12%     73.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            6      0.12%     73.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.04%     73.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.08%     73.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.04%     73.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.02%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.02%     73.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.02%     73.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.02%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.02%     73.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.04%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.02%     73.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.02%     73.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.04%     73.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.02%     73.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           56      1.14%     74.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1242     25.29%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1088-1119            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4911                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148024576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   88704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91440448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148109660                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91441152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1368.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1369.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108135378000                       # Total gap between requests
system.mem_ctrls.avgGap                      28889.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      2890304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    144483944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       236276                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       410432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       265088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      3801088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     86309312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 26728591.563401736319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1336140532.845475435257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2185003.619077546522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3795541.677467180416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2451447.626394676510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 35151225.839409135282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 798160452.522021293640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7878723.032971013337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1515139.044802117860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 454541.713440635358                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        45196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2258954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        59392                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1348608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   4342423315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 134946469225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    453032385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    270872815                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  46672194885                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 153289212480                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1713619917910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  88953196930                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  51647340895                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    757806730                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     96079.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59738.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    122308.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42218.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11306248.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2580974.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1270658.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   6682181.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  20174742.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    986727.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         126351339.749986                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         88189130.399995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4206557775                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1985640056.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1035194863.500518                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1221227326.986820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1193627345.100039                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       9856787836.988813                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         91.152369                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62103833480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5849550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40182086895                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               10912                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5456                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18221975.164956                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    110061360.761503                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5456    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        34750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545338625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5456                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66802967875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  99419096500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1241048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1241048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1241048                       # number of overall hits
system.cpu.icache.overall_hits::total         1241048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          254                       # number of overall misses
system.cpu.icache.overall_misses::total           254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11029375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11029375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11029375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11029375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1241302                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1241302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1241302                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1241302                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000205                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43422.736220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43422.736220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43422.736220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43422.736220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10626875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10626875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10626875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10626875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41838.090551                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41838.090551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41838.090551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41838.090551                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1241048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1241048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11029375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11029375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1241302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1241302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43422.736220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43422.736220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10626875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10626875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41838.090551                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41838.090551                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.516334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22400669                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          42749.368321                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.516334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2482858                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2482858                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1609619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1609619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1609619                       # number of overall hits
system.cpu.dcache.overall_hits::total         1609619                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8320                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8320                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8320                       # number of overall misses
system.cpu.dcache.overall_misses::total          8320                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    620457750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    620457750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    620457750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    620457750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1617939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1617939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1617939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1617939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005142                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74574.248798                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74574.248798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74574.248798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74574.248798                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4128                       # number of writebacks
system.cpu.dcache.writebacks::total              4128                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1817                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1817                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        55288                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        55288                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    485923250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    485923250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    485923250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    485923250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    121640625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    121640625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004019                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004019                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004019                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74722.935568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74722.935568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74722.935568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74722.935568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2200.127062                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2200.127062                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6504                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1004010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1004010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    352210375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    352210375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1008562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1008562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004513                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004513                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77374.862698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77374.862698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5598                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5598                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    343429375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    343429375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    121640625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    121640625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76030.412885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76030.412885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.300643                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.300643                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       605609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         605609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3768                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    268247375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    268247375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       609377                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       609377                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006183                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006183                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71190.916932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71190.916932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1986                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        49690                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        49690                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    142493875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    142493875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71749.181772                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71749.181772                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1618926                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            230.747719                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6478260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6478260                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166222064375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
