# FPGA-Digital-Lock-
created in verilog, requires a FPGA board

See Flowcharts for design, utilizes Finite State Machines to store current and ongoing states
requires a Xilinx Spartan6 FPGA and a monitor
