Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 11:15:22 2021
| Host         : Justin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk1/clk_out_reg/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: d1/clk2/clk_out_reg/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: d1/clk3/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d1/clk4/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d1/dis/frame_counter_reg[9]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: d1/display_setting_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: d1/display_setting_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: d1/display_setting_reg[2]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: d1/nolabel_line151/clk1/clk_out_reg/Q (HIGH)

 There are 189 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/clk2/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/lose_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/round_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/round_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/round_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/transition_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/win_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/win_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/win_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: d1/nolabel_line154/win_state_reg[2]/Q (HIGH)

 There are 290 register/latch pins with no clock driven by root clock pin: d1/nolabel_line157/clk2/clk_out_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: v1/clk1/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v1/d1/clk2/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1907 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.505        0.000                      0                  610        0.104        0.000                      0                  610        4.500        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.505        0.000                      0                  610        0.104        0.000                      0                  610        4.500        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 d1/nolabel_line157/clk2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/nolabel_line157/clk2/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.534ns (41.182%)  route 2.191ns (58.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.562     5.083    d1/nolabel_line157/clk2/CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  d1/nolabel_line157/clk2/count_reg[3]/Q
                         net (fo=3, routed)           0.961     6.562    d1/nolabel_line157/clk2/count_reg[3]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  d1/nolabel_line157/clk2/count[0]_i_14__0/O
                         net (fo=1, routed)           0.000     6.686    d1/nolabel_line157/clk2/count[0]_i_14__0_n_1
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.236 r  d1/nolabel_line157/clk2/count_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.236    d1/nolabel_line157/clk2/count_reg[0]_i_7_n_1
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  d1/nolabel_line157/clk2/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.350    d1/nolabel_line157/clk2/count_reg[0]_i_3__0_n_1
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.578 r  d1/nolabel_line157/clk2/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.230     8.808    d1/nolabel_line157/clk2/clear
    SLICE_X38Y45         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.445    14.786    d1/nolabel_line157/clk2/CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.713    14.313    d1/nolabel_line157/clk2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 d1/nolabel_line157/clk2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/nolabel_line157/clk2/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.534ns (41.182%)  route 2.191ns (58.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.562     5.083    d1/nolabel_line157/clk2/CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  d1/nolabel_line157/clk2/count_reg[3]/Q
                         net (fo=3, routed)           0.961     6.562    d1/nolabel_line157/clk2/count_reg[3]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  d1/nolabel_line157/clk2/count[0]_i_14__0/O
                         net (fo=1, routed)           0.000     6.686    d1/nolabel_line157/clk2/count[0]_i_14__0_n_1
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.236 r  d1/nolabel_line157/clk2/count_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.236    d1/nolabel_line157/clk2/count_reg[0]_i_7_n_1
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  d1/nolabel_line157/clk2/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.350    d1/nolabel_line157/clk2/count_reg[0]_i_3__0_n_1
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.578 r  d1/nolabel_line157/clk2/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.230     8.808    d1/nolabel_line157/clk2/clear
    SLICE_X38Y45         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.445    14.786    d1/nolabel_line157/clk2/CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.713    14.313    d1/nolabel_line157/clk2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 d1/nolabel_line157/clk2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/nolabel_line157/clk2/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.534ns (41.182%)  route 2.191ns (58.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.562     5.083    d1/nolabel_line157/clk2/CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  d1/nolabel_line157/clk2/count_reg[3]/Q
                         net (fo=3, routed)           0.961     6.562    d1/nolabel_line157/clk2/count_reg[3]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  d1/nolabel_line157/clk2/count[0]_i_14__0/O
                         net (fo=1, routed)           0.000     6.686    d1/nolabel_line157/clk2/count[0]_i_14__0_n_1
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.236 r  d1/nolabel_line157/clk2/count_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.236    d1/nolabel_line157/clk2/count_reg[0]_i_7_n_1
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  d1/nolabel_line157/clk2/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.350    d1/nolabel_line157/clk2/count_reg[0]_i_3__0_n_1
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.578 r  d1/nolabel_line157/clk2/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.230     8.808    d1/nolabel_line157/clk2/clear
    SLICE_X38Y45         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.445    14.786    d1/nolabel_line157/clk2/CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.713    14.313    d1/nolabel_line157/clk2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 d1/nolabel_line157/clk2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/nolabel_line157/clk2/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.534ns (41.182%)  route 2.191ns (58.818%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.562     5.083    d1/nolabel_line157/clk2/CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  d1/nolabel_line157/clk2/count_reg[3]/Q
                         net (fo=3, routed)           0.961     6.562    d1/nolabel_line157/clk2/count_reg[3]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  d1/nolabel_line157/clk2/count[0]_i_14__0/O
                         net (fo=1, routed)           0.000     6.686    d1/nolabel_line157/clk2/count[0]_i_14__0_n_1
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.236 r  d1/nolabel_line157/clk2/count_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.236    d1/nolabel_line157/clk2/count_reg[0]_i_7_n_1
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  d1/nolabel_line157/clk2/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.350    d1/nolabel_line157/clk2/count_reg[0]_i_3__0_n_1
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.578 r  d1/nolabel_line157/clk2/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.230     8.808    d1/nolabel_line157/clk2/clear
    SLICE_X38Y45         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.445    14.786    d1/nolabel_line157/clk2/CLK_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  d1/nolabel_line157/clk2/count_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.713    14.313    d1/nolabel_line157/clk2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 d1/clk2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.474%)  route 3.028ns (78.526%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.566     5.087    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d1/clk2/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.418    d1/clk2/count_reg[13]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.542 r  d1/clk2/count[0]_i_7__3/O
                         net (fo=1, routed)           0.647     7.189    d1/clk2/count[0]_i_7__3_n_1
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.313 r  d1/clk2/count[0]_i_4__4/O
                         net (fo=2, routed)           0.568     7.881    d1/clk2/count[0]_i_4__4_n_1
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.005 r  d1/clk2/count[0]_i_1__2/O
                         net (fo=32, routed)          0.938     8.943    d1/clk2/count[0]_i_1__2_n_1
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.436    14.777    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    d1/clk2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 d1/clk2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.474%)  route 3.028ns (78.526%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.566     5.087    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d1/clk2/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.418    d1/clk2/count_reg[13]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.542 r  d1/clk2/count[0]_i_7__3/O
                         net (fo=1, routed)           0.647     7.189    d1/clk2/count[0]_i_7__3_n_1
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.313 r  d1/clk2/count[0]_i_4__4/O
                         net (fo=2, routed)           0.568     7.881    d1/clk2/count[0]_i_4__4_n_1
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.005 r  d1/clk2/count[0]_i_1__2/O
                         net (fo=32, routed)          0.938     8.943    d1/clk2/count[0]_i_1__2_n_1
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.436    14.777    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    d1/clk2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 d1/clk2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.474%)  route 3.028ns (78.526%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.566     5.087    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d1/clk2/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.418    d1/clk2/count_reg[13]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.542 r  d1/clk2/count[0]_i_7__3/O
                         net (fo=1, routed)           0.647     7.189    d1/clk2/count[0]_i_7__3_n_1
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.313 r  d1/clk2/count[0]_i_4__4/O
                         net (fo=2, routed)           0.568     7.881    d1/clk2/count[0]_i_4__4_n_1
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.005 r  d1/clk2/count[0]_i_1__2/O
                         net (fo=32, routed)          0.938     8.943    d1/clk2/count[0]_i_1__2_n_1
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.436    14.777    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    d1/clk2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 d1/clk2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.474%)  route 3.028ns (78.526%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.566     5.087    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d1/clk2/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.418    d1/clk2/count_reg[13]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.542 r  d1/clk2/count[0]_i_7__3/O
                         net (fo=1, routed)           0.647     7.189    d1/clk2/count[0]_i_7__3_n_1
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.313 r  d1/clk2/count[0]_i_4__4/O
                         net (fo=2, routed)           0.568     7.881    d1/clk2/count[0]_i_4__4_n_1
    SLICE_X38Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.005 r  d1/clk2/count[0]_i_1__2/O
                         net (fo=32, routed)          0.938     8.943    d1/clk2/count[0]_i_1__2_n_1
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.436    14.777    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    d1/clk2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 d1/nolabel_line154/clk2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/nolabel_line154/clk2/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.439ns (38.926%)  route 2.258ns (61.074%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.562     5.083    d1/nolabel_line154/clk2/CLK_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  d1/nolabel_line154/clk2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  d1/nolabel_line154/clk2/count_reg[2]/Q
                         net (fo=3, routed)           0.962     6.501    d1/nolabel_line154/clk2/count_reg[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.625 r  d1/nolabel_line154/clk2/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.625    d1/nolabel_line154/clk2/count[0]_i_16_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  d1/nolabel_line154/clk2/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.138    d1/nolabel_line154/clk2/count_reg[0]_i_8_n_1
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  d1/nolabel_line154/clk2/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.255    d1/nolabel_line154/clk2/count_reg[0]_i_3_n_1
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.484 r  d1/nolabel_line154/clk2/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.296     8.780    d1/nolabel_line154/clk2/clear
    SLICE_X35Y45         FDRE                                         r  d1/nolabel_line154/clk2/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.444    14.785    d1/nolabel_line154/clk2/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  d1/nolabel_line154/clk2/count_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.615    14.410    d1/nolabel_line154/clk2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 d1/nolabel_line154/clk2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/nolabel_line154/clk2/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.439ns (38.926%)  route 2.258ns (61.074%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.562     5.083    d1/nolabel_line154/clk2/CLK_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  d1/nolabel_line154/clk2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  d1/nolabel_line154/clk2/count_reg[2]/Q
                         net (fo=3, routed)           0.962     6.501    d1/nolabel_line154/clk2/count_reg[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.625 r  d1/nolabel_line154/clk2/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.625    d1/nolabel_line154/clk2/count[0]_i_16_n_1
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.138 r  d1/nolabel_line154/clk2/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.138    d1/nolabel_line154/clk2/count_reg[0]_i_8_n_1
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  d1/nolabel_line154/clk2/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.255    d1/nolabel_line154/clk2/count_reg[0]_i_3_n_1
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.484 r  d1/nolabel_line154/clk2/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.296     8.780    d1/nolabel_line154/clk2/clear
    SLICE_X35Y45         FDRE                                         r  d1/nolabel_line154/clk2/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.444    14.785    d1/nolabel_line154/clk2/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  d1/nolabel_line154/clk2/count_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.615    14.410    d1/nolabel_line154/clk2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  5.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  d1/clk2/count_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.923    d1/clk2/count_reg[16]_i_1__4_n_8
    SLICE_X37Y50         FDRE                                         r  d1/clk2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  d1/clk2/count_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  d1/clk2/count_reg[16]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.934    d1/clk2/count_reg[16]_i_1__4_n_6
    SLICE_X37Y50         FDRE                                         r  d1/clk2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  d1/clk2/count_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  d1/clk2/count_reg[16]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.959    d1/clk2/count_reg[16]_i_1__4_n_7
    SLICE_X37Y50         FDRE                                         r  d1/clk2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  d1/clk2/count_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  d1/clk2/count_reg[16]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.959    d1/clk2/count_reg[16]_i_1__4_n_5
    SLICE_X37Y50         FDRE                                         r  d1/clk2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  d1/clk2/count_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d1/clk2/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.908    d1/clk2/count_reg[16]_i_1__4_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  d1/clk2/count_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.962    d1/clk2/count_reg[20]_i_1__4_n_8
    SLICE_X37Y51         FDRE                                         r  d1/clk2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  d1/clk2/count_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d1/clk2/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.908    d1/clk2/count_reg[16]_i_1__4_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  d1/clk2/count_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.973    d1/clk2/count_reg[20]_i_1__4_n_6
    SLICE_X37Y51         FDRE                                         r  d1/clk2/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  d1/clk2/count_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d1/clk2/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.908    d1/clk2/count_reg[16]_i_1__4_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  d1/clk2/count_reg[20]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.998    d1/clk2/count_reg[20]_i_1__4_n_7
    SLICE_X37Y51         FDRE                                         r  d1/clk2/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  d1/clk2/count_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d1/clk2/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.908    d1/clk2/count_reg[16]_i_1__4_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  d1/clk2/count_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.998    d1/clk2/count_reg[20]_i_1__4_n_5
    SLICE_X37Y51         FDRE                                         r  d1/clk2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  d1/clk2/count_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d1/clk2/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.908    d1/clk2/count_reg[16]_i_1__4_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  d1/clk2/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.947    d1/clk2/count_reg[20]_i_1__4_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  d1/clk2/count_reg[24]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.001    d1/clk2/count_reg[24]_i_1__4_n_8
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 d1/clk2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/clk2/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.564     1.447    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  d1/clk2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/clk2/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    d1/clk2/count_reg[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d1/clk2/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.869    d1/clk2/count_reg[12]_i_1__4_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d1/clk2/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.908    d1/clk2/count_reg[16]_i_1__4_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  d1/clk2/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.947    d1/clk2/count_reg[20]_i_1__4_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  d1/clk2/count_reg[24]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.012    d1/clk2/count_reg[24]_i_1__4_n_6
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.958    d1/clk2/CLK_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  d1/clk2/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    d1/clk2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   ac/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   ac/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   ac/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   ac/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   ac/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   ac/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   ac/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   ac/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   ac/count2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   ac/count2_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   ac/sclk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   d1/clk2/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   clk1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   clk1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y91   clk1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   clk1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   clk1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   clk1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   clk1/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   clk1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   clk1/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   clk1/count_reg[18]/C



