<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: uart_conf_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="global.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.warn("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <p>üê∏üîé</p>
                <p>Search</p>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structuart__conf__t.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">uart_conf_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>UART device configuration.  
 <a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART device configuration. </p>
<p>UART configuration data.</p>
<p>Configuration details for an UART interface needed by the RPX0XX peripheral.</p>
<p>MSP430 x1xx UART configuration, board level.</p>
<p>MSP430 F2xx/G2xx UART configuration, board level.</p>
<p>UART module configuration options.</p>
<p>Structure for UART configuration data.</p>
<p>UART configuration structure type.</p>
<p>QN908x doesn't have any UART standalone blocks, but it has two FLEXCOMM blocks that can be put in UART mode. The USART_Type* address is one of the FLEXCOMM_Type* addresses as well.</p>
<pre class="fragment">     The frequency f() of the clock `gclk_src` must fulfill the condition

         16 * baud &lt; f(gclk_src) ‚â§ 2¬≤‚Å∞ * baud

     in Asynchronous Arithmetic mode and

         16 * baud &lt; f(gclk_src) ‚â§ 2¬π‚Å∑ * baud

     in Asynchronous Fractional mode
</pre> </div>
<p><code>#include &lt;cpu_uart.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1f5530ae549c109d04f0ad3575644bb7" id="r_a1f5530ae549c109d04f0ad3575644bb7"><td class="memItemLeft" align="right" valign="top">USART_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f5530ae549c109d04f0ad3575644bb7">dev</a></td></tr>
<tr class="memdesc:a1f5530ae549c109d04f0ad3575644bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the used UART device  <br /></td></tr>
<tr class="separator:a1f5530ae549c109d04f0ad3575644bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77945c380a49aa8bbc910a7a9f9ed3f7" id="r_a77945c380a49aa8bbc910a7a9f9ed3f7"><td class="memItemLeft" align="right" valign="top"><a id="a77945c380a49aa8bbc910a7a9f9ed3f7" name="a77945c380a49aa8bbc910a7a9f9ed3f7"></a>
<a class="el" href="atxmega_2include_2periph__cpu_8h.html#a84dd39eddad92f5ea43b0368b47ed1d8">pwr_reduction_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>pwr</b></td></tr>
<tr class="memdesc:a77945c380a49aa8bbc910a7a9f9ed3f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Management. <br /></td></tr>
<tr class="separator:a77945c380a49aa8bbc910a7a9f9ed3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57738979d50769e007af9330599ddcf" id="r_ac57738979d50769e007af9330599ddcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac57738979d50769e007af9330599ddcf">rx_pin</a></td></tr>
<tr class="memdesc:ac57738979d50769e007af9330599ddcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for RX  <br /></td></tr>
<tr class="separator:ac57738979d50769e007af9330599ddcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf99018a5ebb74b990864b5e62c0a0fe" id="r_aaf99018a5ebb74b990864b5e62c0a0fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf99018a5ebb74b990864b5e62c0a0fe">tx_pin</a></td></tr>
<tr class="memdesc:aaf99018a5ebb74b990864b5e62c0a0fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for TX  <br /></td></tr>
<tr class="separator:aaf99018a5ebb74b990864b5e62c0a0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf027d77c033ef03e8d7b3b462c554d1" id="r_adf027d77c033ef03e8d7b3b462c554d1"><td class="memItemLeft" align="right" valign="top"><a id="adf027d77c033ef03e8d7b3b462c554d1" name="adf027d77c033ef03e8d7b3b462c554d1"></a>
<a class="el" href="atxmega_2include_2periph__cpu_8h.html#aa375cff8e60c9488def9f87ec31d962b">cpu_int_lvl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>rx_int_lvl</b></td></tr>
<tr class="memdesc:adf027d77c033ef03e8d7b3b462c554d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Complete Interrupt Level. <br /></td></tr>
<tr class="separator:adf027d77c033ef03e8d7b3b462c554d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5806fd6b1bdf648df90ca8c40bb0e13b" id="r_a5806fd6b1bdf648df90ca8c40bb0e13b"><td class="memItemLeft" align="right" valign="top"><a id="a5806fd6b1bdf648df90ca8c40bb0e13b" name="a5806fd6b1bdf648df90ca8c40bb0e13b"></a>
<a class="el" href="atxmega_2include_2periph__cpu_8h.html#aa375cff8e60c9488def9f87ec31d962b">cpu_int_lvl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tx_int_lvl</b></td></tr>
<tr class="memdesc:a5806fd6b1bdf648df90ca8c40bb0e13b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX Complete Interrupt Level. <br /></td></tr>
<tr class="separator:a5806fd6b1bdf648df90ca8c40bb0e13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f6ee813a300b3d99dc278801ceacdf" id="r_ab0f6ee813a300b3d99dc278801ceacdf"><td class="memItemLeft" align="right" valign="top"><a id="ab0f6ee813a300b3d99dc278801ceacdf" name="ab0f6ee813a300b3d99dc278801ceacdf"></a>
<a class="el" href="atxmega_2include_2periph__cpu_8h.html#aa375cff8e60c9488def9f87ec31d962b">cpu_int_lvl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dre_int_lvl</b></td></tr>
<tr class="memdesc:ab0f6ee813a300b3d99dc278801ceacdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Registry Empty Interrupt Level. <br /></td></tr>
<tr class="separator:ab0f6ee813a300b3d99dc278801ceacdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ddddccb522b26c13e57a0a71c379bc" id="r_ac5ddddccb522b26c13e57a0a71c379bc"><td class="memItemLeft" align="right" valign="top"><a id="ac5ddddccb522b26c13e57a0a71c379bc" name="ac5ddddccb522b26c13e57a0a71c379bc"></a>
<a class="el" href="structcc2538__uart__t.html">cc2538_uart_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>dev</b></td></tr>
<tr class="memdesc:ac5ddddccb522b26c13e57a0a71c379bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the used UART device <br /></td></tr>
<tr class="separator:ac5ddddccb522b26c13e57a0a71c379bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad123951a30b6d09d22c3fb62c1040ee8" id="r_ad123951a30b6d09d22c3fb62c1040ee8"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad123951a30b6d09d22c3fb62c1040ee8">dev</a></td></tr>
<tr class="memdesc:ad123951a30b6d09d22c3fb62c1040ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART, USART or LEUART device used.  <br /></td></tr>
<tr class="separator:ad123951a30b6d09d22c3fb62c1040ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0a4d9ed6350bd21345bee5c0d0cd31" id="r_a9c0a4d9ed6350bd21345bee5c0d0cd31"><td class="memItemLeft" align="right" valign="top"><a id="a9c0a4d9ed6350bd21345bee5c0d0cd31" name="a9c0a4d9ed6350bd21345bee5c0d0cd31"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>loc</b></td></tr>
<tr class="memdesc:a9c0a4d9ed6350bd21345bee5c0d0cd31"><td class="mdescLeft">&#160;</td><td class="mdescRight">location of UART pins <br /></td></tr>
<tr class="separator:a9c0a4d9ed6350bd21345bee5c0d0cd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b23acf3bc341d5b1b4cf7a770dd0c6a" id="r_a0b23acf3bc341d5b1b4cf7a770dd0c6a"><td class="memItemLeft" align="right" valign="top"><a id="a0b23acf3bc341d5b1b4cf7a770dd0c6a" name="a0b23acf3bc341d5b1b4cf7a770dd0c6a"></a>
CMU_Clock_TypeDef&#160;</td><td class="memItemRight" valign="bottom"><b>cmu</b></td></tr>
<tr class="memdesc:a0b23acf3bc341d5b1b4cf7a770dd0c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">the device CMU channel <br /></td></tr>
<tr class="separator:a0b23acf3bc341d5b1b4cf7a770dd0c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353aa24c87fa42e2b1f0652ab55a5c0d" id="r_a353aa24c87fa42e2b1f0652ab55a5c0d"><td class="memItemLeft" align="right" valign="top"><a id="a353aa24c87fa42e2b1f0652ab55a5c0d" name="a353aa24c87fa42e2b1f0652ab55a5c0d"></a>
<a class="el" href="group__CC2538__cmsis.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><b>irq</b></td></tr>
<tr class="memdesc:a353aa24c87fa42e2b1f0652ab55a5c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">the devices base IRQ channel <br /></td></tr>
<tr class="separator:a353aa24c87fa42e2b1f0652ab55a5c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609e66cad5c00637b60e3e55697b024d" id="r_a609e66cad5c00637b60e3e55697b024d"><td class="memItemLeft" align="right" valign="top"><a id="a609e66cad5c00637b60e3e55697b024d" name="a609e66cad5c00637b60e3e55697b024d"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>txd</b></td></tr>
<tr class="memdesc:a609e66cad5c00637b60e3e55697b024d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO used as TxD pin. <br /></td></tr>
<tr class="separator:a609e66cad5c00637b60e3e55697b024d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4e5d39306b9f4b079df8bc3e71655f" id="r_a7d4e5d39306b9f4b079df8bc3e71655f"><td class="memItemLeft" align="right" valign="top"><a id="a7d4e5d39306b9f4b079df8bc3e71655f" name="a7d4e5d39306b9f4b079df8bc3e71655f"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>rxd</b></td></tr>
<tr class="memdesc:a7d4e5d39306b9f4b079df8bc3e71655f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO used as RxD pin. <br /></td></tr>
<tr class="separator:a7d4e5d39306b9f4b079df8bc3e71655f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f65df2f6b5dade275e075f1c35add1" id="r_a21f65df2f6b5dade275e075f1c35add1"><td class="memItemLeft" align="right" valign="top"><a id="a21f65df2f6b5dade275e075f1c35add1" name="a21f65df2f6b5dade275e075f1c35add1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>addr</b></td></tr>
<tr class="memdesc:a21f65df2f6b5dade275e075f1c35add1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART control register address. <br /></td></tr>
<tr class="separator:a21f65df2f6b5dade275e075f1c35add1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefcd2f4b3d7ff2f697e577f029ef4065" id="r_aefcd2f4b3d7ff2f697e577f029ef4065"><td class="memItemLeft" align="right" valign="top"><a id="aefcd2f4b3d7ff2f697e577f029ef4065" name="aefcd2f4b3d7ff2f697e577f029ef4065"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>rx</b></td></tr>
<tr class="memdesc:aefcd2f4b3d7ff2f697e577f029ef4065"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX pin. <br /></td></tr>
<tr class="separator:aefcd2f4b3d7ff2f697e577f029ef4065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f25f25f224441b5aaf1faffab01a1e1" id="r_a7f25f25f224441b5aaf1faffab01a1e1"><td class="memItemLeft" align="right" valign="top"><a id="a7f25f25f224441b5aaf1faffab01a1e1" name="a7f25f25f224441b5aaf1faffab01a1e1"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tx</b></td></tr>
<tr class="memdesc:a7f25f25f224441b5aaf1faffab01a1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX pin. <br /></td></tr>
<tr class="separator:a7f25f25f224441b5aaf1faffab01a1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2583f74e9caed3459ba0bc42fc5a87" id="r_abb2583f74e9caed3459ba0bc42fc5a87"><td class="memItemLeft" align="right" valign="top"><a id="abb2583f74e9caed3459ba0bc42fc5a87" name="abb2583f74e9caed3459ba0bc42fc5a87"></a>
<a class="el" href="riscv__common_2include_2periph__cpu__common_8h.html#a82caf5aabee0ec03f04c8f57b776a065">irqn_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>isr_num</b></td></tr>
<tr class="memdesc:abb2583f74e9caed3459ba0bc42fc5a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">ISR source number. <br /></td></tr>
<tr class="separator:abb2583f74e9caed3459ba0bc42fc5a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b2547ddf67f47812b1f7bd4642a439" id="r_a20b2547ddf67f47812b1f7bd4642a439"><td class="memItemLeft" align="right" valign="top">USART_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20b2547ddf67f47812b1f7bd4642a439">dev</a></td></tr>
<tr class="memdesc:a20b2547ddf67f47812b1f7bd4642a439"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device base register address.  <br /></td></tr>
<tr class="separator:a20b2547ddf67f47812b1f7bd4642a439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa247b560155a028c20cc9c0031e3d7c4" id="r_aa247b560155a028c20cc9c0031e3d7c4"><td class="memItemLeft" align="right" valign="top"><a id="aa247b560155a028c20cc9c0031e3d7c4" name="aa247b560155a028c20cc9c0031e3d7c4"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rcu_mask</b></td></tr>
<tr class="memdesc:aa247b560155a028c20cc9c0031e3d7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit in clock enable register <br /></td></tr>
<tr class="separator:aa247b560155a028c20cc9c0031e3d7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3b854ebcd374a630b97325708a6209" id="r_acf3b854ebcd374a630b97325708a6209"><td class="memItemLeft" align="right" valign="top"><a id="acf3b854ebcd374a630b97325708a6209" name="acf3b854ebcd374a630b97325708a6209"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>bus</b></td></tr>
<tr class="memdesc:acf3b854ebcd374a630b97325708a6209"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB bus. <br /></td></tr>
<tr class="separator:acf3b854ebcd374a630b97325708a6209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa7f8557395eb2179f9d330c5724d10" id="r_a4fa7f8557395eb2179f9d330c5724d10"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4fa7f8557395eb2179f9d330c5724d10">irqn</a></td></tr>
<tr class="memdesc:a4fa7f8557395eb2179f9d330c5724d10"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ channel.  <br /></td></tr>
<tr class="separator:a4fa7f8557395eb2179f9d330c5724d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bfd750eaf1be2e403098240eaa56b5" id="r_ad7bfd750eaf1be2e403098240eaa56b5"><td class="memItemLeft" align="right" valign="top"><a id="ad7bfd750eaf1be2e403098240eaa56b5" name="ad7bfd750eaf1be2e403098240eaa56b5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>freq</b></td></tr>
<tr class="memdesc:ad7bfd750eaf1be2e403098240eaa56b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clock frequency, usually CLOCK_CORECLOCK or CLOCK_BUSCLOCK. <br /></td></tr>
<tr class="separator:ad7bfd750eaf1be2e403098240eaa56b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4384b6d6076470d6a6b1c87d912b501e" id="r_a4384b6d6076470d6a6b1c87d912b501e"><td class="memItemLeft" align="right" valign="top"><a id="a4384b6d6076470d6a6b1c87d912b501e" name="a4384b6d6076470d6a6b1c87d912b501e"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>pin_rx</b></td></tr>
<tr class="memdesc:a4384b6d6076470d6a6b1c87d912b501e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX pin, GPIO_UNDEF disables RX. <br /></td></tr>
<tr class="separator:a4384b6d6076470d6a6b1c87d912b501e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530a98033beb46f3c154e0e980401198" id="r_a530a98033beb46f3c154e0e980401198"><td class="memItemLeft" align="right" valign="top"><a id="a530a98033beb46f3c154e0e980401198" name="a530a98033beb46f3c154e0e980401198"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>pin_tx</b></td></tr>
<tr class="memdesc:a530a98033beb46f3c154e0e980401198"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX pin. <br /></td></tr>
<tr class="separator:a530a98033beb46f3c154e0e980401198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b1dfcff9ab1c99323112c57f8b8efd" id="r_af2b1dfcff9ab1c99323112c57f8b8efd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__CC2538__cmsis.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2b1dfcff9ab1c99323112c57f8b8efd">irqn</a></td></tr>
<tr class="memdesc:af2b1dfcff9ab1c99323112c57f8b8efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ number for this module.  <br /></td></tr>
<tr class="separator:af2b1dfcff9ab1c99323112c57f8b8efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac423bff733d5a4274701defd8822f98b" id="r_ac423bff733d5a4274701defd8822f98b"><td class="memItemLeft" align="right" valign="top"><a id="ac423bff733d5a4274701defd8822f98b" name="ac423bff733d5a4274701defd8822f98b"></a>
volatile uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><b>scgc_addr</b></td></tr>
<tr class="memdesc:ac423bff733d5a4274701defd8822f98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable register, in SIM module. <br /></td></tr>
<tr class="separator:ac423bff733d5a4274701defd8822f98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf40ee39727e2452fb12720a8ab05a28" id="r_aaf40ee39727e2452fb12720a8ab05a28"><td class="memItemLeft" align="right" valign="top"><a id="aaf40ee39727e2452fb12720a8ab05a28" name="aaf40ee39727e2452fb12720a8ab05a28"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>scgc_bit</b></td></tr>
<tr class="memdesc:aaf40ee39727e2452fb12720a8ab05a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable bit, within the register. <br /></td></tr>
<tr class="separator:aaf40ee39727e2452fb12720a8ab05a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ac2d6c4180498d240cc656c0ea96ff" id="r_ac1ac2d6c4180498d240cc656c0ea96ff"><td class="memItemLeft" align="right" valign="top"><a id="ac1ac2d6c4180498d240cc656c0ea96ff" name="ac1ac2d6c4180498d240cc656c0ea96ff"></a>
<a class="el" href="kinetis_2include_2periph__cpu_8h.html#a93f7c73d772490ab4d22bda8fd0aa5a6">uart_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>mode</b></td></tr>
<tr class="memdesc:ac1ac2d6c4180498d240cc656c0ea96ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART mode: data bits, parity, stop bits. <br /></td></tr>
<tr class="separator:ac1ac2d6c4180498d240cc656c0ea96ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1916c5e6a856f84747b44179304844d2" id="r_a1916c5e6a856f84747b44179304844d2"><td class="memItemLeft" align="right" valign="top"><a id="a1916c5e6a856f84747b44179304844d2" name="a1916c5e6a856f84747b44179304844d2"></a>
<a class="el" href="cpu__uart_8h.html#a5df130ef5152041e30a95957a5e4ca64">uart_type_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>type</b></td></tr>
<tr class="memdesc:a1916c5e6a856f84747b44179304844d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware module type (KINETIS_UART or KINETIS_LPUART) <br /></td></tr>
<tr class="separator:a1916c5e6a856f84747b44179304844d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b00a96e712924735c52f9d784146def" id="r_a2b00a96e712924735c52f9d784146def"><td class="memItemLeft" align="right" valign="top"><a id="a2b00a96e712924735c52f9d784146def" name="a2b00a96e712924735c52f9d784146def"></a>
LPC_UART_TypeDef *&#160;</td><td class="memItemRight" valign="bottom"><b>dev</b></td></tr>
<tr class="memdesc:a2b00a96e712924735c52f9d784146def"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the UART device <br /></td></tr>
<tr class="separator:a2b00a96e712924735c52f9d784146def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9eac676dceb1c44f0005057aac90ea" id="r_a7e9eac676dceb1c44f0005057aac90ea"><td class="memItemLeft" align="right" valign="top"><a id="a7e9eac676dceb1c44f0005057aac90ea" name="a7e9eac676dceb1c44f0005057aac90ea"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>irq_rx</b></td></tr>
<tr class="memdesc:a7e9eac676dceb1c44f0005057aac90ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX IRQ number. <br /></td></tr>
<tr class="separator:a7e9eac676dceb1c44f0005057aac90ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1eb99498eed32fe4c8be58ca7bd2ed" id="r_a9b1eb99498eed32fe4c8be58ca7bd2ed"><td class="memItemLeft" align="right" valign="top"><a id="a9b1eb99498eed32fe4c8be58ca7bd2ed" name="a9b1eb99498eed32fe4c8be58ca7bd2ed"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>clk_offset</b></td></tr>
<tr class="memdesc:a9b1eb99498eed32fe4c8be58ca7bd2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">The offset of the periph in the clk sel. <br /></td></tr>
<tr class="separator:a9b1eb99498eed32fe4c8be58ca7bd2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0486efae3086dd758dd67ba6671fe1d7" id="r_a0486efae3086dd758dd67ba6671fe1d7"><td class="memItemLeft" align="right" valign="top"><a id="a0486efae3086dd758dd67ba6671fe1d7" name="a0486efae3086dd758dd67ba6671fe1d7"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>pinsel</b></td></tr>
<tr class="memdesc:a0486efae3086dd758dd67ba6671fe1d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PINSEL# of the RX and TX pin. <br /></td></tr>
<tr class="separator:a0486efae3086dd758dd67ba6671fe1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01152c9d65941d157a940bfd1cc3f483" id="r_a01152c9d65941d157a940bfd1cc3f483"><td class="memItemLeft" align="right" valign="top"><a id="a01152c9d65941d157a940bfd1cc3f483" name="a01152c9d65941d157a940bfd1cc3f483"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>pinsel_shift</b></td></tr>
<tr class="memdesc:a01152c9d65941d157a940bfd1cc3f483"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX bitshift of the PINSEL# register. <br /></td></tr>
<tr class="separator:a01152c9d65941d157a940bfd1cc3f483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b208337925007d84959451d4ec8862" id="r_ab6b208337925007d84959451d4ec8862"><td class="memItemLeft" align="right" valign="top"><a id="ab6b208337925007d84959451d4ec8862" name="ab6b208337925007d84959451d4ec8862"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>pinsel_af</b></td></tr>
<tr class="memdesc:ab6b208337925007d84959451d4ec8862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alternate function of the PINSEL# register. <br /></td></tr>
<tr class="separator:ab6b208337925007d84959451d4ec8862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e377d856bf2b62664867165039c4e50" id="r_a8e377d856bf2b62664867165039c4e50"><td class="memItemLeft" align="right" valign="top"><a id="a8e377d856bf2b62664867165039c4e50" name="a8e377d856bf2b62664867165039c4e50"></a>
lpc23xx_uart_t *&#160;</td><td class="memItemRight" valign="bottom"><b>dev</b></td></tr>
<tr class="memdesc:a8e377d856bf2b62664867165039c4e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the UART device <br /></td></tr>
<tr class="separator:a8e377d856bf2b62664867165039c4e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9de5c74ddca86cfb16b0abe85c246e" id="r_abb9de5c74ddca86cfb16b0abe85c246e"><td class="memItemLeft" align="right" valign="top"><a id="abb9de5c74ddca86cfb16b0abe85c246e" name="abb9de5c74ddca86cfb16b0abe85c246e"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>irq_prio_rx</b></td></tr>
<tr class="memdesc:abb9de5c74ddca86cfb16b0abe85c246e"><td class="mdescLeft">&#160;</td><td class="mdescRight">priority of the RX IRQ <br /></td></tr>
<tr class="separator:abb9de5c74ddca86cfb16b0abe85c246e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636c3019150f60239b814e6930523596" id="r_a636c3019150f60239b814e6930523596"><td class="memItemLeft" align="right" valign="top"><a id="a636c3019150f60239b814e6930523596" name="a636c3019150f60239b814e6930523596"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>pinsel_rx</b></td></tr>
<tr class="memdesc:a636c3019150f60239b814e6930523596"><td class="mdescLeft">&#160;</td><td class="mdescRight">PINSEL# of the RX pin <br  />
 <br /></td></tr>
<tr class="separator:a636c3019150f60239b814e6930523596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ab5a549475d570324e8f2c473c7a29" id="r_ab1ab5a549475d570324e8f2c473c7a29"><td class="memItemLeft" align="right" valign="top"><a id="ab1ab5a549475d570324e8f2c473c7a29" name="ab1ab5a549475d570324e8f2c473c7a29"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>pinsel_tx</b></td></tr>
<tr class="memdesc:ab1ab5a549475d570324e8f2c473c7a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">PINSEL# of the TX pin <br  />
 <br /></td></tr>
<tr class="separator:ab1ab5a549475d570324e8f2c473c7a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67f19bf407420ca9290904177b58712" id="r_af67f19bf407420ca9290904177b58712"><td class="memItemLeft" align="right" valign="top"><a id="af67f19bf407420ca9290904177b58712" name="af67f19bf407420ca9290904177b58712"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>pinsel_msk_rx</b></td></tr>
<tr class="memdesc:af67f19bf407420ca9290904177b58712"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX PINSEL Mask <br  />
 <br /></td></tr>
<tr class="separator:af67f19bf407420ca9290904177b58712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ae6344d844f9efb0cac7aaf656305a" id="r_a94ae6344d844f9efb0cac7aaf656305a"><td class="memItemLeft" align="right" valign="top"><a id="a94ae6344d844f9efb0cac7aaf656305a" name="a94ae6344d844f9efb0cac7aaf656305a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>pinsel_msk_tx</b></td></tr>
<tr class="memdesc:a94ae6344d844f9efb0cac7aaf656305a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX PINSEL Mask <br  />
 <br /></td></tr>
<tr class="separator:a94ae6344d844f9efb0cac7aaf656305a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a6c6d5de5cb7e7df88031666151b61" id="r_a97a6c6d5de5cb7e7df88031666151b61"><td class="memItemLeft" align="right" valign="top"><a id="a97a6c6d5de5cb7e7df88031666151b61" name="a97a6c6d5de5cb7e7df88031666151b61"></a>
const <a class="el" href="structmsp430__usci__uart__params__t.html">msp430_usci_uart_params_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>uart</b></td></tr>
<tr class="memdesc:a97a6c6d5de5cb7e7df88031666151b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">The UART configuration to use. <br /></td></tr>
<tr class="separator:a97a6c6d5de5cb7e7df88031666151b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac86b93eae7a064d75d780231f5368387" id="r_ac86b93eae7a064d75d780231f5368387"><td class="memItemLeft" align="right" valign="top"><a id="ac86b93eae7a064d75d780231f5368387" name="ac86b93eae7a064d75d780231f5368387"></a>
const <a class="el" href="structmsp430__usart__uart__params__t.html">msp430_usart_uart_params_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>uart</b></td></tr>
<tr class="memdesc:ac86b93eae7a064d75d780231f5368387"><td class="mdescLeft">&#160;</td><td class="mdescRight">The UART configuration to use. <br /></td></tr>
<tr class="separator:ac86b93eae7a064d75d780231f5368387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b373e14653a62ed040aff106494d25f" id="r_a8b373e14653a62ed040aff106494d25f"><td class="memItemLeft" align="right" valign="top"><a id="a8b373e14653a62ed040aff106494d25f" name="a8b373e14653a62ed040aff106494d25f"></a>
NRF_UART_Type *&#160;</td><td class="memItemRight" valign="bottom"><b>dev</b></td></tr>
<tr class="memdesc:a8b373e14653a62ed040aff106494d25f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device base register address. <br /></td></tr>
<tr class="separator:a8b373e14653a62ed040aff106494d25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c8caf256abef3f8cd1db783e142545" id="r_a73c8caf256abef3f8cd1db783e142545"><td class="memItemLeft" align="right" valign="top"><a id="a73c8caf256abef3f8cd1db783e142545" name="a73c8caf256abef3f8cd1db783e142545"></a>
UART0_Type *&#160;</td><td class="memItemRight" valign="bottom"><b>dev</b></td></tr>
<tr class="memdesc:a73c8caf256abef3f8cd1db783e142545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of the I/O registers of the device. <br /></td></tr>
<tr class="separator:a73c8caf256abef3f8cd1db783e142545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae53b16cba6e807a02015487adbcd1c" id="r_aaae53b16cba6e807a02015487adbcd1c"><td class="memItemLeft" align="right" valign="top"><a id="aaae53b16cba6e807a02015487adbcd1c" name="aaae53b16cba6e807a02015487adbcd1c"></a>
SercomUsart *&#160;</td><td class="memItemRight" valign="bottom"><b>dev</b></td></tr>
<tr class="memdesc:aaae53b16cba6e807a02015487adbcd1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the used UART device <br /></td></tr>
<tr class="separator:aaae53b16cba6e807a02015487adbcd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fca9385395d60e936d1dc0f6b87883" id="r_a23fca9385395d60e936d1dc0f6b87883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23fca9385395d60e936d1dc0f6b87883">mux</a></td></tr>
<tr class="memdesc:a23fca9385395d60e936d1dc0f6b87883"><td class="mdescLeft">&#160;</td><td class="mdescRight">alternative function for pins  <br /></td></tr>
<tr class="separator:a23fca9385395d60e936d1dc0f6b87883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f6122e636aa7925f95fdc0c6668866" id="r_ab1f6122e636aa7925f95fdc0c6668866"><td class="memItemLeft" align="right" valign="top"><a id="ab1f6122e636aa7925f95fdc0c6668866" name="ab1f6122e636aa7925f95fdc0c6668866"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199">uart_rxpad_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>rx_pad</b></td></tr>
<tr class="memdesc:ab1f6122e636aa7925f95fdc0c6668866"><td class="mdescLeft">&#160;</td><td class="mdescRight">pad selection for RX line <br /></td></tr>
<tr class="separator:ab1f6122e636aa7925f95fdc0c6668866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa947df65890d8c7040facae096b4f1b1" id="r_aa947df65890d8c7040facae096b4f1b1"><td class="memItemLeft" align="right" valign="top"><a id="aa947df65890d8c7040facae096b4f1b1" name="aa947df65890d8c7040facae096b4f1b1"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576d">uart_txpad_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tx_pad</b></td></tr>
<tr class="memdesc:aa947df65890d8c7040facae096b4f1b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">pad selection for TX line <br /></td></tr>
<tr class="separator:aa947df65890d8c7040facae096b4f1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab641a7810cb2896e9fb188ea2a250816" id="r_ab641a7810cb2896e9fb188ea2a250816"><td class="memItemLeft" align="right" valign="top"><a id="ab641a7810cb2896e9fb188ea2a250816" name="ab641a7810cb2896e9fb188ea2a250816"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a836e09ffaa5767111e9d10b38a17fd75">uart_flag_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>flags</b></td></tr>
<tr class="memdesc:ab641a7810cb2896e9fb188ea2a250816"><td class="mdescLeft">&#160;</td><td class="mdescRight">set optional SERCOM flags <br /></td></tr>
<tr class="separator:ab641a7810cb2896e9fb188ea2a250816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e73c6b374711c0e45671593c30103fc" id="r_a3e73c6b374711c0e45671593c30103fc"><td class="memItemLeft" align="right" valign="top"><a id="a3e73c6b374711c0e45671593c30103fc" name="a3e73c6b374711c0e45671593c30103fc"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>gclk_src</b></td></tr>
<tr class="memdesc:a3e73c6b374711c0e45671593c30103fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK source which supplys SERCOM. <br /></td></tr>
<tr class="separator:a3e73c6b374711c0e45671593c30103fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e5ab7bd87f32f5703d9a65eac71ad3" id="r_ae1e5ab7bd87f32f5703d9a65eac71ad3"><td class="memItemLeft" align="right" valign="top"><a id="ae1e5ab7bd87f32f5703d9a65eac71ad3" name="ae1e5ab7bd87f32f5703d9a65eac71ad3"></a>
Uart *&#160;</td><td class="memItemRight" valign="bottom"><b>dev</b></td></tr>
<tr class="memdesc:ae1e5ab7bd87f32f5703d9a65eac71ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">U(S)ART device used. <br /></td></tr>
<tr class="separator:ae1e5ab7bd87f32f5703d9a65eac71ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba60a1bae66ee337b9a1476bb71952d4" id="r_aba60a1bae66ee337b9a1476bb71952d4"><td class="memItemLeft" align="right" valign="top"><a id="aba60a1bae66ee337b9a1476bb71952d4" name="aba60a1bae66ee337b9a1476bb71952d4"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>pmc_id</b></td></tr>
<tr class="memdesc:aba60a1bae66ee337b9a1476bb71952d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit in the PMC register of the device <br /></td></tr>
<tr class="separator:aba60a1bae66ee337b9a1476bb71952d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f3d857c252066d571b31b0409bf5c4" id="r_a93f3d857c252066d571b31b0409bf5c4"><td class="memItemLeft" align="right" valign="top"><a id="a93f3d857c252066d571b31b0409bf5c4" name="a93f3d857c252066d571b31b0409bf5c4"></a>
USART_TypeDef *&#160;</td><td class="memItemRight" valign="bottom"><b>dev</b></td></tr>
<tr class="memdesc:a93f3d857c252066d571b31b0409bf5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device base register address. <br /></td></tr>
<tr class="separator:a93f3d857c252066d571b31b0409bf5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825d04c8366de6946c9ee1cb019c9b0c" id="r_a825d04c8366de6946c9ee1cb019c9b0c"><td class="memItemLeft" align="right" valign="top"><a id="a825d04c8366de6946c9ee1cb019c9b0c" name="a825d04c8366de6946c9ee1cb019c9b0c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_mask</b></td></tr>
<tr class="memdesc:a825d04c8366de6946c9ee1cb019c9b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit in clock enable register <br /></td></tr>
<tr class="separator:a825d04c8366de6946c9ee1cb019c9b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5534e71b162b89034c0b021102c643e4" id="r_a5534e71b162b89034c0b021102c643e4"><td class="memItemLeft" align="right" valign="top"><a id="a5534e71b162b89034c0b021102c643e4" name="a5534e71b162b89034c0b021102c643e4"></a>
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>rx_af</b></td></tr>
<tr class="memdesc:a5534e71b162b89034c0b021102c643e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">alternate function for RX pin <br /></td></tr>
<tr class="separator:a5534e71b162b89034c0b021102c643e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac308620ca928ccd79894f11b11d9e0ac" id="r_ac308620ca928ccd79894f11b11d9e0ac"><td class="memItemLeft" align="right" valign="top"><a id="ac308620ca928ccd79894f11b11d9e0ac" name="ac308620ca928ccd79894f11b11d9e0ac"></a>
<a class="el" href="gd32v_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tx_af</b></td></tr>
<tr class="memdesc:ac308620ca928ccd79894f11b11d9e0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">alternate function for TX pin <br /></td></tr>
<tr class="separator:ac308620ca928ccd79894f11b11d9e0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a1f5530ae549c109d04f0ad3575644bb7" name="a1f5530ae549c109d04f0ad3575644bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5530ae549c109d04f0ad3575644bb7">&#9670;&#160;</a></span>dev <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USART_Type * uart_conf_t::dev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pointer to the used UART device </p>
<p>Pointer to module hardware registers. </p>

</div>
</div>
<a id="ad123951a30b6d09d22c3fb62c1040ee8" name="ad123951a30b6d09d22c3fb62c1040ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad123951a30b6d09d22c3fb62c1040ee8">&#9670;&#160;</a></span>dev <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* uart_conf_t::dev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART, USART or LEUART device used. </p>
<p>Pointer to module hardware registers. </p>

</div>
</div>
<a id="a20b2547ddf67f47812b1f7bd4642a439" name="a20b2547ddf67f47812b1f7bd4642a439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b2547ddf67f47812b1f7bd4642a439">&#9670;&#160;</a></span>dev <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USART_Type* uart_conf_t::dev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART device base register address. </p>
<p>Pointer to module hardware registers. </p>

</div>
</div>
<a id="a4fa7f8557395eb2179f9d330c5724d10" name="a4fa7f8557395eb2179f9d330c5724d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fa7f8557395eb2179f9d330c5724d10">&#9670;&#160;</a></span>irqn <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t uart_conf_t::irqn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ channel. </p>
<p>IRQ number of the UART interface.</p>
<p>interrupt number of the device </p>

</div>
</div>
<a id="af2b1dfcff9ab1c99323112c57f8b8efd" name="af2b1dfcff9ab1c99323112c57f8b8efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b1dfcff9ab1c99323112c57f8b8efd">&#9670;&#160;</a></span>irqn <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__CC2538__cmsis.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> uart_conf_t::irqn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ number for this module. </p>
<p>IRQ number of the UART interface. </p>

</div>
</div>
<a id="a23fca9385395d60e936d1dc0f6b87883" name="a23fca9385395d60e936d1dc0f6b87883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fca9385395d60e936d1dc0f6b87883">&#9670;&#160;</a></span>mux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a> uart_conf_t::mux</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>alternative function for pins </p>
<p>MUX used for pins. </p>

</div>
</div>
<a id="ac57738979d50769e007af9330599ddcf" name="ac57738979d50769e007af9330599ddcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57738979d50769e007af9330599ddcf">&#9670;&#160;</a></span>rx_pin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> uart_conf_t::rx_pin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pin used for RX </p>
<p>GPIO pin to use for RX.</p>
<p>RX pin, GPIO_UNDEF disables RX.</p>
<p>RX pin. </p>

</div>
</div>
<a id="aaf99018a5ebb74b990864b5e62c0a0fe" name="aaf99018a5ebb74b990864b5e62c0a0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf99018a5ebb74b990864b5e62c0a0fe">&#9670;&#160;</a></span>tx_pin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> uart_conf_t::tx_pin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pin used for TX </p>
<p>GPIO pin to use for TX.</p>
<p>TX pin, GPIO_UNDEF disables TX.</p>
<p>TX pin. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/atxmega/include/<a class="el" href="atxmega_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/cc2538/include/<a class="el" href="cc2538_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/efm32/include/<a class="el" href="efm32_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/esp32/include/<a class="el" href="esp32_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/esp8266/include/<a class="el" href="esp8266_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/fe310/include/<a class="el" href="fe310_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/gd32v/include/<a class="el" href="gd32v_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/kinetis/include/<a class="el" href="kinetis_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/lpc1768/include/<a class="el" href="lpc1768_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/lpc23xx/include/<a class="el" href="lpc23xx_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/msp430/include/f2xx_g2xx/<a class="el" href="msp430_2include_2f2xx__g2xx_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/msp430/include/x1xx/<a class="el" href="msp430_2include_2x1xx_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/nrf5x_common/include/<a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html">periph_cpu_common.h</a></li>
<li>cpu/qn908x/include/<a class="el" href="qn908x_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/rpx0xx/include/<a class="el" href="rpx0xx_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/sam0_common/include/<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html">periph_cpu_common.h</a></li>
<li>cpu/sam3/include/<a class="el" href="sam3_2include_2periph__cpu_8h.html">periph_cpu.h</a></li>
<li>cpu/stm32/include/periph/<a class="el" href="cpu__uart_8h.html">cpu_uart.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></li>
    <li class="footer">Generated on Tue Oct 8 2024 10:42:48 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
