{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702842721465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702842721465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 11:52:01 2023 " "Processing started: Sun Dec 17 11:52:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702842721465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1702842721465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_soc -c risc_soc --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_soc -c risc_soc --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1702842721465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1702842721602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1702842721602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/risc_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/risc_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_soc " "Found entity 1: risc_soc" {  } { { "../risc_soc.v" "" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/risc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/risc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 risc_core_pl " "Found entity 1: risc_core_pl" {  } { { "../risc_core.v" "" { Text "/home/tanveer/risc/Pipelined/risc_core.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.v" "" { Text "/home/tanveer/risc/Pipelined/regfile.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory.v" "" { Text "/home/tanveer/risc/Pipelined/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/inst_fetch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/inst_fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_fetch_unit " "Found entity 1: inst_fetch_unit" {  } { { "../inst_fetch_unit.v" "" { Text "/home/tanveer/risc/Pipelined/inst_fetch_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/inst_decode_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/inst_decode_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decode_unit " "Found entity 1: inst_decode_unit" {  } { { "../inst_decode_unit.v" "" { Text "/home/tanveer/risc/Pipelined/inst_decode_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/if_id_pl_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/if_id_pl_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_pl_reg " "Found entity 1: if_id_pl_reg" {  } { { "../if_id_pl_reg.v" "" { Text "/home/tanveer/risc/Pipelined/if_id_pl_reg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/id_ex_pl_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/id_ex_pl_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_pl_reg " "Found entity 1: id_ex_pl_reg" {  } { { "../id_ex_pl_reg.v" "" { Text "/home/tanveer/risc/Pipelined/id_ex_pl_reg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/exec_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/exec_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 exec_unit " "Found entity 1: exec_unit" {  } { { "../exec_unit.v" "" { Text "/home/tanveer/risc/Pipelined/exec_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/ex_wb_pl_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/ex_wb_pl_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_wb_pl_reg " "Found entity 1: ex_wb_pl_reg" {  } { { "../ex_wb_pl_reg.v" "" { Text "/home/tanveer/risc/Pipelined/ex_wb_pl_reg.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.v" "" { Text "/home/tanveer/risc/Pipelined/datapath.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/data_forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/data_forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_forwarding_unit " "Found entity 1: data_forwarding_unit" {  } { { "../data_forwarding_unit.v" "" { Text "/home/tanveer/risc/Pipelined/data_forwarding_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit.v" "" { Text "/home/tanveer/risc/Pipelined/control_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tanveer/risc/Pipelined/arth_logic_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tanveer/risc/Pipelined/arth_logic_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arth_logic_unit " "Found entity 1: arth_logic_unit" {  } { { "../arth_logic_unit.v" "" { Text "/home/tanveer/risc/Pipelined/arth_logic_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702842725971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702842725971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_soc " "Elaborating entity \"risc_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1702842725995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_core_pl risc_core_pl:RISC_PL " "Elaborating entity \"risc_core_pl\" for hierarchy \"risc_core_pl:RISC_PL\"" {  } { { "../risc_soc.v" "RISC_PL" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit risc_core_pl:RISC_PL\|control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"risc_core_pl:RISC_PL\|control_unit:CU\"" {  } { { "../risc_core.v" "CU" { Text "/home/tanveer/risc/Pipelined/risc_core.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath risc_core_pl:RISC_PL\|datapath:DU " "Elaborating entity \"datapath\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\"" {  } { { "../risc_core.v" "DU" { Text "/home/tanveer/risc/Pipelined/risc_core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 datapath.v(76) " "Verilog HDL assignment warning at datapath.v(76): truncated value with size 16 to match size of target (1)" {  } { { "../datapath.v" "" { Text "/home/tanveer/risc/Pipelined/datapath.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1702842726007 "|risc_soc|risc_core_pl:RISC_PL|datapath:DU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_fetch_unit risc_core_pl:RISC_PL\|datapath:DU\|inst_fetch_unit:IFU " "Elaborating entity \"inst_fetch_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|inst_fetch_unit:IFU\"" {  } { { "../datapath.v" "IFU" { Text "/home/tanveer/risc/Pipelined/datapath.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_pl_reg risc_core_pl:RISC_PL\|datapath:DU\|if_id_pl_reg:FDPR " "Elaborating entity \"if_id_pl_reg\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|if_id_pl_reg:FDPR\"" {  } { { "../datapath.v" "FDPR" { Text "/home/tanveer/risc/Pipelined/datapath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_decode_unit risc_core_pl:RISC_PL\|datapath:DU\|inst_decode_unit:IDU " "Elaborating entity \"inst_decode_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|inst_decode_unit:IDU\"" {  } { { "../datapath.v" "IDU" { Text "/home/tanveer/risc/Pipelined/datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_rs1_rdata inst_decode_unit.v(26) " "Verilog HDL or VHDL warning at inst_decode_unit.v(26): object \"alu_rs1_rdata\" assigned a value but never read" {  } { { "../inst_decode_unit.v" "" { Text "/home/tanveer/risc/Pipelined/inst_decode_unit.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1702842726018 "|risc_soc|risc_core_pl:RISC_PL|datapath:DU|inst_decode_unit:IDU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_rs2_rdata inst_decode_unit.v(27) " "Verilog HDL or VHDL warning at inst_decode_unit.v(27): object \"alu_rs2_rdata\" assigned a value but never read" {  } { { "../inst_decode_unit.v" "" { Text "/home/tanveer/risc/Pipelined/inst_decode_unit.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1702842726018 "|risc_soc|risc_core_pl:RISC_PL|datapath:DU|inst_decode_unit:IDU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_pl_reg risc_core_pl:RISC_PL\|datapath:DU\|id_ex_pl_reg:DEPR " "Elaborating entity \"id_ex_pl_reg\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|id_ex_pl_reg:DEPR\"" {  } { { "../datapath.v" "DEPR" { Text "/home/tanveer/risc/Pipelined/datapath.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec_unit risc_core_pl:RISC_PL\|datapath:DU\|exec_unit:EXU " "Elaborating entity \"exec_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|exec_unit:EXU\"" {  } { { "../datapath.v" "EXU" { Text "/home/tanveer/risc/Pipelined/datapath.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arth_logic_unit risc_core_pl:RISC_PL\|datapath:DU\|exec_unit:EXU\|arth_logic_unit:ALU " "Elaborating entity \"arth_logic_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|exec_unit:EXU\|arth_logic_unit:ALU\"" {  } { { "../exec_unit.v" "ALU" { Text "/home/tanveer/risc/Pipelined/exec_unit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_wb_pl_reg risc_core_pl:RISC_PL\|datapath:DU\|ex_wb_pl_reg:EWPR " "Elaborating entity \"ex_wb_pl_reg\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|ex_wb_pl_reg:EWPR\"" {  } { { "../datapath.v" "EWPR" { Text "/home/tanveer/risc/Pipelined/datapath.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile risc_core_pl:RISC_PL\|datapath:DU\|regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|regfile:RF\"" {  } { { "../datapath.v" "RF" { Text "/home/tanveer/risc/Pipelined/datapath.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_forwarding_unit risc_core_pl:RISC_PL\|datapath:DU\|data_forwarding_unit:DFU " "Elaborating entity \"data_forwarding_unit\" for hierarchy \"risc_core_pl:RISC_PL\|datapath:DU\|data_forwarding_unit:DFU\"" {  } { { "../datapath.v" "DFU" { Text "/home/tanveer/risc/Pipelined/datapath.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:IMEM " "Elaborating entity \"memory\" for hierarchy \"memory:IMEM\"" {  } { { "../risc_soc.v" "IMEM" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:DMEM " "Elaborating entity \"memory\" for hierarchy \"memory:DMEM\"" {  } { { "../risc_soc.v" "DMEM" { Text "/home/tanveer/risc/Pipelined/risc_soc.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702842726045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702842726107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 11:52:06 2023 " "Processing ended: Sun Dec 17 11:52:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702842726107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702842726107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702842726107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1702842726107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702842727295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702842727295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 11:52:07 2023 " "Processing started: Sun Dec 17 11:52:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702842727295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702842727295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp risc_soc -c risc_soc --netlist_type=sgate " "Command: quartus_npp risc_soc -c risc_soc --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702842727295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1702842727331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702842727360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 11:52:07 2023 " "Processing ended: Sun Dec 17 11:52:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702842727360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702842727360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702842727360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702842727360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702842785564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702842785564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 11:53:05 2023 " "Processing started: Sun Dec 17 11:53:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702842785564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702842785564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp risc_soc -c risc_soc --netlist_type=sm_process " "Command: quartus_npp risc_soc -c risc_soc --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702842785564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1702842785599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702842785612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 11:53:05 2023 " "Processing ended: Sun Dec 17 11:53:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702842785612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702842785612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702842785612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1702842785612 ""}
