{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555660622892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555660622919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 09:57:02 2019 " "Processing started: Fri Apr 19 09:57:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555660622919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660622919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_eq_solver -c soc_eq_solver " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_eq_solver -c soc_eq_solver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660622919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555660634041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_sram_data-behave " "Found design unit 1: write_sram_data-behave" {  } { { "../vhdl_design_files/write_sram_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656528 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_sram_data " "Found entity 1: write_sram_data" {  } { { "../vhdl_design_files/write_sram_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_pack " "Found design unit 1: soc_eq_solver_pack" {  } { { "../vhdl_design_files/soc_eq_solver_pack.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656540 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 soc_eq_solver_pack-body " "Found design unit 2: soc_eq_solver_pack-body" {  } { { "../vhdl_design_files/soc_eq_solver_pack.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_solver-behave " "Found design unit 1: serial_solver-behave" {  } { { "../vhdl_design_files/serial_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656557 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_solver " "Found entity 1: serial_solver" {  } { { "../vhdl_design_files/serial_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_fifo_data-behave " "Found design unit 1: read_fifo_data-behave" {  } { { "../vhdl_design_files/read_fifo_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656576 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_fifo_data " "Found entity 1: read_fifo_data" {  } { { "../vhdl_design_files/read_fifo_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_solver-behave " "Found design unit 1: parallel_solver-behave" {  } { { "../vhdl_design_files/parallel_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656593 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_solver " "Found entity 1: parallel_solver" {  } { { "../vhdl_design_files/parallel_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_reducer-behave " "Found design unit 1: eq_reducer-behave" {  } { { "../vhdl_design_files/eq_reducer.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656609 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_reducer " "Found entity 1: eq_reducer" {  } { { "../vhdl_design_files/eq_reducer.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_rearrange-behave " "Found design unit 1: eq_rearrange-behave" {  } { { "../vhdl_design_files/eq_rearrange.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656624 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_rearrange " "Found entity 1: eq_rearrange" {  } { { "../vhdl_design_files/eq_rearrange.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps-rtl " "Found design unit 1: soc_eq_solver_hps-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656658 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps " "Found entity 1: soc_eq_solver_hps" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps_rst_controller-rtl " "Found design unit 1: soc_eq_solver_hps_rst_controller-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656674 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_rst_controller " "Found entity 1: soc_eq_solver_hps_rst_controller" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps_rst_controller_002-rtl " "Found design unit 1: soc_eq_solver_hps_rst_controller_002-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656691 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_rst_controller_002 " "Found entity 1: soc_eq_solver_hps_rst_controller_002" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_irq_mapper " "Found entity 1: soc_eq_solver_hps_irq_mapper" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656935 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660656979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660656979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_cmd_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_cmd_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_cmd_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_cmd_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657065 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657065 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657065 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657065 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657263 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657300 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_1_router_002 " "Found entity 2: soc_eq_solver_hps_mm_interconnect_1_router_002" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_router_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_router_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657316 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_1_router " "Found entity 2: soc_eq_solver_hps_mm_interconnect_1_router" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_rsp_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_rsp_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_rsp_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_rsp_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_cmd_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_cmd_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_cmd_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_cmd_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657515 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_0_router_002 " "Found entity 2: soc_eq_solver_hps_mm_interconnect_0_router_002" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555660657537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_router_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_router_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657541 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_0_router " "Found entity 2: soc_eq_solver_hps_mm_interconnect_0_router" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ready " "Found entity 1: soc_eq_solver_hps_ready" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_hps_to_fpga.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_hps_to_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo " "Found entity 1: soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657579 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls " "Found entity 2: soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657579 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_eq_solver_hps_fifo_HPS_to_FPGA " "Found entity 3: soc_eq_solver_hps_fifo_HPS_to_FPGA" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_System_PLL " "Found entity 1: soc_eq_solver_hps_System_PLL" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_System_PLL_sys_pll " "Found entity 1: soc_eq_solver_hps_System_PLL_sys_pll" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_Onchip_SRAM " "Found entity 1: soc_eq_solver_hps_Onchip_SRAM" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_hps_io " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_hps_io" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660657962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660657962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_hps_io_border " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_hps_io_border" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555660658185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658185 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"HEX3\";  expecting \";\" soc_eq_solver_system.vhd(168) " "VHDL syntax error at soc_eq_solver_system.vhd(168) near text \"HEX3\";  expecting \";\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/vhdl_design_files/soc_eq_solver_system.vhd" 168 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_design_files/soc_eq_solver_system.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl_design_files/soc_eq_solver_system.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver.map.smsg " "Generated suppressed messages file D:/personal/report/master thesis/design_files/soc_eq_solver_serial/soc_eq_solver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555660658355 ""}
