Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 13 22:25:29 2023
| Host         : LAPTOP-QS7C2R87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.381        0.000                      0                  375        0.191        0.000                      0                  375        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.381        0.000                      0                  375        0.191        0.000                      0                  375        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_M_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.807ns (32.695%)  route 5.778ns (67.305%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 r  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 f  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.474     9.388    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.512 f  main/regfile/i__carry_i_15/O
                         net (fo=1, routed)           0.632    10.144    main/regfile/i__carry_i_15_n_0
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.153    10.297 r  main/regfile/i__carry_i_8__0/O
                         net (fo=2, routed)           0.463    10.760    main/regfile/i__carry_i_8__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.327    11.087 r  main/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.087    main/alu/math/M_state_dff_q_reg[7][1]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.665 r  main/alu/math/_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.821    12.486    main/alu/math/p_1_in[6]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.301    12.787 r  main/alu/math/FSM_onehot_M_states_q[4]_i_6/O
                         net (fo=1, routed)           0.302    13.089    main/alu/math/FSM_onehot_M_states_q[4]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.213 r  main/alu/math/FSM_onehot_M_states_q[4]_i_4/O
                         net (fo=3, routed)           0.459    13.671    main/slowclock_edge/FSM_onehot_M_states_q_reg[1]_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.795 r  main/slowclock_edge/FSM_onehot_M_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.795    main/slowclock_edge_n_1
    SLICE_X63Y86         FDRE                                         r  main/FSM_onehot_M_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.908    main/CLK
    SLICE_X63Y86         FDRE                                         r  main/FSM_onehot_M_states_q_reg[1]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)        0.032    15.177    main/FSM_onehot_M_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_M_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.589ns  (logic 2.807ns (32.683%)  route 5.782ns (67.317%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 r  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 f  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.474     9.388    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.512 f  main/regfile/i__carry_i_15/O
                         net (fo=1, routed)           0.632    10.144    main/regfile/i__carry_i_15_n_0
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.153    10.297 r  main/regfile/i__carry_i_8__0/O
                         net (fo=2, routed)           0.463    10.760    main/regfile/i__carry_i_8__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.327    11.087 r  main/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.087    main/alu/math/M_state_dff_q_reg[7][1]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.665 r  main/alu/math/_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.821    12.486    main/alu/math/p_1_in[6]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.301    12.787 r  main/alu/math/FSM_onehot_M_states_q[4]_i_6/O
                         net (fo=1, routed)           0.302    13.089    main/alu/math/FSM_onehot_M_states_q[4]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.213 r  main/alu/math/FSM_onehot_M_states_q[4]_i_4/O
                         net (fo=3, routed)           0.462    13.675    main/slowclock_edge/FSM_onehot_M_states_q_reg[1]_0
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.799 r  main/slowclock_edge/FSM_onehot_M_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.799    main/slowclock_edge_n_0
    SLICE_X64Y86         FDRE                                         r  main/FSM_onehot_M_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.908    main/CLK
    SLICE_X64Y86         FDRE                                         r  main/FSM_onehot_M_states_q_reg[3]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)        0.081    15.226    main/FSM_onehot_M_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_M_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 2.807ns (33.212%)  route 5.645ns (66.788%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 r  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 f  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.474     9.388    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.512 f  main/regfile/i__carry_i_15/O
                         net (fo=1, routed)           0.632    10.144    main/regfile/i__carry_i_15_n_0
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.153    10.297 r  main/regfile/i__carry_i_8__0/O
                         net (fo=2, routed)           0.463    10.760    main/regfile/i__carry_i_8__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.327    11.087 r  main/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.087    main/alu/math/M_state_dff_q_reg[7][1]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.665 f  main/alu/math/_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.821    12.486    main/alu/math/p_1_in[6]
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.301    12.787 f  main/alu/math/FSM_onehot_M_states_q[4]_i_6/O
                         net (fo=1, routed)           0.302    13.089    main/alu/math/FSM_onehot_M_states_q[4]_i_6_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.213 f  main/alu/math/FSM_onehot_M_states_q[4]_i_4/O
                         net (fo=3, routed)           0.325    13.538    main/alu/math/FSM_onehot_M_states_q_reg[3]
    SLICE_X61Y88         LUT4 (Prop_lut4_I2_O)        0.124    13.662 r  main/alu/math/FSM_onehot_M_states_q[4]_i_2/O
                         net (fo=1, routed)           0.000    13.662    main/alu_n_1
    SLICE_X61Y88         FDRE                                         r  main/FSM_onehot_M_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.505    14.909    main/CLK
    SLICE_X61Y88         FDRE                                         r  main/FSM_onehot_M_states_q_reg[4]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)        0.032    15.164    main/FSM_onehot_M_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 2.656ns (32.801%)  route 5.441ns (67.199%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 r  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 f  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.474     9.388    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.512 f  main/regfile/i__carry_i_15/O
                         net (fo=1, routed)           0.632    10.144    main/regfile/i__carry_i_15_n_0
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.153    10.297 r  main/regfile/i__carry_i_8__0/O
                         net (fo=2, routed)           0.463    10.760    main/regfile/i__carry_i_8__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.327    11.087 r  main/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.087    main/alu/math/M_state_dff_q_reg[7][1]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.730 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.586    12.316    main/alu/math/p_1_in[7]
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.333    12.649 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=3, routed)           0.658    13.307    main/regfile/M_state_dff_q_reg[7]_20[7]
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.911    main/regfile/CLK
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[7]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.266    14.882    main/regfile/M_collision_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.307    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 2.656ns (33.198%)  route 5.345ns (66.802%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 r  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 f  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.474     9.388    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.512 f  main/regfile/i__carry_i_15/O
                         net (fo=1, routed)           0.632    10.144    main/regfile/i__carry_i_15_n_0
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.153    10.297 r  main/regfile/i__carry_i_8__0/O
                         net (fo=2, routed)           0.463    10.760    main/regfile/i__carry_i_8__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.327    11.087 r  main/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.087    main/alu/math/M_state_dff_q_reg[7][1]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.730 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.586    12.316    main/alu/math/p_1_in[7]
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.333    12.649 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=3, routed)           0.561    13.211    main/regfile/M_state_dff_q_reg[7]_20[7]
    SLICE_X64Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.911    main/regfile/CLK
    SLICE_X64Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)       -0.273    14.875    main/regfile/M_player_pos_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 2.656ns (33.352%)  route 5.308ns (66.648%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 r  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 f  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.474     9.388    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.512 f  main/regfile/i__carry_i_15/O
                         net (fo=1, routed)           0.632    10.144    main/regfile/i__carry_i_15_n_0
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.153    10.297 r  main/regfile/i__carry_i_8__0/O
                         net (fo=2, routed)           0.463    10.760    main/regfile/i__carry_i_8__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.327    11.087 r  main/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.087    main/alu/math/M_state_dff_q_reg[7][1]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.730 r  main/alu/math/_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           0.586    12.316    main/alu/math/p_1_in[7]
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.333    12.649 r  main/alu/math/M_state_dff_q[7]_i_2/O
                         net (fo=3, routed)           0.524    13.174    main/regfile/M_state_dff_q_reg[7]_20[7]
    SLICE_X63Y89         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.911    main/regfile/CLK
    SLICE_X63Y89         FDRE                                         r  main/regfile/M_state_dff_q_reg[7]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)       -0.266    14.882    main/regfile/M_state_dff_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_player_pos_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 2.574ns (32.796%)  route 5.275ns (67.204%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 f  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 r  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.483     9.397    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.521 r  main/regfile/i__carry_i_10__0/O
                         net (fo=1, routed)           0.279     9.800    main/regfile/i__carry_i_10__0_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.924 r  main/regfile/i__carry_i_1/O
                         net (fo=2, routed)           0.525    10.449    main/alu/math/A[0]
    SLICE_X64Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.044 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.044    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.367 r  main/alu/math/_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.655    12.022    main/alu/math/p_1_in[5]
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  main/alu/math/M_state_dff_q[5]_i_1/O
                         net (fo=3, routed)           0.705    13.059    main/regfile/M_state_dff_q_reg[7]_20[5]
    SLICE_X65Y88         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.506    14.910    main/regfile/CLK
    SLICE_X65Y88         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X65Y88         FDSE (Setup_fdse_C_D)       -0.283    14.864    main/regfile/M_player_pos_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.574ns (32.989%)  route 5.229ns (67.011%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 f  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 r  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.483     9.397    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.521 r  main/regfile/i__carry_i_10__0/O
                         net (fo=1, routed)           0.279     9.800    main/regfile/i__carry_i_10__0_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.924 r  main/regfile/i__carry_i_1/O
                         net (fo=2, routed)           0.525    10.449    main/alu/math/A[0]
    SLICE_X64Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.044 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.044    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.367 r  main/alu/math/_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.655    12.022    main/alu/math/p_1_in[5]
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  main/alu/math/M_state_dff_q[5]_i_1/O
                         net (fo=3, routed)           0.659    13.013    main/regfile/M_state_dff_q_reg[7]_20[5]
    SLICE_X65Y87         FDRE                                         r  main/regfile/M_state_dff_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.505    14.909    main/regfile/CLK
    SLICE_X65Y87         FDRE                                         r  main/regfile/M_state_dff_q_reg[5]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X65Y87         FDRE (Setup_fdre_C_D)       -0.283    14.863    main/regfile/M_state_dff_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 2.574ns (34.256%)  route 4.940ns (65.744%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 r  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 r  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 f  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 f  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 r  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.483     9.397    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.521 r  main/regfile/i__carry_i_10__0/O
                         net (fo=1, routed)           0.279     9.800    main/regfile/i__carry_i_10__0_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.924 r  main/regfile/i__carry_i_1/O
                         net (fo=2, routed)           0.525    10.449    main/alu/math/A[0]
    SLICE_X64Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.044 r  main/alu/math/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.044    main/alu/math/_inferred__1/i__carry_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.367 r  main/alu/math/_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.655    12.022    main/alu/math/p_1_in[5]
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  main/alu/math/M_state_dff_q[5]_i_1/O
                         net (fo=3, routed)           0.370    12.724    main/regfile/M_state_dff_q_reg[7]_20[5]
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.911    main/regfile/CLK
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[5]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.283    14.865    main/regfile/M_collision_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.559ns (33.165%)  route 5.157ns (66.835%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.626     5.210    player_move_right/CLK
    SLICE_X63Y95         FDRE                                         r  player_move_right/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  player_move_right/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.807     6.473    player_move_right/M_ctr_q_reg[7]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.597 f  player_move_right/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.291     6.889    player_move_right/M_last_q_i_4__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.013 f  player_move_right/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.443     7.456    player_move_right/M_last_q_i_3__0_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  player_move_right/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.424     8.004    player_move_right/M_player_move_right_out
    SLICE_X63Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.128 r  player_move_right/FSM_onehot_M_states_q[4]_i_3/O
                         net (fo=6, routed)           0.662     8.790    main/alu/math/FSM_onehot_M_states_q_reg[4]_0
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.914 f  main/alu/math/i__carry_i_11/O
                         net (fo=9, routed)           0.474     9.388    main/regfile/i__carry_i_1_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.512 f  main/regfile/i__carry_i_15/O
                         net (fo=1, routed)           0.632    10.144    main/regfile/i__carry_i_15_n_0
    SLICE_X65Y87         LUT2 (Prop_lut2_I1_O)        0.153    10.297 r  main/regfile/i__carry_i_8__0/O
                         net (fo=2, routed)           0.463    10.760    main/regfile/i__carry_i_8__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I5_O)        0.327    11.087 r  main/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.087    main/alu/math/M_state_dff_q_reg[7][1]
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.665 r  main/alu/math/_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.420    12.085    main/alu/math/p_1_in[6]
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.301    12.386 r  main/alu/math/M_state_dff_q[6]_i_1/O
                         net (fo=3, routed)           0.540    12.926    main/regfile/M_state_dff_q_reg[7]_20[6]
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.911    main/regfile/CLK
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[6]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.061    15.087    main/regfile/M_collision_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  2.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.584     1.528    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.794    reset_cond/M_stage_d[3]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]_lopt_replica/C
                         clock pessimism             -0.515     1.528    
    SLICE_X62Y79         FDSE (Hold_fdse_C_D)         0.075     1.603    reset_cond/M_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.590     1.534    display/led_matrix/writer/CLK
    SLICE_X60Y88         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.148     1.682 r  display/led_matrix/writer/M_pixel_ctr_q_reg[4]/Q
                         net (fo=26, routed)          0.087     1.769    display/led_matrix/writer/Q[1]
    SLICE_X60Y88         LUT6 (Prop_lut6_I2_O)        0.098     1.867 r  display/led_matrix/writer/M_pixel_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.867    display/led_matrix/writer/p_1_in[5]
    SLICE_X60Y88         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.860     2.049    display/led_matrix/writer/CLK
    SLICE_X60Y88         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[5]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.121     1.655    display/led_matrix/writer/M_pixel_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/FSM_onehot_M_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.550%)  route 0.175ns (48.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.533    main/slowclock/CLK
    SLICE_X65Y85         FDRE                                         r  main/slowclock/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 f  main/slowclock/M_ctr_q_reg[25]/Q
                         net (fo=4, routed)           0.175     1.849    main/slowclock_edge/S[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.894 r  main/slowclock_edge/FSM_onehot_M_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.894    main/slowclock_edge_n_0
    SLICE_X64Y86         FDRE                                         r  main/FSM_onehot_M_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.858     2.048    main/CLK
    SLICE_X64Y86         FDRE                                         r  main/FSM_onehot_M_states_q_reg[3]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.121     1.669    main/FSM_onehot_M_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.584     1.528    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.841    reset_cond/M_stage_d[2]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X62Y79         FDSE (Hold_fdse_C_D)         0.070     1.598    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.587     1.531    main/slowclock/CLK
    SLICE_X65Y82         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  main/slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.780    main/slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  main/slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    main/slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     2.045    main/slowclock/CLK
    SLICE_X65Y82         FDRE                                         r  main/slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.636    main/slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.588     1.532    main/slowclock/CLK
    SLICE_X65Y83         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  main/slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.781    main/slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  main/slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    main/slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.856     2.046    main/slowclock/CLK
    SLICE_X65Y83         FDRE                                         r  main/slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.637    main/slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.589     1.533    main/slowclock/CLK
    SLICE_X65Y84         FDRE                                         r  main/slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  main/slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.782    main/slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  main/slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    main/slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  main/slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.857     2.047    main/slowclock/CLK
    SLICE_X65Y84         FDRE                                         r  main/slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105     1.638    main/slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.584     1.528    main/slowclock/CLK
    SLICE_X65Y79         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  main/slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.777    main/slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  main/slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    main/slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X65Y79         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    main/slowclock/CLK
    SLICE_X65Y79         FDRE                                         r  main/slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.105     1.633    main/slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.529    main/slowclock/CLK
    SLICE_X65Y80         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  main/slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.778    main/slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  main/slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    main/slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X65Y80         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.853     2.043    main/slowclock/CLK
    SLICE_X65Y80         FDRE                                         r  main/slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.105     1.634    main/slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.586     1.530    main/slowclock/CLK
    SLICE_X65Y81         FDRE                                         r  main/slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  main/slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.779    main/slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  main/slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    main/slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  main/slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.854     2.044    main/slowclock/CLK
    SLICE_X65Y81         FDRE                                         r  main/slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.635    main/slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   button_left_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y94   button_right_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y90   display/led_matrix/writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y89   display/led_matrix/writer/M_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   button_left_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   button_left_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   button_right_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   button_right_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   button_left_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   button_left_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   button_right_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   button_right_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y85   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.987ns (47.898%)  route 5.424ns (52.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           5.424     6.898    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.411 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.411    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.407ns  (logic 5.032ns (48.351%)  route 5.375ns (51.649%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           5.375     6.881    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    10.407 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.407    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 5.077ns (48.943%)  route 5.296ns (51.057%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           5.296     6.821    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.373 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.373    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 4.976ns (48.481%)  route 5.288ns (51.519%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           5.288     6.759    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.265 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.265    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 5.044ns (49.362%)  route 5.175ns (50.638%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           5.175     6.694    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.219 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.219    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 5.030ns (49.876%)  route 5.055ns (50.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           5.055     6.523    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.084 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.084    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 5.023ns (49.843%)  route 5.055ns (50.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           5.055     6.540    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.078 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.078    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.999ns (50.666%)  route 4.868ns (49.334%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           4.868     6.330    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537     9.867 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.867    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.130ns  (logic 5.002ns (54.780%)  route 4.129ns (45.220%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           4.129     5.615    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515     9.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.130    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.470ns (50.113%)  route 1.464ns (49.887%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           1.464     1.718    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     2.934 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.934    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.468ns (43.956%)  route 1.872ns (56.044%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           1.872     2.102    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.340 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.340    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.458ns  (logic 1.492ns (43.145%)  route 1.966ns (56.855%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           1.966     2.219    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.458 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.498ns (43.252%)  route 1.966ns (56.748%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           1.966     2.202    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.464 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.464    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.445ns (40.997%)  route 2.080ns (59.003%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           2.080     2.319    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.526 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.513ns (42.619%)  route 2.037ns (57.381%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           2.037     2.323    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.549 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.549    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.623ns  (logic 1.500ns (41.419%)  route 2.122ns (58.581%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           2.122     2.396    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.623 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.623    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.456ns (40.167%)  route 2.168ns (59.833%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           2.168     2.410    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.624 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.545ns (42.500%)  route 2.090ns (57.500%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           2.090     2.382    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.635 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.635    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.517ns  (logic 5.475ns (26.686%)  route 15.042ns (73.314%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.622     5.206    main/regfile/CLK
    SLICE_X65Y87         FDRE                                         r  main/regfile/M_state_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  main/regfile/M_state_dff_q_reg[0]/Q
                         net (fo=105, routed)         4.297     9.959    main/regfile/M_main_dump_state[0]
    SLICE_X55Y89         LUT6 (Prop_lut6_I3_O)        0.124    10.083 r  main/regfile/outled_OBUF_inst_i_219/O
                         net (fo=3, routed)           0.743    10.826    main/regfile/outled_OBUF_inst_i_219_n_0
    SLICE_X54Y89         LUT4 (Prop_lut4_I2_O)        0.148    10.974 r  main/regfile/outled_OBUF_inst_i_117/O
                         net (fo=2, routed)           0.941    11.915    main/regfile/M_state_dff_q_reg[7]_13
    SLICE_X57Y92         LUT3 (Prop_lut3_I1_O)        0.354    12.269 r  main/regfile/outled_OBUF_inst_i_56/O
                         net (fo=2, routed)           1.053    13.323    main/regfile/M_pixel_ctr_q_reg[8]_22
    SLICE_X59Y91         LUT3 (Prop_lut3_I1_O)        0.326    13.649 f  main/regfile/outled_OBUF_inst_i_58/O
                         net (fo=1, routed)           0.622    14.271    display/led_matrix/writer/outled_OBUF_inst_i_10_3
    SLICE_X58Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.395 f  display/led_matrix/writer/outled_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.667    15.062    display/led_matrix/writer/outled_OBUF_inst_i_18_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.124    15.186 r  display/led_matrix/writer/outled_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.800    15.986    display/led_matrix/writer/outled_OBUF_inst_i_10_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.110 r  display/led_matrix/writer/outled_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.805    16.915    display/led_matrix/writer/outled_OBUF_inst_i_3_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.124    17.039 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.114    22.152    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    25.723 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    25.723    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_move_left/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.847ns  (logic 4.701ns (47.743%)  route 5.146ns (52.257%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.615     5.199    player_move_left/CLK
    SLICE_X62Y81         FDRE                                         r  player_move_left/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  player_move_left/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.108     6.763    player_move_left/M_ctr_q_reg[7]
    SLICE_X63Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.887 f  player_move_left/M_last_q_i_4/O
                         net (fo=1, routed)           0.433     7.320    player_move_left/M_last_q_i_4_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.444 f  player_move_left/M_last_q_i_3/O
                         net (fo=1, routed)           0.640     8.083    player_move_left/M_last_q_i_3_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  player_move_left/M_last_q_i_1/O
                         net (fo=4, routed)           0.455     8.662    player_move_left/M_player_move_left_out
    SLICE_X63Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.812 r  player_move_left/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.511    11.323    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.723    15.046 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    15.046    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 4.019ns (56.097%)  route 3.145ns (43.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.624     5.208    main/regfile/CLK
    SLICE_X64Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  main/regfile/M_player_pos_q_reg[7]/Q
                         net (fo=12, routed)          3.145     8.871    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    12.372 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.372    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.005ns (61.836%)  route 2.472ns (38.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.622     5.206    main/regfile/CLK
    SLICE_X63Y87         FDRE                                         r  main/regfile/M_player_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  main/regfile/M_player_pos_q_reg[1]/Q
                         net (fo=5, routed)           2.472     8.134    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    11.683 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.683    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 4.003ns (63.062%)  route 2.345ns (36.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.623     5.207    main/regfile/CLK
    SLICE_X65Y88         FDSE                                         r  main/regfile/M_player_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDSE (Prop_fdse_C_Q)         0.456     5.663 r  main/regfile/M_player_pos_q_reg[0]/Q
                         net (fo=5, routed)           2.345     8.008    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    11.556 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.556    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 3.997ns (63.418%)  route 2.306ns (36.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.624     5.208    main/regfile/CLK
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  main/regfile/M_collision_q_reg[6]/Q
                         net (fo=1, routed)           2.306     7.970    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    11.511 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.511    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.302ns  (logic 3.998ns (63.434%)  route 2.304ns (36.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.624     5.208    main/regfile/CLK
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  main/regfile/M_collision_q_reg[7]/Q
                         net (fo=1, routed)           2.304     7.968    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    11.510 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.510    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 4.006ns (63.873%)  route 2.266ns (36.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.622     5.206    main/regfile/CLK
    SLICE_X63Y87         FDRE                                         r  main/regfile/M_player_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  main/regfile/M_player_pos_q_reg[2]/Q
                         net (fo=5, routed)           2.266     7.928    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    11.477 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.477    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 4.119ns (65.831%)  route 2.138ns (34.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.613     5.197    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDSE (Prop_fdse_C_Q)         0.419     5.616 r  reset_cond/M_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.138     7.754    lopt
    G2                   OBUF (Prop_obuf_I_O)         3.700    11.454 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.454    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.118ns  (logic 4.062ns (66.395%)  route 2.056ns (33.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.624     5.208    main/regfile/CLK
    SLICE_X64Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  main/regfile/M_player_pos_q_reg[4]/Q
                         net (fo=5, routed)           2.056     7.782    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    11.326 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.326    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.390ns (80.299%)  route 0.341ns (19.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.535    main/regfile/CLK
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  main/regfile/M_collision_q_reg[5]/Q
                         net (fo=1, routed)           0.341     2.017    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.266 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.266    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.392ns (78.261%)  route 0.387ns (21.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.592     1.536    main/regfile/CLK
    SLICE_X65Y90         FDRE                                         r  main/regfile/M_collision_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_collision_q_reg[4]/Q
                         net (fo=1, routed)           0.387     2.063    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.314 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.314    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.391ns (77.890%)  route 0.395ns (22.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.592     1.536    main/regfile/CLK
    SLICE_X65Y90         FDRE                                         r  main/regfile/M_collision_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_collision_q_reg[3]/Q
                         net (fo=1, routed)           0.395     2.072    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.322 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.322    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.392ns (77.492%)  route 0.404ns (22.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.592     1.536    main/regfile/CLK
    SLICE_X65Y90         FDRE                                         r  main/regfile/M_collision_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_collision_q_reg[2]/Q
                         net (fo=1, routed)           0.404     2.081    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.333 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.333    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.387ns (76.858%)  route 0.418ns (23.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.592     1.536    main/regfile/CLK
    SLICE_X65Y90         FDRE                                         r  main/regfile/M_collision_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  main/regfile/M_collision_q_reg[1]/Q
                         net (fo=1, routed)           0.418     2.095    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.341 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.341    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.387ns (76.624%)  route 0.423ns (23.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.535    main/regfile/CLK
    SLICE_X65Y89         FDRE                                         r  main/regfile/M_collision_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  main/regfile/M_collision_q_reg[0]/Q
                         net (fo=1, routed)           0.423     2.099    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.345 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.345    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.368ns (74.669%)  route 0.464ns (25.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.535    main/regfile/CLK
    SLICE_X64Y89         FDSE                                         r  main/regfile/M_player_pos_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDSE (Prop_fdse_C_Q)         0.164     1.699 r  main/regfile/M_player_pos_q_reg[6]/Q
                         net (fo=6, routed)           0.464     2.163    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.367 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.367    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.395ns (75.307%)  route 0.457ns (24.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.535    main/regfile/CLK
    SLICE_X65Y88         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  main/regfile/M_player_pos_q_reg[5]/Q
                         net (fo=8, routed)           0.457     2.133    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.387 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.387    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.423ns (75.742%)  route 0.456ns (24.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.535    main/regfile/CLK
    SLICE_X64Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  main/regfile/M_player_pos_q_reg[3]/Q
                         net (fo=5, routed)           0.456     2.155    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.414 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.414    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.409ns (73.004%)  route 0.521ns (26.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.591     1.535    main/regfile/CLK
    SLICE_X64Y89         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  main/regfile/M_player_pos_q_reg[4]/Q
                         net (fo=5, routed)           0.521     2.220    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.465 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.465    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.506ns (22.336%)  route 5.237ns (77.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           5.237     6.744    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.506ns (22.336%)  route 5.237ns (77.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           5.237     6.744    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.506ns (22.336%)  route 5.237ns (77.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           5.237     6.744    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.506ns (22.336%)  route 5.237ns (77.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           5.237     6.744    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.506ns (22.336%)  route 5.237ns (77.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           5.237     6.744    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_move_left/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 1.506ns (23.528%)  route 4.896ns (76.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           4.896     6.402    player_move_left/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X63Y79         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.498     4.902    player_move_left/sync/CLK
    SLICE_X63Y79         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.585ns  (logic 1.489ns (57.594%)  route 1.096ns (42.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.096     2.585    player_move_right/sync/D[0]
    SLICE_X64Y98         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.510     4.914    player_move_right/sync/CLK
    SLICE_X64Y98         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.257ns (36.880%)  route 0.439ns (63.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.439     0.696    player_move_right/sync/D[0]
    SLICE_X64Y98         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     2.054    player_move_right/sync/CLK
    SLICE_X64Y98         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_move_left/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.638ns  (logic 0.274ns (10.383%)  route 2.364ns (89.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           2.364     2.638    player_move_left/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X63Y79         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    player_move_left/sync/CLK
    SLICE_X63Y79         FDRE                                         r  player_move_left/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.274ns (9.929%)  route 2.484ns (90.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           2.484     2.758    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.274ns (9.929%)  route 2.484ns (90.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           2.484     2.758    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.274ns (9.929%)  route 2.484ns (90.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           2.484     2.758    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.274ns (9.929%)  route 2.484ns (90.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           2.484     2.758    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.274ns (9.929%)  route 2.484ns (90.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=7, routed)           2.484     2.758    reset_cond/SS[0]
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.042    reset_cond/CLK
    SLICE_X62Y79         FDSE                                         r  reset_cond/M_stage_q_reg[3]_lopt_replica/C





