<profile>

<section name = "Vitis HLS Report for 'LADDER3PT_1_Pipeline_VITIS_LOOP_267_1'" level="0">
<item name = "Date">Tue May 20 14:37:59 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.234 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">26, 26, 0.260 us, 0.260 us, 25, 25, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_267_1">24, 24, 3, 3, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1052, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 159, -</column>
<column name="Register">-, -, 608, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln267_fu_182_p2">+, 0, 0, 13, 4, 1</column>
<column name="temp_102_fu_267_p2">and, 0, 0, 64, 64, 64</column>
<column name="temp_103_fu_246_p2">and, 0, 0, 64, 64, 64</column>
<column name="temp_104_fu_288_p2">and, 0, 0, 64, 64, 64</column>
<column name="temp_fu_225_p2">and, 0, 0, 64, 64, 64</column>
<column name="icmp_ln267_fu_176_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="sext_ln288_cast_fu_160_p3">select, 0, 0, 2, 1, 2</column>
<column name="xor_ln269_fu_221_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln270_fu_230_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln271_fu_236_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln272_fu_263_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln273_fu_272_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln274_fu_278_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln275_fu_242_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln276_fu_251_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln277_fu_257_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln278_fu_284_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln279_fu_293_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln280_fu_299_p2">xor, 0, 0, 64, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="R2_X_4_address0_local">14, 3, 3, 9</column>
<column name="R2_X_address0_local">14, 3, 3, 9</column>
<column name="R2_Z_4_address0_local">14, 3, 3, 9</column>
<column name="R2_Z_address0_local">14, 3, 3, 9</column>
<column name="R_X_address0_local">14, 3, 4, 12</column>
<column name="R_X_address1_local">14, 3, 4, 12</column>
<column name="R_Z_address0_local">14, 3, 4, 12</column>
<column name="R_Z_address1_local">14, 3, 4, 12</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 4, 8</column>
<column name="i_282_fu_48">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="R2_X_4_addr_reg_328">3, 0, 3, 0</column>
<column name="R2_X_4_load_reg_393">64, 0, 64, 0</column>
<column name="R2_X_addr_reg_323">3, 0, 3, 0</column>
<column name="R2_X_load_reg_369">64, 0, 64, 0</column>
<column name="R2_Z_4_addr_reg_338">3, 0, 3, 0</column>
<column name="R2_Z_4_load_reg_405">64, 0, 64, 0</column>
<column name="R2_Z_addr_reg_333">3, 0, 3, 0</column>
<column name="R2_Z_load_reg_399">64, 0, 64, 0</column>
<column name="R_X_addr_5_reg_353">3, 0, 4, 1</column>
<column name="R_X_addr_reg_343">3, 0, 4, 1</column>
<column name="R_X_load_4_reg_381">64, 0, 64, 0</column>
<column name="R_X_load_reg_363">64, 0, 64, 0</column>
<column name="R_Z_addr_10_reg_358">3, 0, 4, 1</column>
<column name="R_Z_addr_reg_348">3, 0, 4, 1</column>
<column name="R_Z_load_6_reg_387">64, 0, 64, 0</column>
<column name="R_Z_load_reg_375">64, 0, 64, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_282_fu_48">4, 0, 4, 0</column>
<column name="sext_ln288_cast_reg_312">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, LADDER3PT.1_Pipeline_VITIS_LOOP_267_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, LADDER3PT.1_Pipeline_VITIS_LOOP_267_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, LADDER3PT.1_Pipeline_VITIS_LOOP_267_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, LADDER3PT.1_Pipeline_VITIS_LOOP_267_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, LADDER3PT.1_Pipeline_VITIS_LOOP_267_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, LADDER3PT.1_Pipeline_VITIS_LOOP_267_1, return value</column>
<column name="R2_X_address0">out, 3, ap_memory, R2_X, array</column>
<column name="R2_X_ce0">out, 1, ap_memory, R2_X, array</column>
<column name="R2_X_we0">out, 1, ap_memory, R2_X, array</column>
<column name="R2_X_d0">out, 64, ap_memory, R2_X, array</column>
<column name="R2_X_q0">in, 64, ap_memory, R2_X, array</column>
<column name="R2_X_4_address0">out, 3, ap_memory, R2_X_4, array</column>
<column name="R2_X_4_ce0">out, 1, ap_memory, R2_X_4, array</column>
<column name="R2_X_4_we0">out, 1, ap_memory, R2_X_4, array</column>
<column name="R2_X_4_d0">out, 64, ap_memory, R2_X_4, array</column>
<column name="R2_X_4_q0">in, 64, ap_memory, R2_X_4, array</column>
<column name="R2_Z_address0">out, 3, ap_memory, R2_Z, array</column>
<column name="R2_Z_ce0">out, 1, ap_memory, R2_Z, array</column>
<column name="R2_Z_we0">out, 1, ap_memory, R2_Z, array</column>
<column name="R2_Z_d0">out, 64, ap_memory, R2_Z, array</column>
<column name="R2_Z_q0">in, 64, ap_memory, R2_Z, array</column>
<column name="R2_Z_4_address0">out, 3, ap_memory, R2_Z_4, array</column>
<column name="R2_Z_4_ce0">out, 1, ap_memory, R2_Z_4, array</column>
<column name="R2_Z_4_we0">out, 1, ap_memory, R2_Z_4, array</column>
<column name="R2_Z_4_d0">out, 64, ap_memory, R2_Z_4, array</column>
<column name="R2_Z_4_q0">in, 64, ap_memory, R2_Z_4, array</column>
<column name="R_X_address0">out, 4, ap_memory, R_X, array</column>
<column name="R_X_ce0">out, 1, ap_memory, R_X, array</column>
<column name="R_X_we0">out, 1, ap_memory, R_X, array</column>
<column name="R_X_d0">out, 64, ap_memory, R_X, array</column>
<column name="R_X_q0">in, 64, ap_memory, R_X, array</column>
<column name="R_X_address1">out, 4, ap_memory, R_X, array</column>
<column name="R_X_ce1">out, 1, ap_memory, R_X, array</column>
<column name="R_X_we1">out, 1, ap_memory, R_X, array</column>
<column name="R_X_d1">out, 64, ap_memory, R_X, array</column>
<column name="R_X_q1">in, 64, ap_memory, R_X, array</column>
<column name="sext_ln288">in, 1, ap_none, sext_ln288, scalar</column>
<column name="R_Z_address0">out, 4, ap_memory, R_Z, array</column>
<column name="R_Z_ce0">out, 1, ap_memory, R_Z, array</column>
<column name="R_Z_we0">out, 1, ap_memory, R_Z, array</column>
<column name="R_Z_d0">out, 64, ap_memory, R_Z, array</column>
<column name="R_Z_q0">in, 64, ap_memory, R_Z, array</column>
<column name="R_Z_address1">out, 4, ap_memory, R_Z, array</column>
<column name="R_Z_ce1">out, 1, ap_memory, R_Z, array</column>
<column name="R_Z_we1">out, 1, ap_memory, R_Z, array</column>
<column name="R_Z_d1">out, 64, ap_memory, R_Z, array</column>
<column name="R_Z_q1">in, 64, ap_memory, R_Z, array</column>
</table>
</item>
</section>
</profile>
