# GENERIC SERIAL ADDER
Sequential serial adders are economically efficient and simple to build. In serial adders, pairs of bits are added simultaneously during each clock cycle. This is a simple VHDL implementation of serial adder tested with serialAdder_tb as testbench.

## Table of Contents

- [TEST](#test)
- [Contributing](#contributing)
- [Support + Feedback](#support--feedback)
- [Vulnerability Reporting](#vulnerability-reporting)
- [Thank You](#thank-you)
- [License](#license)


## TEST:
for testing set a and b as input numbers in testbench and simulate it with softwares like modelsim. 
Test Example:
<br></br>
![modelsim test example](https://github.com/mrezaamini/Serial-Adder/blob/main/test.png)

## Contributing

We appreciate feedback and contribution to this repo! Before you get started, please see the following:

- [contribution guidelines](https://github.com/mrezaamini/Serial-Adder/blob/master/GENERAL-CONTRIBUTING.md)
- [contribution guide](CONTRIBUTING.md)

## Support + Feedback

Include information on how to get support.
- easily contact me with [email](aminiamini433@yahoo.fr)

## Vulnerability Reporting

Please do not report security vulnerabilities on the public GitHub issue tracker. The [Responsible Disclosure Program](https://auth0.com/whitehat) details the procedure for disclosing security issues.

## Thank You

Thanks for paying attention, and hope this contest was usefull for you!

## License

Link to [LICENSE](LICENSE) doc.
