# RISC-V-CPU
implementing a custom 32-bit Reduced Instruction Set CPU. Includes ALU design, instruction set specification, opcode layout, and an interpreter to fetch, decode, and execute instructions.
