c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK          0          0 -2147483648 -2147483648
c      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK       4700       4700 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/RCLK          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK          0          0 -2147483648 -2147483648
c     freq_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK       4700       4700 -2147483648 -2147483648
t      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND       3650 -2147483648 -2147483648       3650
t      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND       3650 -2147483648 -2147483648       3650
t      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/DQSFOUND       3650 -2147483648 -2147483648       3650
t      mem_refclk ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND       3650 -2147483648 -2147483648       3650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[39] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[38] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[37] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[36] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[35] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[33] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[32] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[31] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[29] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[28] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[27] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[25] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[24] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[23] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[22] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[21] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[18] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[17] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[16] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[15] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[13] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[12] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[11] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c   mem_dq_in[10] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c    mem_dq_in[9] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c    mem_dq_in[7] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c    mem_dq_in[6] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c    mem_dq_in[5] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c    mem_dq_in[4] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c    mem_dq_in[3] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c    mem_dq_in[1] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/RST       6650 -2147483648 -2147483648       6650
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/OFB       1850 -2147483648 -2147483648       1850
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       -270 -2147483648 -2147483648       -270
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY       1320 -2147483648 -2147483648       1320
c    mem_dq_in[0] ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY      16190      16190 -2147483648 -2147483648
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE2        150 -2147483648 -2147483648        150
s ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CE1        450 -2147483648 -2147483648        450
s         phy_clk pi_counter_load_val[0]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[1]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[2]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[3]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[4]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_val[5]      11630 -2147483648 -2147483648      11630
s         phy_clk pi_counter_load_en      12080 -2147483648 -2147483648      12080
s         phy_clk     pi_fine_inc      11670 -2147483648 -2147483648      11670
s         phy_clk  pi_fine_enable      11820 -2147483648 -2147483648      11820
s         phy_clk pi_rst_dqs_find[0]      12580 -2147483648 -2147483648      12580
s         phy_clk  po_fine_inc[0]      11590 -2147483648 -2147483648      11590
s         phy_clk po_coarse_enable[0]      12380 -2147483648 -2147483648      12380
s         phy_clk po_fine_enable[0]      12760 -2147483648 -2147483648      12760
s         phy_clk calib_in_common      13580 -2147483648 -2147483648      13580
s         phy_clk    calib_sel[0]      15180 -2147483648 -2147483648      15180
s         phy_clk    calib_sel[1]      15180 -2147483648 -2147483648      15180
s         phy_clk    calib_sel[2]       9930 -2147483648 -2147483648       9930
s         phy_clk       idelay_ld      13580 -2147483648 -2147483648      13580
s         phy_clk       idelay_ce      12620 -2147483648 -2147483648      12620
s         phy_clk      idelay_inc       6020 -2147483648 -2147483648       6020
s         phy_clk          if_rst       4340 -2147483648 -2147483648       4340
s         phy_clk      phy_ctl_wr       8460 -2147483648 -2147483648       8460
s         phy_clk   phy_ctl_wd[0]       7180 -2147483648 -2147483648       7180
s         phy_clk   phy_ctl_wd[1]       7180 -2147483648 -2147483648       7180
s         phy_clk   phy_ctl_wd[2]       7180 -2147483648 -2147483648       7180
s         phy_clk  phy_ctl_wd[17]       7180 -2147483648 -2147483648       7180
s         phy_clk  phy_ctl_wd[18]       7180 -2147483648 -2147483648       7180
s         phy_clk  phy_ctl_wd[19]       7180 -2147483648 -2147483648       7180
s         phy_clk  phy_ctl_wd[20]       7180 -2147483648 -2147483648       7180
s         phy_clk  phy_ctl_wd[21]       7180 -2147483648 -2147483648       7180
s         phy_clk  phy_ctl_wd[22]       7180 -2147483648 -2147483648       7180
s         phy_clk  phy_ctl_wd[23]       7180 -2147483648 -2147483648       7180
s         phy_clk  phy_ctl_wd[24]       7180 -2147483648 -2147483648       7180
s      mem_refclk phy_ctl_mstr_empty       4790 -2147483648 -2147483648       4790
s         phy_clk  phy_data_wr_en      16200 -2147483648 -2147483648      16200
s         phy_clk     phy_dout[0]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[1]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[2]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[3]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[4]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[5]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[6]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[7]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[8]      13450 -2147483648 -2147483648      13450
s         phy_clk     phy_dout[9]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[10]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[11]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[12]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[13]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[14]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[15]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[16]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[17]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[18]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[19]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[20]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[21]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[22]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[23]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[24]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[25]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[26]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[27]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[28]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[29]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[30]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[31]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[32]      13020 -2147483648 -2147483648      13020
s         phy_clk    phy_dout[33]      13020 -2147483648 -2147483648      13020
s         phy_clk    phy_dout[34]      13020 -2147483648 -2147483648      13020
s         phy_clk    phy_dout[35]      13020 -2147483648 -2147483648      13020
s         phy_clk    phy_dout[36]      13020 -2147483648 -2147483648      13020
s         phy_clk    phy_dout[37]      13020 -2147483648 -2147483648      13020
s         phy_clk    phy_dout[38]      13020 -2147483648 -2147483648      13020
s         phy_clk    phy_dout[39]      13020 -2147483648 -2147483648      13020
s         phy_clk    phy_dout[40]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[41]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[42]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[43]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[44]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[45]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[46]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[47]      13170 -2147483648 -2147483648      13170
s         phy_clk    phy_dout[48]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[49]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[50]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[51]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[52]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[53]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[54]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[55]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[56]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[57]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[58]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[59]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[60]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[61]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[62]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[63]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[72]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[73]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[74]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[75]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[76]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[77]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[78]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[79]      13040 -2147483648 -2147483648      13040
s         phy_clk    phy_dout[80]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[81]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[82]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[83]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[84]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[85]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[86]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[87]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[88]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[89]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[90]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[91]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[92]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[93]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[94]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[95]      13450 -2147483648 -2147483648      13450
s         phy_clk    phy_dout[96]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[97]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[98]      13290 -2147483648 -2147483648      13290
s         phy_clk    phy_dout[99]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[100]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[101]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[102]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[103]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[104]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[105]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[106]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[107]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[108]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[109]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[110]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[111]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[112]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[113]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[114]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[115]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[116]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[117]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[118]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[119]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[120]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[121]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[122]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[123]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[124]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[125]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[126]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[127]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[128]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[129]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[130]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[131]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[132]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[133]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[134]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[135]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[136]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[137]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[138]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[139]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[140]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[141]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[142]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[143]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[144]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[145]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[146]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[147]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[148]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[149]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[150]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[151]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[168]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[169]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[170]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[171]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[172]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[173]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[174]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[175]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[176]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[177]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[178]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[179]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[180]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[181]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[182]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[183]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[184]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[185]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[186]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[187]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[188]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[189]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[190]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[191]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[192]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[193]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[194]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[195]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[196]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[197]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[198]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[199]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[200]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[201]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[202]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[203]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[204]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[205]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[206]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[207]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[208]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[209]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[210]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[211]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[212]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[213]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[214]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[215]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[216]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[217]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[218]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[219]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[220]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[221]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[222]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[223]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[224]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[225]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[226]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[227]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[228]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[229]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[230]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[231]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[232]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[233]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[234]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[235]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[236]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[237]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[238]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[239]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[248]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[249]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[250]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[251]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[252]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[253]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[254]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[255]      13450 -2147483648 -2147483648      13450
s         phy_clk   phy_dout[256]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[257]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[258]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[259]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[260]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[261]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[262]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[263]      13290 -2147483648 -2147483648      13290
s         phy_clk   phy_dout[264]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[265]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[266]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[267]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[268]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[269]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[270]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[271]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[272]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[273]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[274]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[275]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[276]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[277]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[278]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[279]      13020 -2147483648 -2147483648      13020
s         phy_clk   phy_dout[280]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[281]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[282]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[283]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[284]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[285]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[286]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[287]      13170 -2147483648 -2147483648      13170
s         phy_clk   phy_dout[288]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[289]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[290]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[291]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[292]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[293]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[294]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[295]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[296]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[297]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[298]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[299]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[300]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[301]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[302]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[303]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[304]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[305]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[306]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[307]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[308]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[309]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[310]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[311]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[312]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[313]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[314]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[315]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[316]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[317]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[318]      13040 -2147483648 -2147483648      13040
s         phy_clk   phy_dout[319]      13040 -2147483648 -2147483648      13040
s      mem_refclk      sync_pulse       6520 -2147483648 -2147483648       6520
s         phy_clk             rst       8200 -2147483648 -2147483648       8200
s         phy_clk          I14[0]        690 -2147483648 -2147483648        690
c          I23[0] pi_counter_read_val[0]       4850       4850 -2147483648 -2147483648
c          I19[0] pi_counter_read_val[0]       4850       4850 -2147483648 -2147483648
t         phy_clk pi_counter_read_val[0]       7240 -2147483648 -2147483648       7240
c          I23[1] pi_counter_read_val[1]       4850       4850 -2147483648 -2147483648
c          I19[0] pi_counter_read_val[1]       4850       4850 -2147483648 -2147483648
t         phy_clk pi_counter_read_val[1]       7240 -2147483648 -2147483648       7240
c          I23[2] pi_counter_read_val[2]       4850       4850 -2147483648 -2147483648
c          I19[0] pi_counter_read_val[2]       4850       4850 -2147483648 -2147483648
t         phy_clk pi_counter_read_val[2]       7240 -2147483648 -2147483648       7240
c          I23[3] pi_counter_read_val[3]       4850       4850 -2147483648 -2147483648
c          I19[0] pi_counter_read_val[3]       4850       4850 -2147483648 -2147483648
t         phy_clk pi_counter_read_val[3]       7240 -2147483648 -2147483648       7240
c          I23[4] pi_counter_read_val[4]       4850       4850 -2147483648 -2147483648
c          I19[0] pi_counter_read_val[4]       4850       4850 -2147483648 -2147483648
t         phy_clk pi_counter_read_val[4]       7240 -2147483648 -2147483648       7240
c          I23[5] pi_counter_read_val[5]       4850       4850 -2147483648 -2147483648
c          I19[0] pi_counter_read_val[5]       4850       4850 -2147483648 -2147483648
t         phy_clk pi_counter_read_val[5]       7240 -2147483648 -2147483648       7240
c          I21[0] po_counter_read_val[0]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[0]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[0]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[0] -2147483648 -2147483648 -2147483648 -2147483648
c          I21[1] po_counter_read_val[1]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[1]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[1]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[1] -2147483648 -2147483648 -2147483648 -2147483648
c          I21[2] po_counter_read_val[2]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[2]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[2]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[2] -2147483648 -2147483648 -2147483648 -2147483648
c          I21[3] po_counter_read_val[3]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[3]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[3]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[3] -2147483648 -2147483648 -2147483648 -2147483648
c          I21[4] po_counter_read_val[4]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[4]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[4]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[4] -2147483648 -2147483648 -2147483648 -2147483648
c          I21[5] po_counter_read_val[5]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[5]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[5]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[5] -2147483648 -2147483648 -2147483648 -2147483648
c          I21[6] po_counter_read_val[6]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[6]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[6]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[6] -2147483648 -2147483648 -2147483648 -2147483648
c          I21[7] po_counter_read_val[7]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[7]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[7]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[7] -2147483648 -2147483648 -2147483648 -2147483648
c          I21[8] po_counter_read_val[8]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[8]       6300       6300 -2147483648 -2147483648
c          I19[0] po_counter_read_val[8]       6300       6300 -2147483648 -2147483648
t         phy_clk po_counter_read_val[8] -2147483648 -2147483648 -2147483648 -2147483648
c          I15[0]    ref_dll_lock       1050       1050 -2147483648 -2147483648
t         phy_clk            mcGo       2540 -2147483648 -2147483648       2540
t         phy_clk phy_ctl_full[0]       8390 -2147483648 -2147483648       8390
c          I13[0] phy_ctl_full[0]       4800       4800 -2147483648 -2147483648
t         phy_clk pre_data_a_full      12040 -2147483648 -2147483648      12040
t         phy_clk        if_empty      10440 -2147483648 -2147483648      10440
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[0]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[1]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[2]          0          0 -2147483648 -2147483648
c ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/DQSFOUND pi_dqs_found_lanes[3]          0          0 -2147483648 -2147483648
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[0]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[1]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[2]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[3]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[4]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[5]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[6]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[7]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK    mem_dq_ts[9]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[12]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[13]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[14]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[15]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[16]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[17]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[18]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[19]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK   mem_dq_ts[20]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[25]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[26]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[27]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[28]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[29]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[30]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[31]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[32]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK   mem_dq_ts[33]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[37]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[38]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[39]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[40]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[41]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[42]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[43]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[44]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK   mem_dq_ts[45]       4860 -2147483648 -2147483648       4860
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[0]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[1]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[2]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[3]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[4]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[5]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[6]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[7]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK   mem_dq_out[9]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[12]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[13]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[14]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[15]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[16]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[17]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[18]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[19]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK  mem_dq_out[20]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[25]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[26]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[27]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[28]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[29]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[30]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[31]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[32]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK  mem_dq_out[33]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[37]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[38]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[39]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[40]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[41]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[42]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[43]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[44]       4180 -2147483648 -2147483648       4180
t ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK  mem_dq_out[45]       4180 -2147483648 -2147483648       4180
t         phy_clk      phy_din[0]      13640 -2147483648 -2147483648      13640
t         phy_clk      phy_din[1]      13450 -2147483648 -2147483648      13450
t         phy_clk      phy_din[2]      13730 -2147483648 -2147483648      13730
t         phy_clk      phy_din[3]      13460 -2147483648 -2147483648      13460
t         phy_clk      phy_din[4]      13620 -2147483648 -2147483648      13620
t         phy_clk      phy_din[5]      13450 -2147483648 -2147483648      13450
t         phy_clk      phy_din[6]      13640 -2147483648 -2147483648      13640
t         phy_clk      phy_din[7]      13450 -2147483648 -2147483648      13450
t         phy_clk      phy_din[8]      13730 -2147483648 -2147483648      13730
t         phy_clk      phy_din[9]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[10]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[11]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[12]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[13]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[14]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[15]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[24]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[25]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[26]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[27]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[28]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[29]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[30]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[31]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[32]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[33]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[34]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[35]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[36]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[37]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[38]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[39]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[40]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[41]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[42]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[43]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[44]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[45]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[46]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[47]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[48]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[49]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[50]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[51]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[52]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[53]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[54]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[55]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[56]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[57]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[58]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[59]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[60]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[61]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[62]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[63]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[72]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[73]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[74]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[75]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[76]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[77]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[78]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[79]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[80]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[81]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[82]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[83]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[84]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[85]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[86]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[87]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[88]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[89]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[90]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[91]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[92]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[93]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[94]      13730 -2147483648 -2147483648      13730
t         phy_clk     phy_din[95]      13460 -2147483648 -2147483648      13460
t         phy_clk     phy_din[96]      13620 -2147483648 -2147483648      13620
t         phy_clk     phy_din[97]      13450 -2147483648 -2147483648      13450
t         phy_clk     phy_din[98]      13640 -2147483648 -2147483648      13640
t         phy_clk     phy_din[99]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[100]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[101]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[102]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[103]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[104]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[105]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[106]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[107]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[108]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[109]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[110]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[111]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[120]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[121]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[122]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[123]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[124]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[125]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[126]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[127]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[128]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[129]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[130]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[131]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[132]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[133]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[134]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[135]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[136]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[137]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[138]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[139]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[140]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[141]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[142]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[143]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[144]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[145]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[146]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[147]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[148]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[149]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[150]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[151]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[168]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[169]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[170]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[171]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[172]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[173]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[174]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[175]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[176]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[177]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[178]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[179]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[180]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[181]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[182]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[183]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[184]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[185]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[186]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[187]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[188]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[189]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[190]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[191]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[192]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[193]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[194]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[195]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[196]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[197]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[198]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[199]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[200]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[201]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[202]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[203]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[204]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[205]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[206]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[207]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[216]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[217]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[218]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[219]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[220]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[221]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[222]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[223]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[224]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[225]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[226]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[227]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[228]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[229]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[230]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[231]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[232]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[233]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[234]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[235]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[236]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[237]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[238]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[239]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[248]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[249]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[250]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[251]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[252]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[253]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[254]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[255]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[256]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[257]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[258]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[259]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[260]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[261]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[262]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[263]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[264]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[265]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[266]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[267]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[268]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[269]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[270]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[271]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[280]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[281]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[282]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[283]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[284]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[285]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[286]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[287]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[288]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[289]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[290]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[291]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[292]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[293]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[294]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[295]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[296]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[297]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[298]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[299]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[300]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[301]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[302]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[303]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[304]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[305]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[306]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[307]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[308]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[309]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[310]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[311]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[312]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[313]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[314]      13730 -2147483648 -2147483648      13730
t         phy_clk    phy_din[315]      13460 -2147483648 -2147483648      13460
t         phy_clk    phy_din[316]      13620 -2147483648 -2147483648      13620
t         phy_clk    phy_din[317]      13450 -2147483648 -2147483648      13450
t         phy_clk    phy_din[318]      13640 -2147483648 -2147483648      13640
t         phy_clk    phy_din[319]      13450 -2147483648 -2147483648      13450
