#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 24 20:26:12 2025
# Process ID: 290661
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.996 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 290718
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.102 ; gain = 239.832 ; free physical = 38082 ; free virtual = 211804
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.567; parent = 2372.383; children = 254.185
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.145; parent = 3040.074; children = 973.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3110.039 ; gain = 312.770 ; free physical = 38068 ; free virtual = 211791
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.567; parent = 2372.383; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4083.113; parent = 3110.043; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3127.852 ; gain = 330.582 ; free physical = 38067 ; free virtual = 211791
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.567; parent = 2372.383; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.926; parent = 3127.855; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3127.852 ; gain = 330.582 ; free physical = 38069 ; free virtual = 211792
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.567; parent = 2372.383; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.926; parent = 3127.855; children = 973.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3127.852 ; gain = 0.000 ; free physical = 38077 ; free virtual = 211800
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.570 ; gain = 0.000 ; free physical = 38128 ; free virtual = 211851
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.570 ; gain = 0.000 ; free physical = 38127 ; free virtual = 211851
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3295.570 ; gain = 498.301 ; free physical = 38155 ; free virtual = 211878
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.269; parent = 2381.081; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.629; parent = 3263.559; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3295.570 ; gain = 498.301 ; free physical = 38154 ; free virtual = 211878
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.269; parent = 2381.081; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.629; parent = 3263.559; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3295.570 ; gain = 498.301 ; free physical = 38155 ; free virtual = 211879
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.269; parent = 2381.081; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.629; parent = 3263.559; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3295.570 ; gain = 498.301 ; free physical = 38162 ; free virtual = 211886
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.269; parent = 2381.081; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.629; parent = 3263.559; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 31    
+---Registers : 
	               22 Bit    Registers := 31    
	               17 Bit    Registers := 32    
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3295.570 ; gain = 498.301 ; free physical = 38250 ; free virtual = 211980
Synthesis current peak Physical Memory [PSS] (MB): peak = 2661.675; parent = 2407.519; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4236.629; parent = 3263.559; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3692.773 ; gain = 895.504 ; free physical = 37750 ; free virtual = 211480
Synthesis current peak Physical Memory [PSS] (MB): peak = 3230.198; parent = 2976.042; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4665.848; parent = 3692.777; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3700.773 ; gain = 903.504 ; free physical = 37744 ; free virtual = 211474
Synthesis current peak Physical Memory [PSS] (MB): peak = 3238.280; parent = 2984.124; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.848; parent = 3700.777; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3799.812 ; gain = 1002.543 ; free physical = 37605 ; free virtual = 211335
Synthesis current peak Physical Memory [PSS] (MB): peak = 3253.878; parent = 2999.722; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4772.887; parent = 3799.816; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3810.719 ; gain = 1013.449 ; free physical = 37637 ; free virtual = 211367
Synthesis current peak Physical Memory [PSS] (MB): peak = 3253.940; parent = 2999.784; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4783.793; parent = 3810.723; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3810.719 ; gain = 1013.449 ; free physical = 37637 ; free virtual = 211367
Synthesis current peak Physical Memory [PSS] (MB): peak = 3253.940; parent = 2999.784; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4783.793; parent = 3810.723; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3810.719 ; gain = 1013.449 ; free physical = 37623 ; free virtual = 211353
Synthesis current peak Physical Memory [PSS] (MB): peak = 3253.956; parent = 2999.800; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4783.793; parent = 3810.723; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3810.719 ; gain = 1013.449 ; free physical = 37624 ; free virtual = 211354
Synthesis current peak Physical Memory [PSS] (MB): peak = 3254.019; parent = 2999.862; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4783.793; parent = 3810.723; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 3810.719 ; gain = 1013.449 ; free physical = 37624 ; free virtual = 211354
Synthesis current peak Physical Memory [PSS] (MB): peak = 3254.315; parent = 3000.159; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4783.793; parent = 3810.723; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 3810.719 ; gain = 1013.449 ; free physical = 37624 ; free virtual = 211354
Synthesis current peak Physical Memory [PSS] (MB): peak = 3254.315; parent = 3000.159; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4783.793; parent = 3810.723; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   573|
|3     |LUT2   |  2665|
|4     |LUT3   |   192|
|5     |LUT4   |  1344|
|6     |LUT5   |   192|
|7     |LUT6   |  2368|
|8     |FDRE   |  1134|
|9     |IBUF   |  1027|
|10    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 3810.719 ; gain = 1013.449 ; free physical = 37624 ; free virtual = 211354
Synthesis current peak Physical Memory [PSS] (MB): peak = 3254.315; parent = 3000.159; children = 254.188
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4783.793; parent = 3810.723; children = 973.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3810.719 ; gain = 845.730 ; free physical = 37669 ; free virtual = 211399
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 3810.727 ; gain = 1013.449 ; free physical = 37669 ; free virtual = 211399
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3821.688 ; gain = 0.000 ; free physical = 37674 ; free virtual = 211404
INFO: [Netlist 29-17] Analyzing 1601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3852.637 ; gain = 0.000 ; free physical = 37622 ; free virtual = 211352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1028 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1027 instances

Synth Design complete, checksum: be321538
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 3852.637 ; gain = 2148.156 ; free physical = 37783 ; free virtual = 211513
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M64_W8_N8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4587.609 ; gain = 734.973 ; free physical = 37413 ; free virtual = 211143
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 20:27:28 2025...
