set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {bcd_counter.vo bcd_counter_v.sdo}}
}
