
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem bool_zext_thm.extracted_1._1 : ∀ (x : BitVec 1), ¬15#16 ≥ ↑16 → signExtend 16 x >>> 15#16 = zeroExtend 16 x :=
sorry