00:30:31


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf " "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist" "-pCT256" "-yF:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf...
Parsing constraint file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf ...
start to read sdc/scf file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
sdc_reader OK F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
Stored edif netlist at F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL...

write Timing Constraint to F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: LED_VHDL

EDF Parser run-time: 5 (sec)
edif parser succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer" --device-file "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc"
starting placerrunning placerExecuting : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL --outdir F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer --device-file F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL
SDC file             - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer
Timing library       - F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	42
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	10
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	42/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_40", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.1 (sec)

Final Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	42/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: LED_VHDL|CLK | Frequency: N/A | Target: 150.15 MHz
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE | Frequency: N/A | Target: 314.38 MHz
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL | Frequency: 191.41 MHz | Target: 314.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "F:\Programs\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc" --dst_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 156
used logic cells: 42
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer" --translator "F:\Programs\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc" --dst_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 156
used logic cells: 42
Translating sdc file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc...
Translated sdc file is F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --outdir "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\router" --sdf_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\netlist\oadb-LED_VHDL F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc --outdir F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\router --sdf_file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design LED_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 64 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design LED_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.v" --vhdl "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/sbt/outputs/simulation_netlist\LED_VHDL_sbt.vhd" --lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --view rt --device "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --out-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.v
Writing F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/sbt/outputs/simulation_netlist\LED_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --lib-file "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc" --sdf-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf" --report-file "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\timer\LED_VHDL_timing.rpt" --device-file "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL --lib-file F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc --sdf-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf --report-file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\timer\LED_VHDL_timing.rpt --device-file F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLL_out_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --design "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --device_name iCE40HX8K --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name LED_VHDL
00:56:53
