
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035766                       # Number of seconds simulated
sim_ticks                                 35766256800                       # Number of ticks simulated
final_tick                               565330636737                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 268229                       # Simulator instruction rate (inst/s)
host_op_rate                                   338748                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2174506                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914704                       # Number of bytes of host memory used
host_seconds                                 16447.99                       # Real time elapsed on the host
sim_insts                                  4411834133                       # Number of instructions simulated
sim_ops                                    5571719289                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2735744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2959744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1346048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1765120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8813184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2902144                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2902144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21373                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23123                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10516                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13790                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 68853                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           22673                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                22673                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     76489525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     82752411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     37634579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     49351544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               246410578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             182518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81141955                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81141955                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81141955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     76489525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     82752411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     37634579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     49351544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              327552533                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85770401                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30999803                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25428708                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016814                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13001007                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12077615                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156728                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87139                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32018344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170290462                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30999803                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15234343                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36590619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10805694                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6912750                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15662669                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84278322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.483275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47687703     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660389      4.34%     60.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196310      3.79%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437830      4.08%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2992420      3.55%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571373      1.86%     74.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025228      1.22%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714754      3.22%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17992315     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84278322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361428                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.985422                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33679900                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6494540                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34806906                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546819                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8750148                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077736                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6542                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201978412                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51115                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8750148                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35352975                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2914588                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       883197                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33651234                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2726172                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195124233                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10292                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1708695                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       746028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           17                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271075394                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909836339                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909836339                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102816130                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34150                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18128                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7238775                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19233573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243979                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3294393                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183947410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147765523                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280068                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61070896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186660135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2089                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84278322                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753304                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908403                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30068036     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17827003     21.15%     56.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12010241     14.25%     71.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7629888      9.05%     80.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7527780      8.93%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4425488      5.25%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393746      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       741782      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654358      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84278322                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083233     70.17%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202970     13.15%     83.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257449     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121570314     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016072      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15735881     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8427234      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147765523                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722803                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1543691                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010447                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381633123                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245053509                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143624683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149309214                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262595                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021444                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          418                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1100                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2280652                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8750148                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2161993                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166239                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183981543                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       309686                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19233573                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022325                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18111                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8112                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1100                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361703                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145192048                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14788222                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573471                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22977551                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20581537                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8189329                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692799                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143770959                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143624683                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93692435                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261764697                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674525                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357926                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61562889                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041877                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75528174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620878                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30219458     40.01%     40.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450269     27.08%     67.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8370113     11.08%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291920      5.68%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3694236      4.89%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1813352      2.40%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1994254      2.64%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010139      1.34%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3684433      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75528174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3684433                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255828550                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376728027                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1492079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857704                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857704                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165903                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165903                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655513217                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197031535                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189399837                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85770401                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30791302                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25025708                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102501                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13001854                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12014488                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3249791                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89028                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30912537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170800415                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30791302                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15264279                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37562329                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11283802                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6371570                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15138805                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       903022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83981115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46418786     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3303015      3.93%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2659955      3.17%     62.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6486203      7.72%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1751421      2.09%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2262079      2.69%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1636083      1.95%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916130      1.09%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18547443     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83981115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358997                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991368                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32339452                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6183945                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36118765                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246119                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9092825                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5259490                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42141                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204186416                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82444                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9092825                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34708407                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1420039                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1261349                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33938331                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3560156                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196980622                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        35819                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1474467                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1103769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3627                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275822000                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919578130                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919578130                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169079597                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106742394                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39888                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22304                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9747839                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18361534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9344287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146512                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3239257                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186274472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38411                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147993289                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285416                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64329763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196440229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5655                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83981115                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762221                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885447                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29105453     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18057906     21.50%     56.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11947292     14.23%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8766222     10.44%     80.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7513791      8.95%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3910090      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3339271      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627827      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713263      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83981115                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         867505     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176430     14.48%     85.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174695     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123325449     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2106557      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16378      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14692705      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7852200      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147993289                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.725459                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1218638                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381471747                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250643293                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144227627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149211927                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       557114                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7233956                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2948                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2385026                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9092825                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         568140                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81130                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186312885                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       408241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18361534                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9344287                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22033                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72569                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1258392                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180152                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2438544                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145642425                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13782846                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2350864                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21433359                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20546417                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7650513                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698050                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144323788                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144227627                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93993886                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265370270                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681555                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354199                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99052747                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121646315                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64667264                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2106907                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74888290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.624370                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139273                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29104185     38.86%     38.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20750716     27.71%     66.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8439247     11.27%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4745755      6.34%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3887939      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1582428      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1883469      2.52%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       941278      1.26%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3553273      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74888290                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99052747                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121646315                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18086833                       # Number of memory references committed
system.switch_cpus1.commit.loads             11127576                       # Number of loads committed
system.switch_cpus1.commit.membars              16378                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17478218                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109607775                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2476526                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3553273                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257648596                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381725723                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1789286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99052747                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121646315                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99052747                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865906                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865906                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154859                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154859                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655204301                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199374530                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188414048                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32756                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85770401                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31489406                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25670156                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2102428                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13358712                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12318801                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3399109                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93360                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31505098                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172932124                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31489406                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15717910                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38428838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11165923                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5548167                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15555951                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1022286                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84519683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.535736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46090845     54.53%     54.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2542290      3.01%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4761124      5.63%     63.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4735900      5.60%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2937615      3.48%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2339215      2.77%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1464248      1.73%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1372231      1.62%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18276215     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84519683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367136                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.016221                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32852114                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5489365                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36914861                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226017                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9037319                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5329172                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207490407                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9037319                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35240159                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1017157                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1207705                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34707405                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3309932                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200054827                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1374690                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1013478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280912483                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    933287939                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    933287939                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173866006                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107046441                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35658                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17120                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9212047                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18509136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9445850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118304                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3529187                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188644478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150302346                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       292822                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63725688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194969458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84519683                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778312                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895293                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29004501     34.32%     34.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18279211     21.63%     55.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12271681     14.52%     70.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7933521      9.39%     79.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8336335      9.86%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4042444      4.78%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3183631      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       727008      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       741351      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84519683                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         935704     72.60%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177572     13.78%     86.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175524     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125730460     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2019765      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17119      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14545282      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7989720      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150302346                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.752380                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1288800                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008575                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386705995                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252404755                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146874203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151591146                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       471782                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7174782                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1945                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2265607                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9037319                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         534493                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90979                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188678721                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       379681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18509136                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9445850                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17120                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          349                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1316309                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2483107                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148322681                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13879411                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1979663                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21685535                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21034648                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7806124                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.729299                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146920552                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146874203                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93623285                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268641062                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712411                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348507                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101259156                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124679599                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63999601                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2127868                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75482363                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651771                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147672                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28688015     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21120567     27.98%     65.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8771907     11.62%     77.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4375139      5.80%     83.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4371992      5.79%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1773550      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1782391      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       950679      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3648123      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75482363                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101259156                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124679599                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18514594                       # Number of memory references committed
system.switch_cpus2.commit.loads             11334351                       # Number of loads committed
system.switch_cpus2.commit.membars              17120                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17996131                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112326745                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2571493                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3648123                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260513440                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386401641                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1250718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101259156                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124679599                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101259156                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847038                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847038                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180584                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180584                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666292098                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204035775                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190600666                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34240                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85770401                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31148372                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25350571                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081718                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13277212                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12280281                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3208260                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91994                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34439237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170115154                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31148372                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15488541                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35750560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10679957                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5540413                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16834313                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       835970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84293078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48542518     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1931338      2.29%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2516988      2.99%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3789115      4.50%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3677975      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2795202      3.32%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1660603      1.97%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2489066      2.95%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16890273     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84293078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363160                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.983378                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35574797                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5422568                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34464245                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268873                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8562594                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5274859                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203535007                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8562594                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37461000                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1062066                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1613807                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32802809                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2790796                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197613760                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          915                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1209445                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       874079                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275356883                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920331090                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920331090                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171230988                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104125822                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41924                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23704                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7874752                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18318112                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9707048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188921                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3386491                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183667868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147954133                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275564                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59707623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181601343                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84293078                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755235                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895793                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29289566     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18534131     21.99%     56.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12023714     14.26%     71.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8133386      9.65%     80.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7610453      9.03%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4068738      4.83%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2990209      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897388      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       745493      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84293078                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727838     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149880     14.27%     83.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       172508     16.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123124605     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2090730      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16715      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14608707      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8113376      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147954133                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.725002                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1050234                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007098                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381527138                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243416194                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143807426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149004367                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       502596                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7018825                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          879                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2464656                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8562594                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         629756                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99302                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183707739                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1260364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18318112                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9707048                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74990                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          879                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1274609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1172255                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2446864                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145129513                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13751763                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2824616                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21689878                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20329634                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7938115                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.692070                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143845389                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143807426                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92398018                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259466308                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.676656                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356108                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100281059                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123249749                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60458180                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2116139                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75730484                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627479                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150577                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29213351     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21762677     28.74%     67.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8002210     10.57%     77.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4585341      6.05%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3835037      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1919963      2.54%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1852883      2.45%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       802808      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3756214      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75730484                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100281059                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123249749                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18541676                       # Number of memory references committed
system.switch_cpus3.commit.loads             11299284                       # Number of loads committed
system.switch_cpus3.commit.membars              16714                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17676939                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111092877                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2514815                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3756214                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255682199                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375982923                       # The number of ROB writes
system.switch_cpus3.timesIdled                  35712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1477323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100281059                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123249749                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100281059                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.855300                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.855300                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.169180                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.169180                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       653091479                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198635607                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187967673                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33428                       # number of misc regfile writes
system.l2.replacements                          68859                       # number of replacements
system.l2.tagsinuse                      16383.992209                       # Cycle average of tags in use
system.l2.total_refs                          1457995                       # Total number of references to valid blocks.
system.l2.sampled_refs                          85243                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.103985                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            74.546459                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.221726                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3889.217997                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.399721                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3348.963529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      2.779442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1983.725215                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      2.902715                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2552.537556                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1443.671186                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1199.912332                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            803.169915                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1077.944419                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004550                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000136                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.237379                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000146                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.204405                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.121077                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.155795                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.088115                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.073237                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.049022                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.065793                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        74321                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        48833                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28881                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        38580                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  190615                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            59721                       # number of Writeback hits
system.l2.Writeback_hits::total                 59721                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        74321                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        48833                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        38580                       # number of demand (read+write) hits
system.l2.demand_hits::total                   190615                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        74321                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        48833                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28881                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        38580                       # number of overall hits
system.l2.overall_hits::total                  190615                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21373                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        23123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10516                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13789                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 68852                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21373                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        23123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13790                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68853                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21373                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        23123                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10516                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13790                       # number of overall misses
system.l2.overall_misses::total                 68853                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       494929                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1190826270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       629484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1226355925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       617988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    598428760                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       563658                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    737061921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3754978935                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        32642                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         32642                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       494929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1190826270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       629484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1226355925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       617988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    598428760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       563658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    737094563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3755011577                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       494929                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1190826270                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       629484                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1226355925                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       617988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    598428760                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       563658                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    737094563                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3755011577                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95694                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              259467                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        59721                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             59721                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95694                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71956                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               259468                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95694                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71956                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              259468                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.223347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.321349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.266924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.263305                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.265359                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.223347                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.321349                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.266924                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.263319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265362                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.223347                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.321349                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.266924                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.263319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265362                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44993.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55716.383755                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48421.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53036.194482                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        44142                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56906.500571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43358.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53452.891508                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54536.962398                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        32642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        32642                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44993.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55716.383755                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48421.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53036.194482                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        44142                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56906.500571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43358.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53451.382379                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54536.644402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44993.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55716.383755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48421.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53036.194482                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        44142                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56906.500571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43358.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53451.382379                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54536.644402                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                22673                       # number of writebacks
system.l2.writebacks::total                     22673                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21373                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        23123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13789                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            68852                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        23123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        23123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68853                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       432121                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1068516280                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       554734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1092910040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       537495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    537641206                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       488027                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    656968454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3358048357                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        26940                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        26940                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       432121                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1068516280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       554734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1092910040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       537495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    537641206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       488027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    656995394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3358075297                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       432121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1068516280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       554734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1092910040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       537495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    537641206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       488027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    656995394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3358075297                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.223347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.321349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266924                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.263305                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.265359                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.223347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.321349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.266924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.263319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265362                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.223347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.321349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.266924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.263319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265362                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39283.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49993.743508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42671.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47265.062492                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38392.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51126.018068                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37540.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47644.387120                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48771.979855                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        26940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        26940                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39283.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49993.743508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42671.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47265.062492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38392.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51126.018068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37540.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47642.885714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48771.662774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39283.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49993.743508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42671.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47265.062492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38392.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51126.018068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37540.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47642.885714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48771.662774                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996712                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015670319                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843321.813067                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996712                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15662658                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15662658                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15662658                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15662658                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15662658                       # number of overall hits
system.cpu0.icache.overall_hits::total       15662658                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       579299                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       579299                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       579299                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       579299                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       579299                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       579299                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15662669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15662669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15662669                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15662669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15662669                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15662669                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52663.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52663.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52663.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52663.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52663.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52663.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       540269                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       540269                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       540269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       540269                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       540269                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       540269                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49115.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49115.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49115.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49115.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49115.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49115.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95694                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191884793                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95950                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1999.841511                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.492547                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.507453                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11620272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11620272                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17197                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19329752                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19329752                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19329752                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19329752                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360907                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360907                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360952                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360952                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360952                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360952                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11510920033                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11510920033                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1815164                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1815164                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11512735197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11512735197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11512735197                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11512735197                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11981179                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11981179                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19690704                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19690704                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19690704                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19690704                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030123                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030123                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018331                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018331                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018331                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018331                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31894.421646                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31894.421646                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40336.977778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40336.977778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31895.474182                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31895.474182                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31895.474182                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31895.474182                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16554                       # number of writebacks
system.cpu0.dcache.writebacks::total            16554                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       265213                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       265213                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265258                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265258                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265258                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265258                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95694                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95694                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95694                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95694                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1920448863                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1920448863                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1920448863                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1920448863                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1920448863                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1920448863                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007987                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007987                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004860                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004860                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004860                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004860                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20068.644460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20068.644460                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20068.644460                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20068.644460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20068.644460                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20068.644460                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997076                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020219544                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056894.241935                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997076                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15138789                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15138789                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15138789                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15138789                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15138789                       # number of overall hits
system.cpu1.icache.overall_hits::total       15138789                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       817187                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       817187                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       817187                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       817187                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       817187                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       817187                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15138805                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15138805                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15138805                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15138805                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15138805                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15138805                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51074.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51074.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51074.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51074.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51074.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51074.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       661049                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       661049                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       661049                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       661049                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       661049                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       661049                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50849.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50849.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50849.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50849.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50849.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50849.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71956                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181165804                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72212                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2508.804686                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.713221                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.286779                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901224                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098776                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10467759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10467759                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6926500                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6926500                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21607                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21607                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16378                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16378                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17394259                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17394259                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17394259                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17394259                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153889                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153889                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153889                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153889                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153889                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5475483740                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5475483740                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5475483740                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5475483740                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5475483740                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5475483740                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10621648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10621648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6926500                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6926500                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17548148                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17548148                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17548148                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17548148                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014488                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008770                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008770                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008770                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008770                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35580.735075                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35580.735075                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35580.735075                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35580.735075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35580.735075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35580.735075                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12290                       # number of writebacks
system.cpu1.dcache.writebacks::total            12290                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81933                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81933                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81933                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81933                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81933                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81933                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71956                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71956                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71956                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71956                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71956                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71956                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1707981012                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1707981012                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1707981012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1707981012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1707981012                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1707981012                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23736.464117                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23736.464117                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23736.464117                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23736.464117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23736.464117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23736.464117                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997737                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018515808                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199818.159827                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997737                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15555934                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15555934                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15555934                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15555934                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15555934                       # number of overall hits
system.cpu2.icache.overall_hits::total       15555934                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       807721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       807721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       807721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       807721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       807721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       807721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15555951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15555951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15555951                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15555951                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15555951                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15555951                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst        47513                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        47513                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst        47513                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        47513                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst        47513                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        47513                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       654757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       654757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       654757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       654757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       654757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       654757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46768.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46768.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46768.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46768.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46768.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46768.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39397                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169867336                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39653                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4283.845762                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.837555                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.162445                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905615                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094385                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10586767                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10586767                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7146565                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7146565                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17120                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17120                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17120                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17120                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17733332                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17733332                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17733332                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17733332                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103830                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103830                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103830                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103830                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103830                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103830                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3944870148                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3944870148                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3944870148                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3944870148                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3944870148                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3944870148                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10690597                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10690597                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7146565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7146565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17837162                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17837162                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17837162                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17837162                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009712                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009712                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005821                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005821                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005821                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005821                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37993.548570                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37993.548570                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37993.548570                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37993.548570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37993.548570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37993.548570                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9274                       # number of writebacks
system.cpu2.dcache.writebacks::total             9274                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64433                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64433                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64433                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64433                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64433                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64433                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39397                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39397                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39397                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39397                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39397                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39397                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    847086549                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    847086549                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    847086549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    847086549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    847086549                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    847086549                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21501.295759                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21501.295759                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21501.295759                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21501.295759                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21501.295759                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21501.295759                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996904                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020057718                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056567.979839                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996904                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16834297                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16834297                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16834297                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16834297                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16834297                       # number of overall hits
system.cpu3.icache.overall_hits::total       16834297                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       744991                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       744991                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       744991                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       744991                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       744991                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       744991                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16834313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16834313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16834313                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16834313                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16834313                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16834313                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46561.937500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46561.937500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46561.937500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46561.937500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46561.937500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46561.937500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       579144                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       579144                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       579144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       579144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       579144                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       579144                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44549.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44549.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44549.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44549.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44549.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44549.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52370                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174169542                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52626                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3309.572113                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.222212                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.777788                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911024                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088976                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10460946                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10460946                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7205061                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7205061                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17660                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17660                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16714                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16714                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17666007                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17666007                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17666007                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17666007                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134173                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134173                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2892                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2892                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137065                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137065                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137065                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137065                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5228454140                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5228454140                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    178702819                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    178702819                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5407156959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5407156959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5407156959                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5407156959                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10595119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10595119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7207953                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7207953                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16714                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16714                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17803072                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17803072                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17803072                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17803072                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012664                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012664                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007699                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007699                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007699                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007699                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38968.005038                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38968.005038                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61792.122752                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61792.122752                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39449.582016                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39449.582016                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39449.582016                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39449.582016                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       460892                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 30726.133333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21603                       # number of writebacks
system.cpu3.dcache.writebacks::total            21603                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81804                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81804                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2891                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2891                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84695                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84695                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84695                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84695                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52369                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52369                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52370                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52370                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1131170060                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1131170060                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        33642                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        33642                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1131203702                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1131203702                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1131203702                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1131203702                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21599.993508                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21599.993508                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        33642                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        33642                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21600.223449                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21600.223449                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21600.223449                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21600.223449                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
