
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.25

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.53 source latency credit_count[0]$_DFFE_PN0P_/CLK ^
  -0.56 target latency mem[12][2]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.12    0.00    1.11 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.15    0.28    0.24    1.35 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.28    0.00    1.36 ^ credit_count[4]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.36   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.23    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.12    0.05    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.35    0.30    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.00    0.35 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.11    0.08    0.18    0.53 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00    0.53 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.53   clock reconvergence pessimism
                          0.06    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: data_in[5] (input port clocked by core_clock)
Endpoint: mem[7][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.04    0.00    0.00    0.20 v data_in[5] (in)
                                         data_in[5] (net)
                  0.00    0.00    0.20 v input7/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.22    0.12    0.14    0.34 v input7/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net8 (net)
                  0.19    0.06    0.39 v _861_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    0.62 v _861_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _127_ (net)
                  0.07    0.00    0.62 v mem[7][5]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.23    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.12    0.05    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.35    0.30    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.03    0.38 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.07    0.17    0.56 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.56 ^ mem[7][5]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.56   clock reconvergence pessimism
                          0.08    0.64   library hold time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: write_ptr[1]$_DFFE_PN0N_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.12    0.00    1.11 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.15    0.28    0.24    1.35 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.28    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    15    0.22    0.21    0.22    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.22    0.01    1.59 ^ write_ptr[1]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.23    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.12    0.05   10.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.35    0.30   10.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.00   10.35 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.11    0.08    0.18   10.53 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.53 ^ write_ptr[1]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.53   clock reconvergence pessimism
                          0.11   10.64   library recovery time
                                 10.64   data required time
-----------------------------------------------------------------------------
                                 10.64   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  9.05   slack (MET)


Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.23    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.12    0.05    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.35    0.30    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.36 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.18    0.54 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.55 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.07    0.29    0.57    1.12 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         read_ptr[2] (net)
                  0.29    0.00    1.12 ^ _495_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     9    0.16    0.21    0.16    1.28 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _176_ (net)
                  0.21    0.01    1.30 v _496_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.24    1.54 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _431_ (net)
                  0.18    0.01    1.54 v _908_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.25    0.45    2.00 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _433_ (net)
                  0.25    0.00    2.00 ^ _476_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     4    0.06    0.18    0.35    2.34 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net30 (net)
                  0.18    0.00    2.35 v _477_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.22    0.18    2.52 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _163_ (net)
                  0.22    0.00    2.52 ^ _482_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.07    0.27    0.30    2.83 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _167_ (net)
                  0.27    0.00    2.83 ^ _487_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.12    0.13    0.20    3.03 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _171_ (net)
                  0.13    0.00    3.04 ^ _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.07    0.27    0.35    3.39 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _436_ (net)
                  0.27    0.00    3.39 ^ _909_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.29    0.35    3.74 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _429_ (net)
                  0.29    0.00    3.74 ^ _922_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.14    0.38    4.12 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _463_ (net)
                  0.14    0.00    4.12 v _517_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.24    0.18    4.29 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _187_ (net)
                  0.24    0.00    4.29 ^ _519_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.10    4.39 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _189_ (net)
                  0.14    0.00    4.39 v _520_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.22    4.61 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _190_ (net)
                  0.08    0.00    4.61 v _521_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    4.81 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _191_ (net)
                  0.08    0.00    4.81 v _522_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.31    5.12 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _009_ (net)
                  0.06    0.00    5.12 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  5.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.23    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.12    0.05   10.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.35    0.30   10.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.00   10.35 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.11    0.08    0.18   10.53 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.53 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   10.53   clock reconvergence pessimism
                         -0.16   10.37   library setup time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  5.25   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: write_ptr[1]$_DFFE_PN0N_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.12    0.00    1.11 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.15    0.28    0.24    1.35 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.28    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    15    0.22    0.21    0.22    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.22    0.01    1.59 ^ write_ptr[1]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.23    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.12    0.05   10.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.35    0.30   10.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.00   10.35 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.11    0.08    0.18   10.53 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.53 ^ write_ptr[1]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.53   clock reconvergence pessimism
                          0.11   10.64   library recovery time
                                 10.64   data required time
-----------------------------------------------------------------------------
                                 10.64   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  9.05   slack (MET)


Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.23    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.12    0.05    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.35    0.30    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.36 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.18    0.54 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.55 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.07    0.29    0.57    1.12 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         read_ptr[2] (net)
                  0.29    0.00    1.12 ^ _495_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     9    0.16    0.21    0.16    1.28 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _176_ (net)
                  0.21    0.01    1.30 v _496_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.24    1.54 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _431_ (net)
                  0.18    0.01    1.54 v _908_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.25    0.45    2.00 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _433_ (net)
                  0.25    0.00    2.00 ^ _476_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     4    0.06    0.18    0.35    2.34 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net30 (net)
                  0.18    0.00    2.35 v _477_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.22    0.18    2.52 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _163_ (net)
                  0.22    0.00    2.52 ^ _482_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.07    0.27    0.30    2.83 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _167_ (net)
                  0.27    0.00    2.83 ^ _487_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.12    0.13    0.20    3.03 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _171_ (net)
                  0.13    0.00    3.04 ^ _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.07    0.27    0.35    3.39 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _436_ (net)
                  0.27    0.00    3.39 ^ _909_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.29    0.35    3.74 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _429_ (net)
                  0.29    0.00    3.74 ^ _922_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.14    0.38    4.12 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _463_ (net)
                  0.14    0.00    4.12 v _517_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.24    0.18    4.29 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _187_ (net)
                  0.24    0.00    4.29 ^ _519_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.10    4.39 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _189_ (net)
                  0.14    0.00    4.39 v _520_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.22    4.61 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _190_ (net)
                  0.08    0.00    4.61 v _521_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    4.81 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _191_ (net)
                  0.08    0.00    4.81 v _522_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.31    5.12 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _009_ (net)
                  0.06    0.00    5.12 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  5.12   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.23    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.12    0.05   10.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.35    0.30   10.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.00   10.35 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.11    0.08    0.18   10.53 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.53 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   10.53   clock reconvergence pessimism
                         -0.16   10.37   library setup time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  5.25   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.2708210945129395

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8110

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2707168161869049

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9274

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 33

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.54 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.55 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.57    1.12 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.16    1.28 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
   0.25    1.54 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.46    2.00 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.35    2.34 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.18    2.52 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.30    2.83 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    3.03 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.36    3.39 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.35    3.74 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.38    4.12 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.18    4.29 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.10    4.39 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.22    4.61 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.20    4.81 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.31    5.12 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    5.12 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           5.12   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.35   10.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.53 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.53 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00   10.53   clock reconvergence pessimism
  -0.16   10.37   library setup time
          10.37   data required time
---------------------------------------------------------
          10.37   data required time
          -5.12   data arrival time
---------------------------------------------------------
           5.25   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[0][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.54 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.54 ^ mem[0][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    0.94 v mem[0][7]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    1.06 ^ _689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.05    1.11 v _706_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    1.11 v data_out[7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.55 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.55 ^ data_out[7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.00    0.55   clock reconvergence pessimism
   0.09    0.64   library hold time
           0.64   data required time
---------------------------------------------------------
           0.64   data required time
          -1.11   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5333

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5342

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.1212

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
5.2505

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
102.524799

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.73e-02   8.13e-03   9.03e-08   3.55e-02  28.1%
Combinational          4.25e-02   2.22e-02   1.29e-07   6.47e-02  51.3%
Clock                  1.85e-02   7.51e-03   2.94e-06   2.60e-02  20.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.83e-02   3.79e-02   3.16e-06   1.26e-01 100.0%
                          70.0%      30.0%       0.0%
