

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_VITIS_LOOP_356_11'
================================================================
* Date:           Sun Feb  5 16:56:11 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  26.647 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.900 us|  0.900 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_356_11  |       13|       13|         6|          4|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      19|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      28|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     247|    -|
|Register             |        -|     -|      782|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      782|     294|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_32_64_1_1_U1657  |mux_32_64_1_1  |        0|   0|  0|  14|    0|
    |mux_32_64_1_1_U1658  |mux_32_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  28|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln356_fu_313_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln356_fu_307_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  19|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  26|          5|    1|          5|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_pc0_1_3_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_pc0_1_4_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_pc0_1_5_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_pw0_1_3_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_pw0_1_4_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_pw0_1_5_load  |   9|          2|   64|        128|
    |grp_fu_234_p0                  |  14|          3|   64|        192|
    |j_fu_68                        |   9|          2|    2|          4|
    |pc0_1_1_fu_88                  |   9|          2|   64|        128|
    |pc0_1_2_fu_92                  |   9|          2|   64|        128|
    |pc0_1_3_fu_100                 |   9|          2|   64|        128|
    |pc0_1_4_fu_96                  |   9|          2|   64|        128|
    |pc0_1_5_fu_104                 |   9|          2|   64|        128|
    |pc0_1_fu_84                    |   9|          2|   64|        128|
    |pw0_1_1_fu_76                  |   9|          2|   64|        128|
    |pw0_1_2_fu_80                  |   9|          2|   64|        128|
    |pw0_1_3_fu_112                 |   9|          2|   64|        128|
    |pw0_1_4_fu_108                 |   9|          2|   64|        128|
    |pw0_1_5_fu_116                 |   9|          2|   64|        128|
    |pw0_1_fu_72                    |   9|          2|   64|        128|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 247|         54| 1223|       2513|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln356_reg_547           |   1|   0|    1|          0|
    |j_152_reg_542                |   2|   0|    2|          0|
    |j_152_reg_542_pp0_iter1_reg  |   2|   0|    2|          0|
    |j_fu_68                      |   2|   0|    2|          0|
    |pc0_1_1_fu_88                |  64|   0|   64|          0|
    |pc0_1_2_fu_92                |  64|   0|   64|          0|
    |pc0_1_3_fu_100               |  64|   0|   64|          0|
    |pc0_1_4_fu_96                |  64|   0|   64|          0|
    |pc0_1_5_fu_104               |  64|   0|   64|          0|
    |pc0_1_fu_84                  |  64|   0|   64|          0|
    |pw0_1_1_fu_76                |  64|   0|   64|          0|
    |pw0_1_2_fu_80                |  64|   0|   64|          0|
    |pw0_1_3_fu_112               |  64|   0|   64|          0|
    |pw0_1_4_fu_108               |  64|   0|   64|          0|
    |pw0_1_5_fu_116               |  64|   0|   64|          0|
    |pw0_1_fu_72                  |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 782|   0|  782|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|grp_fu_773_p_din0         |  out|   64|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|grp_fu_773_p_din1         |  out|   64|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|grp_fu_773_p_dout0        |   in|   64|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|grp_fu_773_p_ce           |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_356_11|  return value|
|pw0_2_1_reload            |   in|   64|     ap_none|                              pw0_2_1_reload|        scalar|
|pw0_1_1_reload            |   in|   64|     ap_none|                              pw0_1_1_reload|        scalar|
|pw0_0_1_reload            |   in|   64|     ap_none|                              pw0_0_1_reload|        scalar|
|pc0_2_1_reload            |   in|   64|     ap_none|                              pc0_2_1_reload|        scalar|
|pc0_1_1_reload            |   in|   64|     ap_none|                              pc0_1_1_reload|        scalar|
|pc0_0_1_reload            |   in|   64|     ap_none|                              pc0_0_1_reload|        scalar|
|pc0_load_5225_reload      |   in|   64|     ap_none|                        pc0_load_5225_reload|        scalar|
|pc0_load_4219_reload      |   in|   64|     ap_none|                        pc0_load_4219_reload|        scalar|
|pc0_load_3213_reload      |   in|   64|     ap_none|                        pc0_load_3213_reload|        scalar|
|pw0_load_4207_reload      |   in|   64|     ap_none|                        pw0_load_4207_reload|        scalar|
|pw0_load_3202_reload      |   in|   64|     ap_none|                        pw0_load_3202_reload|        scalar|
|pw0_load_2197_reload      |   in|   64|     ap_none|                        pw0_load_2197_reload|        scalar|
|pc0_load_5227_out         |  out|   64|      ap_vld|                           pc0_load_5227_out|       pointer|
|pc0_load_5227_out_ap_vld  |  out|    1|      ap_vld|                           pc0_load_5227_out|       pointer|
|pc0_load_4221_out         |  out|   64|      ap_vld|                           pc0_load_4221_out|       pointer|
|pc0_load_4221_out_ap_vld  |  out|    1|      ap_vld|                           pc0_load_4221_out|       pointer|
|pc0_load_3215_out         |  out|   64|      ap_vld|                           pc0_load_3215_out|       pointer|
|pc0_load_3215_out_ap_vld  |  out|    1|      ap_vld|                           pc0_load_3215_out|       pointer|
|pw0_2189_out              |  out|   64|      ap_vld|                                pw0_2189_out|       pointer|
|pw0_2189_out_ap_vld       |  out|    1|      ap_vld|                                pw0_2189_out|       pointer|
|pw0_1188_out              |  out|   64|      ap_vld|                                pw0_1188_out|       pointer|
|pw0_1188_out_ap_vld       |  out|    1|      ap_vld|                                pw0_1188_out|       pointer|
|pw0_0187_out              |  out|   64|      ap_vld|                                pw0_0187_out|       pointer|
|pw0_0187_out_ap_vld       |  out|    1|      ap_vld|                                pw0_0187_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+

