

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5'
================================================================
* Date:           Thu May  9 14:32:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_20 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_5  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4752|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   160|       0|    1353|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     135|    -|
|Register         |        -|     -|    1069|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   160|    1069|    6240|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     6|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U25  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U26  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U27  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U28  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U29  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U30  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U31  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U32  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U33  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U34  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U35  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U36  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U37  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U38  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U39  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U40  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U41  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U42  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U43  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U44  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U45  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U46  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U47  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U48  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U49  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U50  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U51  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U52  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U53  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U54  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U55  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U56  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U57  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U58  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U59  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U60  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U61  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U62  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U63  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U64  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_10_4_32_1_1_U65       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U71       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U73       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U75       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U77       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U78       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_2_1_32_1_1_U66        |mux_2_1_32_1_1        |        0|   0|  0|   9|    0|
    |mux_3_2_32_1_1_U67        |mux_3_2_32_1_1        |        0|   0|  0|  14|    0|
    |mux_4_2_32_1_1_U68        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_5_3_32_1_1_U69        |mux_5_3_32_1_1        |        0|   0|  0|  26|    0|
    |mux_6_3_32_1_1_U70        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U72        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U74        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U76        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0| 160|  0|1353|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_1765_p2        |         +|   0|  0|  12|           5|           4|
    |add_ln68_10_fu_1411_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_11_fu_1449_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_12_fu_1455_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_13_fu_1461_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_14_fu_1467_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_15_fu_1517_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_16_fu_1511_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_17_fu_1523_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_18_fu_1831_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_19_fu_1835_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_1_fu_806_p2       |         +|   0|  0|  12|           5|           3|
    |add_ln68_20_fu_1553_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_21_fu_1559_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_22_fu_1565_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_23_fu_1571_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_24_fu_1577_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_25_fu_1601_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_26_fu_1607_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_27_fu_1613_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_28_fu_1841_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_29_fu_1845_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_2_fu_839_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln68_30_fu_1631_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_31_fu_1637_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_32_fu_1643_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_33_fu_1649_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_34_fu_1655_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_35_fu_1686_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_36_fu_1692_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_37_fu_1698_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_38_fu_1851_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_39_fu_1855_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_3_fu_887_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln68_40_fu_1735_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_41_fu_1741_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_42_fu_1747_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_43_fu_1753_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_44_fu_1759_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_4_fu_922_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln68_5_fu_1335_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_6_fu_1361_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_7_fu_1367_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_8_fu_1399_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_9_fu_1405_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_fu_775_p2         |         +|   0|  0|  12|           5|           3|
    |i1_4_fu_1771_p2            |         +|   0|  0|  12|           4|           4|
    |tmp_10_fu_1264_p10         |         -|   0|  0|  12|           4|           4|
    |tmp_12_fu_1710_p11         |         -|   0|  0|  12|           3|           4|
    |tmp_3_fu_851_p4            |         -|   0|  0|  10|           3|           2|
    |tmp_5_fu_934_p6            |         -|   0|  0|  10|           1|           3|
    |tmp_6_fu_978_p7            |         -|   0|  0|  10|           1|           3|
    |tmp_8_fu_1106_p8           |         -|   0|  0|  10|           2|           3|
    |tmp_s_fu_1184_p9           |         -|   0|  0|  10|           2|           3|
    |and_ln68_10_fu_1473_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_11_fu_1479_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_12_fu_1485_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_13_fu_1499_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_14_fu_1505_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_15_fu_1529_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_16_fu_1535_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_17_fu_1541_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_18_fu_1547_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_19_fu_1583_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_1_fu_1341_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_20_fu_1589_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_21_fu_1595_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_22_fu_1619_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_23_fu_1625_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_24_fu_1680_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_2_fu_1355_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_3_fu_1381_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_4_fu_1387_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_5_fu_1393_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_6_fu_1425_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_7_fu_1431_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_8_fu_1437_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_9_fu_1443_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_fu_1329_p2        |       and|   0|  0|  64|          64|          64|
    |icmp_ln68_1_fu_833_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_2_fu_881_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_3_fu_916_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_4_fu_966_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_fu_800_p2        |      icmp|   0|  0|  12|           5|           4|
    |select_ln68_10_fu_1347_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_11_fu_1373_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_12_fu_1417_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_13_fu_1491_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_1_fu_866_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln68_2_fu_951_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln68_3_fu_1034_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_4_fu_1060_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_5_fu_1086_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_6_fu_1164_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_7_fu_1245_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_8_fu_1667_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_9_fu_1321_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln68_fu_786_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |tmp_2_fu_818_p3            |       xor|   0|  0|   2|           1|           2|
    |tmp_4_fu_899_p5            |       xor|   0|  0|   2|           2|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|4752|        4253|        4525|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add120271_fu_172         |   9|          2|   64|        128|
    |add120_126272_fu_176     |   9|          2|   64|        128|
    |add120_242273_fu_180     |   9|          2|   64|        128|
    |add120_358274_fu_184     |   9|          2|   64|        128|
    |add120_474275_fu_188     |   9|          2|   64|        128|
    |add120_5276_fu_192       |   9|          2|   64|        128|
    |add120_6277_fu_196       |   9|          2|   64|        128|
    |add120_7278_fu_200       |   9|          2|   64|        128|
    |add120_8279_fu_204       |   9|          2|   64|        128|
    |add120_9280_fu_208       |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i1_2_fu_168              |   9|          2|    4|          8|
    |i1_fu_212                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 135|         30|  652|       1304|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add120271_fu_172           |  64|   0|   64|          0|
    |add120_126272_fu_176       |  64|   0|   64|          0|
    |add120_242273_fu_180       |  64|   0|   64|          0|
    |add120_358274_fu_184       |  64|   0|   64|          0|
    |add120_474275_fu_188       |  64|   0|   64|          0|
    |add120_5276_fu_192         |  64|   0|   64|          0|
    |add120_6277_fu_196         |  64|   0|   64|          0|
    |add120_7278_fu_200         |  64|   0|   64|          0|
    |add120_8279_fu_204         |  64|   0|   64|          0|
    |add120_9280_fu_208         |  64|   0|   64|          0|
    |add_ln68_17_reg_2180       |  64|   0|   64|          0|
    |add_ln68_25_reg_2185       |  64|   0|   64|          0|
    |add_ln68_27_reg_2190       |  64|   0|   64|          0|
    |add_ln68_35_reg_2195       |  64|   0|   64|          0|
    |add_ln68_37_reg_2200       |  64|   0|   64|          0|
    |and_ln68_12_reg_2175       |  64|   0|   64|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i1_2_fu_168                |   4|   0|    4|          0|
    |i1_fu_212                  |   5|   0|    5|          0|
    |zext_ln68_8_cast_reg_2166  |  32|   0|   64|         32|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1069|   0| 1101|         32|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|arr                       |   in|   64|     ap_none|                                            arr|        scalar|
|arr_1                     |   in|   64|     ap_none|                                          arr_1|        scalar|
|arr_2                     |   in|   64|     ap_none|                                          arr_2|        scalar|
|arr_3                     |   in|   64|     ap_none|                                          arr_3|        scalar|
|arr_4                     |   in|   64|     ap_none|                                          arr_4|        scalar|
|arr_5                     |   in|   64|     ap_none|                                          arr_5|        scalar|
|arr_6                     |   in|   64|     ap_none|                                          arr_6|        scalar|
|arr_7                     |   in|   64|     ap_none|                                          arr_7|        scalar|
|arr_8                     |   in|   64|     ap_none|                                          arr_8|        scalar|
|arg1_r_4_reload           |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload           |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg1_r_6_reload           |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg1_r_7_reload           |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg1_r_8_reload           |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg1_r_9_reload           |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg2_r_reload             |   in|   32|     ap_none|                                  arg2_r_reload|        scalar|
|arg2_r_1_reload           |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|arg2_r_2_reload           |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg2_r_3_reload           |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg2_r_4_reload           |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_5_reload           |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg1_r_3_reload           |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg2_r_6_reload           |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|arg1_r_2_reload           |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg2_r_7_reload           |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg1_r_1_reload           |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg2_r_8_reload           |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg1_r_reload             |   in|   32|     ap_none|                                  arg1_r_reload|        scalar|
|zext_ln68_8               |   in|   32|     ap_none|                                    zext_ln68_8|        scalar|
|arg2_r_9_reload           |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|add120_9280_out           |  out|   64|      ap_vld|                                add120_9280_out|       pointer|
|add120_9280_out_ap_vld    |  out|    1|      ap_vld|                                add120_9280_out|       pointer|
|add120_8279_out           |  out|   64|      ap_vld|                                add120_8279_out|       pointer|
|add120_8279_out_ap_vld    |  out|    1|      ap_vld|                                add120_8279_out|       pointer|
|add120_7278_out           |  out|   64|      ap_vld|                                add120_7278_out|       pointer|
|add120_7278_out_ap_vld    |  out|    1|      ap_vld|                                add120_7278_out|       pointer|
|add120_6277_out           |  out|   64|      ap_vld|                                add120_6277_out|       pointer|
|add120_6277_out_ap_vld    |  out|    1|      ap_vld|                                add120_6277_out|       pointer|
|add120_5276_out           |  out|   64|      ap_vld|                                add120_5276_out|       pointer|
|add120_5276_out_ap_vld    |  out|    1|      ap_vld|                                add120_5276_out|       pointer|
|add120_474275_out         |  out|   64|      ap_vld|                              add120_474275_out|       pointer|
|add120_474275_out_ap_vld  |  out|    1|      ap_vld|                              add120_474275_out|       pointer|
|add120_358274_out         |  out|   64|      ap_vld|                              add120_358274_out|       pointer|
|add120_358274_out_ap_vld  |  out|    1|      ap_vld|                              add120_358274_out|       pointer|
|add120_242273_out         |  out|   64|      ap_vld|                              add120_242273_out|       pointer|
|add120_242273_out_ap_vld  |  out|    1|      ap_vld|                              add120_242273_out|       pointer|
|add120_126272_out         |  out|   64|      ap_vld|                              add120_126272_out|       pointer|
|add120_126272_out_ap_vld  |  out|    1|      ap_vld|                              add120_126272_out|       pointer|
|add120271_out             |  out|   64|      ap_vld|                                  add120271_out|       pointer|
|add120271_out_ap_vld      |  out|    1|      ap_vld|                                  add120271_out|       pointer|
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+

