 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : STI_DAC
Version: U-2022.12
Date   : Fri Mar 22 02:59:01 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pi_msb (input port clocked by clk)
  Endpoint: DAC_inst/Buffer_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  STI_DAC            tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  pi_msb (in)                              0.01       5.51 r
  U1/Y (CLKBUFX3)                          0.31       5.82 r
  STI_inst/pi_msb (STI)                    0.00       5.82 r
  STI_inst/U17/Y (INVX3)                   0.33       6.16 f
  STI_inst/U49/Y (OAI22X1)                 0.68       6.84 r
  STI_inst/U31/Y (INVX1)                   0.36       7.20 f
  STI_inst/U23/Y (NAND2X2)                 0.45       7.65 r
  STI_inst/U20/Y (NOR2XL)                  0.23       7.88 f
  STI_inst/U21/Y (OR2X1)                   0.36       8.24 f
  STI_inst/U204/Y (OAI21XL)                0.45       8.69 r
  STI_inst/U208/Y (AOI21X1)                0.26       8.95 f
  STI_inst/U209/Y (OAI33X1)                0.38       9.33 r
  STI_inst/U18/Y (NOR2BX1)                 0.30       9.63 r
  STI_inst/nxt_so_data (STI)               0.00       9.63 r
  DAC_inst/nxt_so_data (DAC)               0.00       9.63 r
  DAC_inst/U75/Y (OAI2BB2XL)               0.33       9.96 r
  DAC_inst/Buffer_reg[0]/D (DFFRX1)        0.00       9.96 r
  data arrival time                                   9.96

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  DAC_inst/Buffer_reg[0]/CK (DFFRX1)       0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -9.96
  -----------------------------------------------------------
  slack (MET)                                         0.15


1
