* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 14 2022 17:33:00

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 168/1280
Used Logic Tile: 29/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 92
Fanout to Tile: 20


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 1 0 0 0 0 0 0 0 0 0 0   
15|   5 8 0 0 0 0 0 0 0 0 0 0   
14|   7 8 0 2 0 0 0 0 0 0 0 0   
13|   1 8 0 4 0 0 0 0 0 0 0 0   
12|   8 8 0 7 7 7 0 0 0 0 0 0   
11|   8 1 0 4 4 8 0 0 0 0 0 0   
10|   6 8 0 1 5 8 0 0 0 0 0 0   
 9|   2 8 0 8 8 8 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.79

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  2  0  0  0  0  0  0  0  0  0  0    
15|    18 16  0  0  0  0  0  0  0  0  0  0    
14|    17 17  0  3  0  0  0  0  0  0  0  0    
13|     2 19  0  8  0  0  0  0  0  0  0  0    
12|    16 21  0 14 14 14  0  0  0  0  0  0    
11|    17  2  0  8 12 16  0  0  0  0  0  0    
10|    22 16  0  1 18 16  0  0  0  0  0  0    
 9|     8 17  0  8 14 16  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.83

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  2  0  0  0  0  0  0  0  0  0  0    
15|    18 22  0  0  0  0  0  0  0  0  0  0    
14|    26 25  0  3  0  0  0  0  0  0  0  0    
13|     2 30  0 10  0  0  0  0  0  0  0  0    
12|    22 29  0 24 23 14  0  0  0  0  0  0    
11|    25  2  0 13 13 16  0  0  0  0  0  0    
10|    22 22  0  1 18 16  0  0  0  0  0  0    
 9|     8 25  0  8 26 16  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 16.59

***** Run Time Info *****
Run Time:  0
