set ::env(PROJECT_NAME) Am9080_cpu
set ::env(DESIGN_TOP) Am9080a
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/Am9080_cpu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/Am9080_cpu/rtl/Am9080a.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
