{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701703800349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701703800358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:30:00 2023 " "Processing started: Mon Dec 04 10:30:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701703800358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703800358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectfile -c projectfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectfile -c projectfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703800358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701703801051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701703801051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ozod/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ozod/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "ozod/PS2_Controller.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ozod/hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file ozod/hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "ozod/Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ozod/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ozod/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "ozod/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ozod/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ozod/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "ozod/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ozod/ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ozod/ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iftikher/update.v 5 5 " "Found 5 design units, including 5 entities, in source file iftikher/update.v" { { "Info" "ISGN_ENTITY_NAME" "1 update " "Found entity 1: update" {  } { { "iftikher/update.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/iftikher/update.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809145 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "iftikher/update.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/iftikher/update.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809145 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "iftikher/update.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/iftikher/update.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809145 ""} { "Info" "ISGN_ENTITY_NAME" "4 convert " "Found entity 4: convert" {  } { { "iftikher/update.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/iftikher/update.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809145 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_decoder " "Found entity 5: hex_decoder" {  } { { "iftikher/update.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/iftikher/update.v" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw2.v 5 5 " "Found 5 design units, including 5 entities, in source file draw2.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw2 " "Found entity 1: draw2" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809157 ""} { "Info" "ISGN_ENTITY_NAME" "2 interpretCoords160x60 " "Found entity 2: interpretCoords160x60" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809157 ""} { "Info" "ISGN_ENTITY_NAME" "3 interpretCoords80x60 " "Found entity 3: interpretCoords80x60" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809157 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM " "Found entity 4: FSM" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809157 ""} { "Info" "ISGN_ENTITY_NAME" "5 Datapath " "Found entity 5: Datapath" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill.v 1 1 " "Found 1 design units, including 1 entities, in source file fill.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topleft.v 1 1 " "Found 1 design units, including 1 entities, in source file topleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 topleft " "Found entity 1: topleft" {  } { { "topleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topleft.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topright.v 1 1 " "Found 1 design units, including 1 entities, in source file topright.v" { { "Info" "ISGN_ENTITY_NAME" "1 topright " "Found entity 1: topright" {  } { { "topright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topright.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bottomleft.v 1 1 " "Found 1 design units, including 1 entities, in source file bottomleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 bottomleft " "Found entity 1: bottomleft" {  } { { "bottomleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomleft.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bottomright.v 1 1 " "Found 1 design units, including 1 entities, in source file bottomright.v" { { "Info" "ISGN_ENTITY_NAME" "1 bottomright " "Found entity 1: bottomright" {  } { { "bottomright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomright.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectiontitle.v 1 1 " "Found 1 design units, including 1 entities, in source file selectiontitle.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectiontitle " "Found entity 1: selectiontitle" {  } { { "selectiontitle.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectiontitle.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fill " "Elaborating entity \"fill\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701703809365 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3..1\] fill.v(34) " "Output port \"LEDR\[3..1\]\" at fill.v(34) has no driver" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo PS2_Demo:ps2 " "Elaborating entity \"PS2_Demo\" for hierarchy \"PS2_Demo:ps2\"" {  } { { "fill.v" "ps2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "last_data_received PS2_Demo.v(76) " "Verilog HDL Always Construct warning at PS2_Demo.v(76): inferring latch(es) for variable \"last_data_received\", which holds its previous value in one or more paths through the always construct" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Key_Pressed PS2_Demo.v(83) " "Verilog HDL Always Construct warning at PS2_Demo.v(83): inferring latch(es) for variable \"Key_Pressed\", which holds its previous value in one or more paths through the always construct" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 PS2_Demo.v(41) " "Output port \"HEX0\" at PS2_Demo.v(41) has no driver" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 PS2_Demo.v(42) " "Output port \"HEX1\" at PS2_Demo.v(42) has no driver" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Key_Pressed\[0\] PS2_Demo.v(83) " "Inferred latch for \"Key_Pressed\[0\]\" at PS2_Demo.v(83)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Key_Pressed\[1\] PS2_Demo.v(83) " "Inferred latch for \"Key_Pressed\[1\]\" at PS2_Demo.v(83)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Key_Pressed\[2\] PS2_Demo.v(83) " "Inferred latch for \"Key_Pressed\[2\]\" at PS2_Demo.v(83)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Key_Pressed\[3\] PS2_Demo.v(83) " "Inferred latch for \"Key_Pressed\[3\]\" at PS2_Demo.v(83)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data_received\[0\] PS2_Demo.v(76) " "Inferred latch for \"last_data_received\[0\]\" at PS2_Demo.v(76)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data_received\[1\] PS2_Demo.v(76) " "Inferred latch for \"last_data_received\[1\]\" at PS2_Demo.v(76)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data_received\[2\] PS2_Demo.v(76) " "Inferred latch for \"last_data_received\[2\]\" at PS2_Demo.v(76)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data_received\[3\] PS2_Demo.v(76) " "Inferred latch for \"last_data_received\[3\]\" at PS2_Demo.v(76)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data_received\[4\] PS2_Demo.v(76) " "Inferred latch for \"last_data_received\[4\]\" at PS2_Demo.v(76)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data_received\[5\] PS2_Demo.v(76) " "Inferred latch for \"last_data_received\[5\]\" at PS2_Demo.v(76)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data_received\[6\] PS2_Demo.v(76) " "Inferred latch for \"last_data_received\[6\]\" at PS2_Demo.v(76)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_data_received\[7\] PS2_Demo.v(76) " "Inferred latch for \"last_data_received\[7\]\" at PS2_Demo.v(76)" {  } { { "ozod/PS2_Demo.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 "|fill|PS2_Demo:ps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Demo:ps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Demo:ps2\|PS2_Controller:PS2\"" {  } { { "ozod/PS2_Demo.v" "PS2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Demo.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Demo:ps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Demo:ps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ozod/PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Demo:ps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Demo:ps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ozod/PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw2 draw2:d1 " "Elaborating entity \"draw2\" for hierarchy \"draw2:d1\"" {  } { { "fill.v" "d1" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpretCoords80x60 draw2:d1\|interpretCoords80x60:iC1 " "Elaborating entity \"interpretCoords80x60\" for hierarchy \"draw2:d1\|interpretCoords80x60:iC1\"" {  } { { "draw2.v" "iC1" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpretCoords160x60 draw2:d1\|interpretCoords160x60:iC2 " "Elaborating entity \"interpretCoords160x60\" for hierarchy \"draw2:d1\|interpretCoords160x60:iC2\"" {  } { { "draw2.v" "iC2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topleft draw2:d1\|topleft:IM1 " "Elaborating entity \"topleft\" for hierarchy \"draw2:d1\|topleft:IM1\"" {  } { { "draw2.v" "IM1" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw2:d1\|topleft:IM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw2:d1\|topleft:IM1\|altsyncram:altsyncram_component\"" {  } { { "topleft.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topleft.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw2:d1\|topleft:IM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw2:d1\|topleft:IM1\|altsyncram:altsyncram_component\"" {  } { { "topleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topleft.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw2:d1\|topleft:IM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw2:d1\|topleft:IM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TL80x60.mif " "Parameter \"init_file\" = \"TL80x60.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809489 ""}  } { { "topleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topleft.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701703809489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fo1 " "Found entity 1: altsyncram_4fo1" {  } { { "db/altsyncram_4fo1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_4fo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fo1 draw2:d1\|topleft:IM1\|altsyncram:altsyncram_component\|altsyncram_4fo1:auto_generated " "Elaborating entity \"altsyncram_4fo1\" for hierarchy \"draw2:d1\|topleft:IM1\|altsyncram:altsyncram_component\|altsyncram_4fo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bottomleft draw2:d1\|bottomleft:IM2 " "Elaborating entity \"bottomleft\" for hierarchy \"draw2:d1\|bottomleft:IM2\"" {  } { { "draw2.v" "IM2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw2:d1\|bottomleft:IM2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw2:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\"" {  } { { "bottomleft.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomleft.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw2:d1\|bottomleft:IM2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw2:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\"" {  } { { "bottomleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomleft.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw2:d1\|bottomleft:IM2\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw2:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BL80x60.mif " "Parameter \"init_file\" = \"BL80x60.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809582 ""}  } { { "bottomleft.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomleft.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701703809582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ieo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ieo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ieo1 " "Found entity 1: altsyncram_ieo1" {  } { { "db/altsyncram_ieo1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_ieo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ieo1 draw2:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\|altsyncram_ieo1:auto_generated " "Elaborating entity \"altsyncram_ieo1\" for hierarchy \"draw2:d1\|bottomleft:IM2\|altsyncram:altsyncram_component\|altsyncram_ieo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bottomright draw2:d1\|bottomright:IM3 " "Elaborating entity \"bottomright\" for hierarchy \"draw2:d1\|bottomright:IM3\"" {  } { { "draw2.v" "IM3" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw2:d1\|bottomright:IM3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw2:d1\|bottomright:IM3\|altsyncram:altsyncram_component\"" {  } { { "bottomright.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomright.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw2:d1\|bottomright:IM3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw2:d1\|bottomright:IM3\|altsyncram:altsyncram_component\"" {  } { { "bottomright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomright.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw2:d1\|bottomright:IM3\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw2:d1\|bottomright:IM3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BR80x60.mif " "Parameter \"init_file\" = \"BR80x60.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809661 ""}  } { { "bottomright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/bottomright.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701703809661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oeo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oeo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oeo1 " "Found entity 1: altsyncram_oeo1" {  } { { "db/altsyncram_oeo1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_oeo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oeo1 draw2:d1\|bottomright:IM3\|altsyncram:altsyncram_component\|altsyncram_oeo1:auto_generated " "Elaborating entity \"altsyncram_oeo1\" for hierarchy \"draw2:d1\|bottomright:IM3\|altsyncram:altsyncram_component\|altsyncram_oeo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topright draw2:d1\|topright:IM4 " "Elaborating entity \"topright\" for hierarchy \"draw2:d1\|topright:IM4\"" {  } { { "draw2.v" "IM4" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw2:d1\|topright:IM4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw2:d1\|topright:IM4\|altsyncram:altsyncram_component\"" {  } { { "topright.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topright.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw2:d1\|topright:IM4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw2:d1\|topright:IM4\|altsyncram:altsyncram_component\"" {  } { { "topright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topright.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw2:d1\|topright:IM4\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw2:d1\|topright:IM4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TR80x60.mif " "Parameter \"init_file\" = \"TR80x60.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809756 ""}  } { { "topright.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/topright.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701703809756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afo1 " "Found entity 1: altsyncram_afo1" {  } { { "db/altsyncram_afo1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_afo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afo1 draw2:d1\|topright:IM4\|altsyncram:altsyncram_component\|altsyncram_afo1:auto_generated " "Elaborating entity \"altsyncram_afo1\" for hierarchy \"draw2:d1\|topright:IM4\|altsyncram:altsyncram_component\|altsyncram_afo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectiontitle draw2:d1\|selectiontitle:IM5 " "Elaborating entity \"selectiontitle\" for hierarchy \"draw2:d1\|selectiontitle:IM5\"" {  } { { "draw2.v" "IM5" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\"" {  } { { "selectiontitle.v" "altsyncram_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectiontitle.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\"" {  } { { "selectiontitle.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectiontitle.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../selectiontitle.mif " "Parameter \"init_file\" = \"../selectiontitle.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9600 " "Parameter \"numwords_a\" = \"9600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703809840 ""}  } { { "selectiontitle.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/selectiontitle.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701703809840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhp1 " "Found entity 1: altsyncram_lhp1" {  } { { "db/altsyncram_lhp1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_lhp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhp1 draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\|altsyncram_lhp1:auto_generated " "Elaborating entity \"altsyncram_lhp1\" for hierarchy \"draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\|altsyncram_lhp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\|altsyncram_lhp1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\|altsyncram_lhp1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_lhp1.tdf" "decode3" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_lhp1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703809959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703809991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703809991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\|altsyncram_lhp1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\|altsyncram_lhp1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_lhp1.tdf" "rden_decode" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_lhp1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/mux_3hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703810038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703810038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3hb draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\|altsyncram_lhp1:auto_generated\|mux_3hb:mux2 " "Elaborating entity \"mux_3hb\" for hierarchy \"draw2:d1\|selectiontitle:IM5\|altsyncram:altsyncram_component\|altsyncram_lhp1:auto_generated\|mux_3hb:mux2\"" {  } { { "db/altsyncram_lhp1.tdf" "mux2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_lhp1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM draw2:d1\|FSM:F0 " "Elaborating entity \"FSM\" for hierarchy \"draw2:d1\|FSM:F0\"" {  } { { "draw2.v" "F0" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath draw2:d1\|Datapath:D0 " "Elaborating entity \"Datapath\" for hierarchy \"draw2:d1\|Datapath:D0\"" {  } { { "draw2.v" "D0" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(454) " "Verilog HDL assignment warning at draw2.v(454): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(460) " "Verilog HDL assignment warning at draw2.v(460): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(463) " "Verilog HDL assignment warning at draw2.v(463): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(470) " "Verilog HDL assignment warning at draw2.v(470): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(478) " "Verilog HDL assignment warning at draw2.v(478): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(484) " "Verilog HDL assignment warning at draw2.v(484): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(487) " "Verilog HDL assignment warning at draw2.v(487): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(509) " "Verilog HDL assignment warning at draw2.v(509): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(512) " "Verilog HDL assignment warning at draw2.v(512): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(519) " "Verilog HDL assignment warning at draw2.v(519): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(528) " "Verilog HDL assignment warning at draw2.v(528): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(534) " "Verilog HDL assignment warning at draw2.v(534): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(537) " "Verilog HDL assignment warning at draw2.v(537): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(559) " "Verilog HDL assignment warning at draw2.v(559): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(562) " "Verilog HDL assignment warning at draw2.v(562): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(584) " "Verilog HDL assignment warning at draw2.v(584): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(587) " "Verilog HDL assignment warning at draw2.v(587): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 draw2.v(595) " "Verilog HDL assignment warning at draw2.v(595): truncated value with size 10 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 draw2.v(604) " "Verilog HDL assignment warning at draw2.v(604): truncated value with size 10 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(609) " "Verilog HDL assignment warning at draw2.v(609): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(612) " "Verilog HDL assignment warning at draw2.v(612): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 draw2.v(620) " "Verilog HDL assignment warning at draw2.v(620): truncated value with size 10 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 draw2.v(629) " "Verilog HDL assignment warning at draw2.v(629): truncated value with size 10 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(634) " "Verilog HDL assignment warning at draw2.v(634): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(637) " "Verilog HDL assignment warning at draw2.v(637): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 draw2.v(645) " "Verilog HDL assignment warning at draw2.v(645): truncated value with size 10 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 draw2.v(654) " "Verilog HDL assignment warning at draw2.v(654): truncated value with size 10 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(659) " "Verilog HDL assignment warning at draw2.v(659): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(662) " "Verilog HDL assignment warning at draw2.v(662): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 draw2.v(670) " "Verilog HDL assignment warning at draw2.v(670): truncated value with size 10 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 draw2.v(679) " "Verilog HDL assignment warning at draw2.v(679): truncated value with size 10 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw2.v(684) " "Verilog HDL assignment warning at draw2.v(684): truncated value with size 32 to match size of target (9)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw2.v(687) " "Verilog HDL assignment warning at draw2.v(687): truncated value with size 32 to match size of target (10)" {  } { { "draw2.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/draw2.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 "|fill|draw2:d1|Datapath:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "fill.v" "VGA" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 215 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810106 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 215 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701703810106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iam1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iam1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iam1 " "Found entity 1: altsyncram_iam1" {  } { { "db/altsyncram_iam1.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_iam1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703810196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703810196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iam1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated " "Elaborating entity \"altsyncram_iam1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703810242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703810242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_iam1.tdf" "decode2" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_iam1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703810290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703810290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_iam1.tdf" "rden_decode_b" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_iam1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703810336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703810336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|mux_lib:mux3 " "Elaborating entity \"mux_lib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_iam1:auto_generated\|mux_lib:mux3\"" {  } { { "db/altsyncram_iam1.tdf" "mux3" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altsyncram_iam1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701703810572 ""}  } { { "vga_pll.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701703810572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701703810619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703810619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/vga_adapter.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703810635 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PS2_Demo:ps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~synth " "Converted tri-state buffer \"PS2_Demo:ps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~synth\" feeding internal logic into a wire" {  } { { "ozod/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/Altera_UP_PS2_Command_Out.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701703811152 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PS2_Demo:ps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_CLK~synth " "Converted tri-state buffer \"PS2_Demo:ps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_CLK~synth\" feeding internal logic into a wire" {  } { { "ozod/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/ozod/Altera_UP_PS2_Command_Out.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701703811152 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701703811152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701703811497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701703811795 "|fill|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701703811795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701703811915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "102 " "102 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701703812314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701703812879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701703812879 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701703813099 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701703813099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701703813229 "|fill|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701703813229 "|fill|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701703813229 "|fill|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701703813229 "|fill|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701703813229 "|fill|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701703813229 "|fill|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fill.v" "" { Text "C:/Users/abdul/Downloads/project241drawmodule/project241/fill.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701703813229 "|fill|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701703813229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "891 " "Implemented 891 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701703813231 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701703813231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "402 " "Implemented 402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701703813231 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701703813231 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701703813231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701703813231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701703813293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:30:13 2023 " "Processing ended: Mon Dec 04 10:30:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701703813293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701703813293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701703813293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701703813293 ""}
