// Seed: 981095033
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5
);
  generate
    `undef pp_6
  endgenerate
  assign `pp_6 = 1'd0 ? 1'b0 : id_3 - id_2 ? 1 : id_3;
endmodule
