/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sun Jun  4 09:28:35 CST 2017
 * 
 */

/* Generation options: */
#ifndef __mkMatchTable_PipelineStartTblPipelineStart_h__
#define __mkMatchTable_PipelineStartTblPipelineStart_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkMatchTable_PipelineStartTblPipelineStart module */
class MOD_mkMatchTable_PipelineStartTblPipelineStart : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
  std::string const PARAM_param1;
 
 /* Module state */
 public:
  MOD_Fifo<tUWide> INST_ret_ifc_delay2_ff;
  MOD_Fifo<tUWide> INST_ret_ifc_delay_ff;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_gslots_0;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_gslots_1;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_gslots_2;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_gslots_3;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_evictee_hvals_0;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_evictee_hvals_1;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_evictee_hvals_2;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_evictee_hvals_3;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_evictee_mslot;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ret_ifc_dmhc_hash_units_0_g_table;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_hash_units_0_gslot_counter;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_0_init;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_0_is_miss;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ret_ifc_dmhc_hash_units_1_g_table;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_hash_units_1_gslot_counter;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_1_init;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_1_is_miss;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ret_ifc_dmhc_hash_units_2_g_table;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_hash_units_2_gslot_counter;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_2_init;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_2_is_miss;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ret_ifc_dmhc_hash_units_3_g_table;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_hash_units_3_gslot_counter;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_3_init;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_hash_units_3_is_miss;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_inited;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_is_hit_wire;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_abort;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_ldvn_start_reg;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_ldvn_start_reg_1;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_start_reg_2;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_start_wire;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_ldvn_state_can_overlap;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_ldvn_state_fired;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_ret_ifc_dmhc_ldvn_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_state_overlap_pw;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_ldvn_state_set_pw;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ret_ifc_dmhc_m_table;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_miss_service;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_counter;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_abort;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_start_reg;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_start_reg_1;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_start_reg_2;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_start_wire;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_fired;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw;
  MOD_Wire<tUInt8> INST_ret_ifc_dmhc_mslot_replacement_state_set_pw;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_mslot_to_repair;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_gslots_0;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_gslots_1;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_gslots_2;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_gslots_3;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_new_hvals_0;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_new_hvals_1;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_new_hvals_2;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_new_hvals_3;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_new_mslot;
  MOD_Wire<tUWide> INST_ret_ifc_dmhc_rec_value;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_repair_g_index;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslot;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslots_0;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslots_1;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslots_2;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_gslots_3;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_repair_hvals_0;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_repair_hvals_1;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_repair_hvals_2;
  MOD_Reg<tUInt32> INST_ret_ifc_dmhc_repair_hvals_3;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_repair_mslot;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_stage;
  MOD_Fifo<tUWide> INST_ret_ifc_dmhc_stage1_ff;
  MOD_Fifo<tUWide> INST_ret_ifc_dmhc_stage2_ff;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_victim_g_index;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_victim_gslot;
  MOD_Reg<tUWide> INST_ret_ifc_dmhc_victim_mslot;
  MOD_Reg<tUInt8> INST_ret_ifc_dmhc_victim_mslot_addr;
  MOD_Fifo<tUWide> INST_ret_ifc_readDataFifo;
  MOD_Fifo<tUWide> INST_ret_ifc_readReqFifo;
 
 /* Constructor */
 public:
  MOD_mkMatchTable_PipelineStartTblPipelineStart(tSimStateHdl simHdl,
						 char const *name,
						 Module *parent,
						 std::string ARG_param1);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_add_entry_put;
  tUWide PORT_modify_entry_put;
  tUWide PORT_add_entry_put;
  tUWide PORT_lookupPort_request_put;
  tUWide PORT_lookupPort_response_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_add_entry_put;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9;
  tUInt8 DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9;
  tUInt8 DEF_ret_ifc_dmhc_inited___d1154;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_0_init__h386;
  tUWide DEF_ret_ifc_dmhc_victim_gslot___d1135;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d458;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h63330;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d431;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d432;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h63328;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h114304;
  tUInt8 DEF_ret_ifc_dmhc_miss_service__h137753;
  tUInt8 DEF__read_degree__h113782;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d461;
  tUInt8 DEF_ret_ifc_dmhc_victim_gslot_135_BITS_1_TO_0_136__ETC___d1137;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__31__ETC___d462;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__31__ETC___d433;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__31__ETC___d1151;
 
 /* Local definitions */
 private:
  tUInt8 DEF_ret_ifc_dmhc_is_hit_wire_wget____d1466;
  tUInt8 DEF_ret_ifc_dmhc_is_hit_wire_whas____d1465;
  tUInt8 DEF_x2__h137837;
  tUInt64 DEF_v___1__h137705;
  tUInt64 DEF_v__h137507;
  tUInt64 DEF_v__h137235;
  tUInt64 DEF_v__h137105;
  tUInt64 DEF_v___1__h136936;
  tUInt64 DEF_v__h136846;
  tUInt64 DEF_v___1__h115962;
  tUInt64 DEF_v__h115313;
  tUInt64 DEF_v__h115134;
  tUInt64 DEF_v__h114571;
  tUInt64 DEF_v__h113907;
  tUWide DEF_ret_ifc_dmhc_mslot_to_repair___d64;
  tUWide DEF_ret_ifc_dmhc_new_mslot___d780;
  tUWide DEF_ret_ifc_dmhc_evictee_mslot___d466;
  tUWide DEF_ret_ifc_dmhc_m_table_a_read____d61;
  tUWide DEF_ret_ifc_dmhc_new_gslots_3___d1048;
  tUWide DEF_ret_ifc_dmhc_new_gslots_2___d1050;
  tUWide DEF_ret_ifc_dmhc_new_gslots_1___d1052;
  tUWide DEF_ret_ifc_dmhc_new_gslots_0___d1054;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_3___d336;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_2___d338;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_1___d340;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_0___d342;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_3___d762;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_2___d753;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_1___d744;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_0___d735;
  tUWide DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d333;
  tUWide DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d332;
  tUWide DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d331;
  tUWide DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d330;
  tUWide DEF_ret_ifc_readDataFifo_first____d1484;
  tUWide DEF_x_wget__h2155;
  tUWide DEF_v__h136879;
  tUWide DEF_v__h136768;
  tUWide DEF_ret_ifc_readReqFifo_first____d1196;
  tUWide DEF_v__h115255;
  tUWide DEF_v__h114600;
  tUInt8 DEF_x2__h113963;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_3_62_BITS_114_TO_2___d767;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_2_53_BITS_114_TO_2___d758;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_1_44_BITS_114_TO_2___d749;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_0_35_BITS_114_TO_2___d740;
  tUWide DEF_ret_ifc_dmhc_new_gslots_0_054_BITS_114_TO_10___d1109;
  tUWide DEF_ret_ifc_dmhc_new_gslots_1_052_BITS_114_TO_10___d1113;
  tUWide DEF_ret_ifc_dmhc_new_gslots_2_050_BITS_114_TO_10___d1117;
  tUWide DEF_ret_ifc_dmhc_new_gslots_3_048_BITS_114_TO_10___d1121;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_0_42_BITS_114_TO_10___d389;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_1_40_BITS_114_TO_10___d394;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_3_36_BITS_114_TO_10___d404;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_2_38_BITS_114_TO_10___d399;
  tUWide DEF_x_a_read_value__h17927;
  tUWide DEF__read_value__h88972;
  tUWide DEF__read_value__h18890;
  tUWide DEF_x_a_read_value__h40621;
  tUWide DEF_x_a_read_value__h40504;
  tUWide DEF_x_a_read_value__h40387;
  tUWide DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__30_B_ETC___d1166;
  tUWide DEF__read_value__h110990;
  tUWide DEF__read_value__h110968;
  tUWide DEF__read_value__h110940;
  tUWide DEF__read_value__h110912;
  tUWide DEF__read_value__h41102;
  tUWide DEF__read_value__h41080;
  tUWide DEF__read_value__h41024;
  tUWide DEF__read_value__h41052;
  tUWide DEF_value__h137567;
  tUWide DEF_v_snd__h137736;
  tUWide DEF_x_a_read_key__h17926;
  tUWide DEF_v_fst__h137735;
  tUInt8 DEF__read_degree__h110993;
  tUInt8 DEF__read_degree__h110971;
  tUInt8 DEF__read_degree__h110943;
  tUInt8 DEF__read_degree__h110915;
  tUInt8 DEF__read_degree__h41105;
  tUInt8 DEF__read_degree__h41083;
  tUInt8 DEF__read_degree__h41027;
  tUInt8 DEF__read_degree__h41055;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_076_EQ_3_078_TH_ETC___d1124;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_076_EQ_3_078_TH_ETC___d1108;
  tUWide DEF_ret_ifc_dmhc_new_gslots_3_048_BITS_114_TO_10_1_ETC___d1123;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_076_EQ_2_079_TH_ETC___d1120;
  tUWide DEF_ret_ifc_dmhc_new_gslots_2_050_BITS_114_TO_10_1_ETC___d1119;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_076_EQ_1_080_TH_ETC___d1116;
  tUWide DEF_ret_ifc_dmhc_new_gslots_1_052_BITS_114_TO_10_1_ETC___d1115;
  tUWide DEF_IF_ret_ifc_dmhc_victim_g_index_076_EQ_0_077_TH_ETC___d1112;
  tUWide DEF_ret_ifc_dmhc_new_gslots_0_054_BITS_114_TO_10_1_ETC___d1111;
  tUWide DEF_IF_ret_ifc_dmhc_new_gslots_3_048_BITS_1_TO_0_0_ETC___d1063;
  tUWide DEF_IF_ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_0_ETC___d1062;
  tUWide DEF_IF_ret_ifc_dmhc_new_gslots_1_052_BITS_1_TO_0_0_ETC___d1061;
  tUWide DEF_IF_ret_ifc_dmhc_evictee_gslots_3_62_BITS_1_TO__ETC___d770;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_3_62_BITS_114_TO_2_ETC___d769;
  tUWide DEF_IF_ret_ifc_dmhc_evictee_gslots_2_53_BITS_1_TO__ETC___d761;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_2_53_BITS_114_TO_2_ETC___d760;
  tUWide DEF_IF_ret_ifc_dmhc_evictee_gslots_1_44_BITS_1_TO__ETC___d752;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_1_44_BITS_114_TO_2_ETC___d751;
  tUWide DEF_IF_ret_ifc_dmhc_evictee_gslots_0_35_BITS_1_TO__ETC___d743;
  tUWide DEF_ret_ifc_dmhc_evictee_gslots_0_35_BITS_114_TO_2_ETC___d742;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_57_EQ_3_59_THEN_ETC___d408;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_57_EQ_3_59_THEN_ETC___d388;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_3_36_BITS_114_TO_10_ETC___d407;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_57_EQ_2_60_THEN_ETC___d403;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_2_38_BITS_114_TO_10_ETC___d402;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_57_EQ_0_58_THEN_ETC___d393;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_0_42_BITS_114_TO_10_ETC___d392;
  tUWide DEF_IF_ret_ifc_dmhc_repair_g_index_57_EQ_1_61_THEN_ETC___d398;
  tUWide DEF_ret_ifc_dmhc_repair_gslots_1_40_BITS_114_TO_10_ETC___d397;
  tUWide DEF_IF_ret_ifc_dmhc_repair_gslots_3_36_BITS_1_TO_0_ETC___d351;
  tUWide DEF_IF_ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_ETC___d350;
  tUWide DEF_IF_ret_ifc_dmhc_repair_gslots_1_40_BITS_1_TO_0_ETC___d349;
  tUWide DEF_IF_ret_ifc_readDataFifo_first__484_BIT_97_485__ETC___d1488;
  tUWide DEF_IF_ret_ifc_dmhc_is_hit_wire_whas__465_AND_ret__ETC___d1476;
  tUInt8 DEF_ret_ifc_dmhc_is_hit_wire_whas__465_AND_ret_ifc_ETC___d1467;
  tUWide DEF_IF_ret_ifc_dmhc_rec_value_whas__473_THEN_ret_i_ETC___d1475;
  tUWide DEF__theResult_____2_fst_value__h111940;
  tUWide DEF__theResult_____2_fst_value__h111936;
  tUWide DEF__theResult_____2_fst_value__h111904;
  tUWide DEF__theResult_____2_fst_value__h111932;
  tUWide DEF__theResult_____2_fst_value__h111908;
  tUWide DEF__theResult_____2_fst_value__h111928;
  tUWide DEF__theResult_____2_fst_value__h111912;
  tUWide DEF__theResult_____2_fst_value__h41931;
  tUWide DEF__theResult_____2_fst_value__h41927;
  tUWide DEF__theResult_____2_fst_value__h41895;
  tUWide DEF__theResult_____2_fst_value__h41923;
  tUWide DEF__theResult_____2_fst_value__h41899;
  tUWide DEF__theResult_____2_fst_value__h41919;
  tUWide DEF__theResult_____2_fst_value__h41903;
  tUInt8 DEF_x__h113499;
  tUWide DEF__1_CONCAT_add_entry_put___d1494;
  tUWide DEF_n_value__h41858;
  tUWide DEF_n_value__h111863;
  tUWide DEF_ret_ifc_dmhc_is_hit_wire_whas__465_AND_ret_ifc_ETC___d1477;
  tUWide DEF_re_value__h114846;
  tUWide DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__30_B_ETC___d1170;
  tUWide DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read__30_B_ETC___d1168;
 
 /* Rules */
 public:
  void RL_ret_ifc_dmhc_hash_units_0_init_table();
  void RL_ret_ifc_dmhc_hash_units_1_init_table();
  void RL_ret_ifc_dmhc_hash_units_2_init_table();
  void RL_ret_ifc_dmhc_hash_units_3_init_table();
  void RL_ret_ifc_dmhc_ldvn_start_reg__dreg_update();
  void RL_ret_ifc_dmhc_ldvn_state_handle_abort();
  void RL_ret_ifc_dmhc_ldvn_state_fired__dreg_update();
  void RL_ret_ifc_dmhc_ldvn_state_every();
  void RL_ret_ifc_dmhc_ldvn_restart();
  void RL_ret_ifc_dmhc_ldvn_action_l22c9();
  void RL_ret_ifc_dmhc_ldvn_action_l30c9();
  void RL_ret_ifc_dmhc_ldvn_action_l41c9();
  void RL_ret_ifc_dmhc_ldvn_action_l52c9();
  void RL_ret_ifc_dmhc_ldvn_action_l60c9();
  void RL_ret_ifc_dmhc_ldvn_action_l99c9();
  void RL_ret_ifc_dmhc_ldvn_action_l107c9();
  void RL_ret_ifc_dmhc_ldvn_idle_l20c1();
  void RL_ret_ifc_dmhc_ldvn_fsm_start();
  void RL_ret_ifc_dmhc_mslot_replacement_start_reg__dreg_update();
  void RL_ret_ifc_dmhc_mslot_replacement_state_handle_abort();
  void RL_ret_ifc_dmhc_mslot_replacement_state_fired__dreg_update();
  void RL_ret_ifc_dmhc_mslot_replacement_state_every();
  void RL_ret_ifc_dmhc_mslot_replacement_restart();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l121c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l128c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l138c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l149c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l164c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l172c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l182c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l192c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l201c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l243c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l251c9();
  void RL_ret_ifc_dmhc_mslot_replacement_action_l258c9();
  void RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1();
  void RL_ret_ifc_dmhc_mslot_replacement_fsm_start();
  void RL_ret_ifc_dmhc_init_tables();
  void RL_ret_ifc_dmhc_lookup_gtables();
  void RL_ret_ifc_dmhc_lookup_mtable();
  void RL_ret_ifc_do_read();
  void RL_ret_ifc_do_delay();
  void RL_ret_ifc_do_resp();
  void __me_check_9();
  void __me_check_10();
  void __me_check_11();
  void __me_check_12();
  void __me_check_13();
  void __me_check_14();
  void __me_check_23();
  void __me_check_24();
  void __me_check_25();
  void __me_check_26();
  void __me_check_27();
  void __me_check_28();
  void __me_check_29();
  void __me_check_30();
  void __me_check_31();
  void __me_check_32();
  void __me_check_33();
 
 /* Methods */
 public:
  void METH_lookupPort_request_put(tUWide ARG_lookupPort_request_put);
  tUInt8 METH_RDY_lookupPort_request_put();
  tUWide METH_lookupPort_response_get();
  tUInt8 METH_RDY_lookupPort_response_get();
  void METH_add_entry_put(tUWide ARG_add_entry_put);
  tUInt8 METH_RDY_add_entry_put();
  void METH_delete_entry_put(tUInt8 ARG_delete_entry_put);
  tUInt8 METH_RDY_delete_entry_put();
  void METH_modify_entry_put(tUWide ARG_modify_entry_put);
  tUInt8 METH_RDY_modify_entry_put();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt,
		unsigned int levels,
		MOD_mkMatchTable_PipelineStartTblPipelineStart &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkMatchTable_PipelineStartTblPipelineStart &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkMatchTable_PipelineStartTblPipelineStart &backing);
};

#endif /* ifndef __mkMatchTable_PipelineStartTblPipelineStart_h__ */
