v 20130925 2
C 50900 57200 1 0 0 in-1.sym
{
T 50900 57700 5 10 0 0 0 0 1
footprint=anchor
T 50900 57500 5 10 0 0 0 0 1
device=INPUT
T 50900 57300 5 10 1 1 0 7 1
refdes=O5#
}
C 50900 57800 1 0 0 in-1.sym
{
T 50900 58300 5 10 0 0 0 0 1
footprint=anchor
T 50900 58100 5 10 0 0 0 0 1
device=INPUT
T 50900 57900 5 10 1 1 0 7 1
refdes=O2#
}
C 50900 57600 1 0 0 in-1.sym
{
T 50900 58100 5 10 0 0 0 0 1
footprint=anchor
T 50900 57900 5 10 0 0 0 0 1
device=INPUT
T 50900 57700 5 10 1 1 0 7 1
refdes=O3#
}
C 50900 57400 1 0 0 in-1.sym
{
T 50900 57900 5 10 0 0 0 0 1
footprint=anchor
T 50900 57700 5 10 0 0 0 0 1
device=INPUT
T 50900 57500 5 10 1 1 0 7 1
refdes=O4#
}
C 50900 57000 1 0 0 in-1.sym
{
T 50900 57500 5 10 0 0 0 0 1
footprint=anchor
T 50900 57300 5 10 0 0 0 0 1
device=INPUT
T 50900 57100 5 10 1 1 0 7 1
refdes=O6#
}
C 50900 56800 1 0 0 in-1.sym
{
T 50900 57300 5 10 0 0 0 0 1
footprint=anchor
T 50900 57100 5 10 0 0 0 0 1
device=INPUT
T 50900 56900 5 10 1 1 0 7 1
refdes=O7#
}
C 53900 58700 1 0 0 in-1.sym
{
T 53900 59200 5 10 0 0 0 0 1
footprint=anchor
T 53900 59000 5 10 0 0 0 0 1
device=INPUT
T 53900 58800 5 10 1 1 0 7 1
refdes=PO
}
N 51500 57700 52000 57700 4
{
T 51600 57700 5 10 1 1 0 0 1
netname=O3#
}
N 54900 60600 55800 60600 4
{
T 55000 60600 5 10 1 1 0 0 1
netname=O7#
}
C 54800 58500 1 0 0 nand3.sym
{
T 55200 59000 5 10 1 1 0 4 1
refdes=T
}
N 54500 59000 54800 59000 4
{
T 54500 59000 5 10 1 1 0 0 1
netname=O7#
}
C 50100 58700 1 0 0 in-1.sym
{
T 50100 59200 5 10 0 0 0 0 1
footprint=anchor
T 50100 59000 5 10 0 0 0 0 1
device=INPUT
T 50100 58800 5 10 1 1 0 7 1
refdes=FC
}
C 50100 59300 1 0 0 in-1.sym
{
T 50100 59800 5 10 0 0 0 0 1
footprint=anchor
T 50100 59600 5 10 0 0 0 0 1
device=INPUT
T 50100 59400 5 10 1 1 0 7 1
refdes=FZ
}
C 50700 58500 1 0 0 2n7002.sym
{
T 50925 58800 5 10 0 1 0 1 1
refdes=M2
T 50800 59300 5 10 0 1 0 0 1
value=2N7002P
T 51200 59100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 52200 59100 5 10 0 1 0 0 1
device=NMOS
}
C 51600 58500 1 0 0 2n7002.sym
{
T 51825 58800 5 10 0 1 0 1 1
refdes=M5
T 51700 59300 5 10 0 1 0 0 1
value=2N7002P
T 52100 59100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53100 59100 5 10 0 1 0 0 1
device=NMOS
}
C 51600 59700 1 0 0 2n7002.sym
{
T 51825 60000 5 10 0 1 0 1 1
refdes=M3
T 51700 60500 5 10 0 1 0 0 1
value=2N7002P
T 52100 60300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53100 60300 5 10 0 1 0 0 1
device=NMOS
}
C 52500 58500 1 0 0 2n7002.sym
{
T 52600 59300 5 10 0 1 0 0 1
value=2N7002P
T 53000 59100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 54000 59100 5 10 0 1 0 0 1
device=NMOS
T 52725 58800 5 10 0 1 0 1 1
refdes=M7
}
N 51100 58500 51100 58600 4
N 52000 58600 52000 58500 4
N 51100 58500 52900 58500 4
N 52900 58500 52900 58600 4
C 50100 59700 1 0 0 not.sym
{
T 50450 60000 5 10 1 1 0 4 1
refdes=I4
}
N 52000 57500 51500 57500 4
{
T 51600 57500 5 10 1 1 0 0 1
netname=O4#
}
C 50700 59100 1 0 0 2n7002.sym
{
T 50925 59400 5 10 0 1 0 1 1
refdes=M1
T 50800 59900 5 10 0 1 0 0 1
value=2N7002P
T 51200 59700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 52200 59700 5 10 0 1 0 0 1
device=NMOS
}
C 51600 59100 1 0 0 2n7002.sym
{
T 51825 59400 5 10 0 1 0 1 1
refdes=M4
T 51700 59900 5 10 0 1 0 0 1
value=2N7002P
T 52100 59700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53100 59700 5 10 0 1 0 0 1
device=NMOS
}
N 51100 59200 51100 59000 4
N 52000 59200 52000 59000 4
C 52000 57400 1 0 0 not.sym
{
T 52350 57700 5 10 1 1 0 4 1
refdes=I3
}
N 51100 59700 52000 59700 4
N 52000 59600 52000 59800 4
N 52000 60300 53700 60300 4
{
T 52150 60350 5 10 1 1 0 0 1
netname=Flag
}
C 53000 60300 1 90 0 resistor-load.sym
{
T 52600 60600 5 10 0 0 90 0 1
device=RESISTOR
T 52850 61000 5 10 1 1 90 0 1
refdes=R1
T 52900 60700 5 10 0 1 90 0 1
footprint=0603-boxed
T 52900 60700 5 10 0 1 90 0 1
value=3.3k
}
N 54500 60200 55800 60200 4
{
T 54800 60250 5 10 1 1 0 0 1
netname=Cond#
}
T 56900 58900 9 10 1 0 0 0 1
(includes call)
C 57400 60400 1 0 0 out-1.sym
{
T 57400 60900 5 10 0 0 0 0 1
footprint=anchor
T 57400 60700 5 10 0 0 0 0 1
device=OUTPUT
T 57550 60550 5 10 1 1 0 0 1
refdes=Ret
}
N 55800 59200 55800 60200 4
C 55800 58600 1 0 0 nor.sym
{
T 56200 59100 5 10 1 1 0 4 1
refdes=J
}
N 55600 59000 55800 59000 4
C 57400 59000 1 0 0 out-1.sym
{
T 57400 59500 5 10 0 0 0 0 1
footprint=anchor
T 57400 59300 5 10 0 0 0 0 1
device=OUTPUT
T 57450 59150 5 10 1 1 0 0 1
refdes=Jump
}
C 57400 57600 1 0 0 out-1.sym
{
T 57400 58100 5 10 0 0 0 0 1
footprint=anchor
T 57400 57900 5 10 0 0 0 0 1
device=OUTPUT
T 57450 57750 5 10 1 1 0 0 1
refdes=Push
}
C 56600 59300 1 0 0 nor.sym
{
T 57000 59800 5 10 1 1 0 4 1
refdes=S
}
N 56600 60500 56600 59900 4
N 56600 58400 56600 59700 4
C 57400 59700 1 0 0 out-1.sym
{
T 57400 60200 5 10 0 0 0 0 1
footprint=anchor
T 57400 60000 5 10 0 0 0 0 1
device=OUTPUT
T 57550 59850 5 10 1 1 0 0 1
refdes=Inc
}
C 50400 59400 1 0 0 gnd-1.sym
C 52300 57100 1 0 0 gnd-1.sym
C 53900 59400 1 0 0 gnd-1.sym
C 55000 58200 1 0 0 gnd-1.sym
C 56000 56900 1 0 0 gnd-1.sym
C 56000 58300 1 0 0 gnd-1.sym
C 56800 59000 1 0 0 gnd-1.sym
C 56000 59700 1 0 0 gnd-1.sym
C 50300 60300 1 0 0 vdd-1.sym
C 52700 61200 1 0 0 vdd-1.sym
C 53800 60700 1 0 0 vdd-1.sym
C 55900 61000 1 0 0 vdd-1.sym
C 56700 60300 1 0 0 vdd-1.sym
C 55900 59600 1 0 0 vdd-1.sym
C 55900 58200 1 0 0 vdd-1.sym
C 54900 59500 1 0 0 vdd-1.sym
C 52200 58000 1 0 0 vdd-1.sym
N 54500 58800 54800 58800 4
C 52500 59700 1 0 0 2n7002.sym
{
T 52600 60500 5 10 0 1 0 0 1
value=2N7002P
T 53000 60300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 54000 60300 5 10 0 1 0 0 1
device=NMOS
T 52425 59900 5 10 0 1 0 1 1
refdes=M6
}
N 52200 58800 52500 58800 4
{
T 52200 58800 5 10 1 1 0 0 1
netname=O4#
}
N 52200 60000 52500 60000 4
{
T 52200 60000 5 10 1 1 0 0 1
netname=O3
}
N 52900 59000 52900 59200 4
N 55800 57600 55300 57600 4
{
T 55400 57600 5 10 1 1 0 0 1
netname=O5#
}
C 52500 59100 1 0 0 2n7002.sym
{
T 52600 59900 5 10 0 1 0 0 1
value=2N7002P
T 53000 59700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 54000 59700 5 10 0 1 0 0 1
device=NMOS
T 52725 59400 5 10 0 1 0 1 1
refdes=M8
}
N 53700 60100 53300 60100 4
{
T 53500 60100 5 10 1 1 0 5 1
netname=O2#
}
N 52200 59400 52500 59400 4
{
T 52200 59400 5 10 1 1 0 0 1
netname=O2#
}
C 55800 60000 1 0 0 nor4.sym
{
T 56200 60500 5 10 1 1 0 4 1
refdes=R
}
N 57400 59100 56600 59100 4
N 55400 60400 55800 60400 4
{
T 55400 60400 5 10 1 1 0 0 1
netname=O5#
}
N 54500 59200 54800 59200 4
{
T 54500 59200 5 10 1 1 0 0 1
netname=O6#
}
N 57400 60500 56600 60500 4
C 55800 57200 1 0 0 nand.sym
{
T 56200 57700 5 10 1 1 0 4 1
refdes=P
}
C 56600 57400 1 0 0 cnot.sym
{
T 56925 57700 5 10 1 1 0 4 1
refdes=V
}
C 56800 58000 1 0 0 vdd-1.sym
C 56900 57100 1 0 0 gnd-1.sym
N 56600 58400 55800 58400 4
N 55800 58400 55800 57800 4
N 50900 60000 51600 60000 4
{
T 51000 60000 5 10 1 1 0 0 1
netname=O4
}
C 51900 58200 1 0 0 gnd-1.sym
C 51100 61100 1 0 0 in-1.sym
{
T 51100 61600 5 10 0 0 0 0 1
footprint=anchor
T 51100 61400 5 10 0 0 0 0 1
device=INPUT
T 51100 61200 5 10 1 1 0 7 1
refdes=Vdd
}
C 51100 60900 1 0 0 in-1.sym
{
T 51100 61400 5 10 0 0 0 0 1
footprint=anchor
T 51100 61200 5 10 0 0 0 0 1
device=INPUT
T 51100 61000 5 10 1 1 0 7 1
refdes=GND
}
C 51500 61200 1 0 0 vdd-1.sym
C 51600 60700 1 0 0 gnd-1.sym
N 52900 60300 52900 60200 4
C 53700 59700 1 0 0 xor.sym
{
T 53900 60300 5 10 1 1 0 0 1
refdes=C
}
N 51100 59100 52000 59100 4
N 51300 58800 51600 58800 4
{
T 51300 58800 5 10 1 1 0 0 1
netname=O3#
}
N 51100 59600 51100 59700 4
N 51300 59400 51600 59400 4
{
T 51300 59400 5 10 1 1 0 0 1
netname=O3
}
N 52900 59600 52900 59800 4
C 55000 60900 1 0 0 not.sym
{
T 55350 61200 5 10 1 1 0 4 1
refdes=I6
}
C 55300 60600 1 0 0 gnd-1.sym
C 55200 61500 1 0 0 vdd-1.sym
N 55800 61200 55800 60800 4
N 50100 60000 49800 60000 4
{
T 49800 60000 5 10 1 1 0 0 1
netname=O4#
}
N 52800 57700 53300 57700 4
{
T 52900 57700 5 10 1 1 0 0 1
netname=O3
}
N 51500 57900 52000 57900 4
{
T 51600 57900 5 10 1 1 0 0 1
netname=O2#
}
N 52000 60200 52000 60300 4
N 51500 57300 52000 57300 4
{
T 51600 57300 5 10 1 1 0 0 1
netname=O5#
}
N 51500 57100 52000 57100 4
{
T 51600 57100 5 10 1 1 0 0 1
netname=O6#
}
N 55000 61200 54600 61200 4
{
T 54700 61200 5 10 1 1 0 0 1
netname=O6#
}
N 51500 56900 52000 56900 4
{
T 51600 56900 5 10 1 1 0 0 1
netname=O7#
}
