# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_dma_0_0/sim/thz_pipeline_top_axi_dma_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_rst_ps8_0_266M_0/sim/thz_pipeline_top_rst_ps8_0_266M_0.vhd" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_1/sim/bd_fc49_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
