`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2020/01/14 15:42:25
// Design Name: 
// Module Name: A_Star_sim
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module sim_top(
    output wire [1:0] dir_dummy
    );
       
    parameter INNER_TIMER = 2;
    parameter OUTER_TIMER = 10;
    parameter NUM_DATA_BITS = 8;
    localparam NUM_ROW      = 5;
    localparam NUM_COL      = 18;
    reg [31:0] clkdiv;
    reg clk;
    integer x;
    integer y;
    integer to_x;
    integer to_y;
    
    reg [NUM_DATA_BITS-1:0] map [0:NUM_ROW-1][0:NUM_COL-1]; //3x18x8bits map for game usage
 
    
    initial begin
    clkdiv = 0;
    clk = 0;
    #10;
    x = 0;
    y = 7;
    to_x = 0;
    to_y = 0;
    #10;
     map[0][0] = 8'b0001_0101;
      map[1][0] = 8'b0001_1100;
      map[2][0] = 8'b0001_1100;
      map[3][0] = 8'b0001_1100;
      map[4][0] = 8'b0001_1001;
    
      map[0][1] = 8'b0001_0011;
      map[1][1] = 8'b0100_0000;
      map[2][1] = 8'b0100_0000;
      map[3][1] = 8'b0100_0000;
      map[4][1] = 8'b0001_0011;
    
      map[0][2] = 8'b0001_0011;
      map[1][2] = 8'b0100_0000;
      map[2][2] = 8'b0010_0001;
      map[3][2] = 8'b0100_0000;
      map[4][2] = 8'b0001_0011;
    
      map[0][3] = 8'b0001_0111;
      map[1][3] = 8'b0001_1101;
      map[2][3] = 8'b0001_1110;
      map[3][3] = 8'b0001_1100;
      map[4][3] = 8'b0001_1011;
    
      map[0][4] = 8'b0001_0111;
      map[1][4] = 8'b0001_1011;
      map[2][4] = 8'b0100_0000;
      map[3][4] = 8'b0100_0000;
      map[4][4] = 8'b0001_0011;
    
      map[0][5] = 8'b0001_0110;
      map[1][5] = 8'b0001_1110;
      map[2][5] = 8'b0001_1101;
      map[3][5] = 8'b0001_1100;
      map[4][5] = 8'b0001_1011;
    
      map[0][6] = 8'b0100_0000;
      map[1][6] = 8'b0100_0000;
      map[2][6] = 8'b0001_0011;
      map[3][6] = 8'b0100_0000;
      map[4][6] = 8'b0001_0011;
    
      map[0][7] = 8'b0000_0001;
      map[1][7] = 8'b0100_0000;
      map[2][7] = 8'b0001_0011;
      map[3][7] = 8'b0100_0000;
      map[4][7] = 8'b0001_0011;
    
      map[0][8] = 8'b0000_0111;
      map[1][8] = 8'b0000_1101;
      map[2][8] = 8'b0001_1011;
      map[3][8] = 8'b0100_0000;
      map[4][8] = 8'b0001_0011;
    
      map[0][9] = 8'b0000_0111;
      map[1][9] = 8'b0000_1110;
      map[2][9] = 8'b0001_1011;
      map[3][9] = 8'b0100_0000;
      map[4][9] = 8'b0001_0011;
    
      map[0][10] = 8'b0000_0010;
      map[1][10] = 8'b0100_0000;
      map[2][10] = 8'b0001_0011;
      map[3][10] = 8'b0100_0000;
      map[4][10] = 8'b0001_0011;
    
      map[0][11] = 8'b0100_0000;
      map[1][11] = 8'b0100_0000;
      map[2][11] = 8'b0001_0011;
      map[3][11] = 8'b0100_0000;
      map[4][11] = 8'b0001_0011;
    
      map[0][12] = 8'b0001_0101;
      map[1][12] = 8'b0001_1101;
      map[2][12] = 8'b0001_1110;
      map[3][12] = 8'b0001_1100;
      map[4][12] = 8'b0001_1011;
    
      map[0][13] = 8'b0001_0111;
      map[1][13] = 8'b0001_1011;
      map[2][13] = 8'b0100_0000;
      map[3][13] = 8'b0100_0000;
      map[4][13] = 8'b0001_0011;
    
      map[0][14] = 8'b0001_0111;
      map[1][14] = 8'b0001_1110;
      map[2][14] = 8'b0001_1101;
      map[3][14] = 8'b0001_1100;
      map[4][14] = 8'b0001_1011;
    
      map[0][15] = 8'b0001_0011;
      map[1][15] = 8'b0100_0000;
      map[2][15] = 8'b0010_0010;
      map[3][15] = 8'b0100_0000;
      map[4][15] = 8'b0001_0011;
    
      map[0][16] = 8'b0001_0011;
      map[1][16] = 8'b0100_0000;
      map[2][16] = 8'b0100_0000;
      map[3][16] = 8'b0100_0000;
      map[4][16] = 8'b0001_0011;
    
      map[0][17] = 8'b0001_0110;
      map[1][17] = 8'b0001_1100;
      map[2][17] = 8'b0001_1100;
      map[3][17] = 8'b0001_1100;
      map[4][17] = 8'b0001_1010;

    end
    
    always #5 begin
    clk = ~clk;
    end
    
    always @(posedge clk)begin
        clkdiv = clkdiv + 1;
    end
    
    A_Star
     uct(
    .clkdiv(clkdiv),
    .x(x),
    .y(y),
    .to_x(to_x),
    .to_y(to_y),
    .dir(dir_dummy)
    );
endmodule
