ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_biquad_cascade_df2T_f64.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c"
  20              		.global	__aeabi_dmul
  21              		.global	__aeabi_dadd
  22              		.section	.text.arm_biquad_cascade_df2T_f64,"ax",%progbits
  23              		.align	1
  24              		.global	arm_biquad_cascade_df2T_f64
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  29              	arm_biquad_cascade_df2T_f64:
  30              	.LVL0:
  31              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Title:        arm_biquad_cascade_df2T_f64.c
   4:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Description:  Processing function for floating-point transposed direct form II Biquad cascade fi
   5:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
   6:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
   9:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /*
  12:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  14:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  16:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  20:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  *
  22:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 2


  28:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  29:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #include "arm_math.h"
  30:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  31:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
  32:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
  34:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
  35:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
  36:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @defgroup BiquadCascadeDF2T Biquad Cascade IIR Filters Using a Direct Form II Transposed Structur
  37:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  38:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * This set of functions implements arbitrary order recursive (IIR) filters using a transposed direc
  39:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The filters are implemented as a cascade of second order Biquad sections.
  40:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * These functions provide a slight memory savings as compared to the direct form I Biquad filter fu
  41:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Only floating-point data is supported.
  42:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  43:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * This function operate on blocks of input and output data and each call to the function
  44:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * processes <code>blockSize</code> samples through the filter.
  45:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>pSrc</code> points to the array of input data and
  46:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>pDst</code> points to the array of output data.
  47:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Both arrays contain <code>blockSize</code> values.
  48:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  49:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par Algorithm
  50:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Each Biquad stage implements a second order filter using the difference equation:
  51:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <pre>
  52:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    y[n] = b0 * x[n] + d1
  53:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    d1 = b1 * x[n] + a1 * y[n] + d2
  54:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    d2 = b2 * x[n] + a2 * y[n]
  55:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * </pre>
  56:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * where d1 and d2 represent the two state values.
  57:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  58:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
  59:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * A Biquad filter using a transposed Direct Form II structure is shown below.
  60:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \image html BiquadDF2Transposed.gif "Single transposed Direct Form II Biquad"
  61:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Coefficients <code>b0, b1, and b2 </code> multiply the input signal <code>x[n]</code> and are ref
  62:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Coefficients <code>a1</code> and <code>a2</code> multiply the output signal <code>y[n]</code> and
  63:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Pay careful attention to the sign of the feedback coefficients.
  64:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Some design tools flip the sign of the feedback coefficients:
  65:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <pre>
  66:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    y[n] = b0 * x[n] + d1;
  67:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    d1 = b1 * x[n] - a1 * y[n] + d2;
  68:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *    d2 = b2 * x[n] - a2 * y[n];
  69:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * </pre>
  70:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * In this case the feedback coefficients <code>a1</code> and <code>a2</code> must be negated when u
  71:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  72:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
  73:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Higher order filters are realized as a cascade of second order sections.
  74:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>numStages</code> refers to the number of second order stages used.
  75:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * For example, an 8th order filter would be realized with <code>numStages=4</code> second order sta
  76:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * A 9th order filter would be realized with <code>numStages=5</code> second order stages with the
  77:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * coefficients for one of the stages configured as a first order filter (<code>b2=0</code> and <cod
  78:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  79:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
  80:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>pState</code> points to the state variable array.
  81:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Each Biquad stage has 2 state variables <code>d1</code> and <code>d2</code>.
  82:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The state variables are arranged in the <code>pState</code> array as:
  83:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <pre>
  84:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *     {d11, d12, d21, d22, ...}
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 3


  85:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * </pre>
  86:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * where <code>d1x</code> refers to the state variables for the first Biquad and
  87:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>d2x</code> refers to the state variables for the second Biquad.
  88:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The state array has a total length of <code>2*numStages</code> values.
  89:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The state variables are updated after each block of data is processed; the coefficients are untou
  90:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  91:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
  92:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The CMSIS library contains Biquad filters in both Direct Form I and transposed Direct Form II.
  93:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The advantage of the Direct Form I structure is that it is numerically more robust for fixed-poin
  94:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * That is why the Direct Form I structure supports Q15 and Q31 data types.
  95:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The transposed Direct Form II structure, on the other hand, requires a wide dynamic range for the
  96:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Because of this, the CMSIS library only has a floating-point version of the Direct Form II Biquad
  97:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The advantage of the Direct Form II Biquad is that it requires half the number of state variables
  98:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
  99:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par Instance Structure
 100:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The coefficients and state variables for a filter are stored together in an instance data structu
 101:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * A separate instance structure must be defined for each filter.
 102:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Coefficient arrays may be shared among several instances while state variable arrays cannot be sh
 103:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
 104:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par Init Functions
 105:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * There is also an associated initialization function.
 106:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * The initialization function performs following operations:
 107:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * - Sets the values of the internal structure fields.
 108:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * - Zeros out the values in the state buffer.
 109:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * To do this manually without calling the init function, assign the follow subfields of the instanc
 110:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * numStages, pCoeffs, pState. Also set all of the values in pState to zero.
 111:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
 112:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * \par
 113:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Use of the initialization function is optional.
 114:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * However, if the initialization function is used, then the instance structure cannot be placed int
 115:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * To place an instance structure into a const data section, the instance structure must be manually
 116:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * Set the values in the state buffer to zeros before static initialization.
 117:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * For example, to statically initialize the instance structure use
 118:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <pre>
 119:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *     arm_biquad_cascade_df2T_instance_f64 S1 = {numStages, pState, pCoeffs};
 120:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * </pre>
 121:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * where <code>numStages</code> is the number of Biquad stages in the filter; <code>pState</code> is
 122:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * <code>pCoeffs</code> is the address of the coefficient buffer;
 123:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** *
 124:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
 125:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 126:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
 127:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @addtogroup BiquadCascadeDF2T
 128:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @{
 129:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
 130:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 131:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** /**
 132:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter
 133:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @param[in]  *S        points to an instance of the filter data structure.
 134:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @param[in]  *pSrc     points to the block of input data.
 135:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @param[out] *pDst     points to the block of output data
 136:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @param[in]  blockSize number of samples to process.
 137:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** * @return none.
 138:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** */
 139:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 140:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 141:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** LOW_OPTIMIZATION_ENTER
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 4


 142:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** void arm_biquad_cascade_df2T_f64(
 143:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** const arm_biquad_cascade_df2T_instance_f64 * S,
 144:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** float64_t * pSrc,
 145:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** float64_t * pDst,
 146:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** uint32_t blockSize)
 147:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** {
  32              		.loc 1 147 1 view -0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 120
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		.loc 1 147 1 is_stmt 0 view .LVU1
  37 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 36
  40              		.cfi_offset 4, -36
  41              		.cfi_offset 5, -32
  42              		.cfi_offset 6, -28
  43              		.cfi_offset 7, -24
  44              		.cfi_offset 8, -20
  45              		.cfi_offset 9, -16
  46              		.cfi_offset 10, -12
  47              		.cfi_offset 11, -8
  48              		.cfi_offset 14, -4
  49 0004 2DED049B 		vpush.64	{d9, d10}
  50              	.LCFI1:
  51              		.cfi_def_cfa_offset 52
  52              		.cfi_offset 82, -52
  53              		.cfi_offset 83, -48
  54              		.cfi_offset 84, -44
  55              		.cfi_offset 85, -40
  56 0008 9FB0     		sub	sp, sp, #124
  57              	.LCFI2:
  58              		.cfi_def_cfa_offset 176
  59 000a 0E46     		mov	r6, r1
  60 000c 9446     		mov	ip, r2
 148:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 149:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t *pIn = pSrc;                         /*  source pointer            */
  61              		.loc 1 149 4 is_stmt 1 view .LVU2
  62              	.LVL1:
 150:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t *pOut = pDst;                        /*  destination pointer       */
  63              		.loc 1 150 4 view .LVU3
 151:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t *pState = S->pState;                 /*  State pointer             */
  64              		.loc 1 151 4 view .LVU4
 152:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
  65              		.loc 1 152 4 view .LVU5
 153:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc1;                                /*  accumulator               */
  66              		.loc 1 153 4 view .LVU6
 154:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
  67              		.loc 1 154 4 view .LVU7
 155:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t Xn1;                                 /*  temporary input           */
  68              		.loc 1 155 4 view .LVU8
 156:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t d1, d2;                              /*  state variables           */
  69              		.loc 1 156 4 view .LVU9
 157:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    uint32_t sample, stage = S->numStages;         /*  loop counters             */
  70              		.loc 1 157 4 view .LVU10
  71              		.loc 1 157 21 is_stmt 0 view .LVU11
  72 000e 0578     		ldrb	r5, [r0]	@ zero_extendqisi2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 5


  73              	.LVL2:
 158:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 159:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #if defined(ARM_MATH_CM7)
 160:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 161:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t Xn2, Xn3, Xn4, Xn5, Xn6, Xn7, Xn8;   /*  Input State variables     */
 162:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t Xn9, Xn10, Xn11, Xn12, Xn13, Xn14, Xn15, Xn16;
 163:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc2, acc3, acc4, acc5, acc6, acc7;  /*  Simulates the accumulator */
 164:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc8, acc9, acc10, acc11, acc12, acc13, acc14, acc15, acc16;
 165:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 166:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    do
 167:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    {
 168:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reading the coefficients */
 169:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b0 = pCoeffs[0];
 170:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = pCoeffs[1];
 171:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = pCoeffs[2];
 172:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = pCoeffs[3];
 173:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Apply loop unrolling and compute 16 output values simultaneously. */
 174:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize >> 4U;
 175:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = pCoeffs[4];
 176:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 177:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reading the state values */
 178:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d1 = pState[0];
 179:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 180:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 181:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pCoeffs += 5U;
 182:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 183:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 184:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* First part of the processing with loop unrolling.  Compute 16 outputs at a time.
 185:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****        ** a second loop below computes the remaining 1 to 15 samples. */
 186:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0U) {
 187:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 188:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* y[n] = b0 * x[n] + d1 */
 189:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 190:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 191:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 192:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Read the first 2 inputs. 2 cycles */
 193:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1  = pIn[0 ];
 194:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn2  = pIn[1 ];
 195:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 196:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 1. 5 cycles */
 197:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn3  = pIn[2 ];
 198:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 199:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 200:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn4  = pIn[3 ];
 201:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 202:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 203:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn5  = pIn[4 ];
 204:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 205:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 206:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn6  = pIn[5 ];
 207:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 208:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 209:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn7  = pIn[6 ];
 210:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 211:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 212:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 2. 5 cycles */
 213:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn8  = pIn[7 ];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 6


 214:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc2 = b0 * Xn2 + d1;
 215:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 216:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn9  = pIn[8 ];
 217:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn2 + d2;
 218:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 219:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn10 = pIn[9 ];
 220:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn2;
 221:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 222:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn11 = pIn[10];
 223:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc2;
 224:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 225:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn12 = pIn[11];
 226:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc2;
 227:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 228:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 3. 5 cycles */
 229:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn13 = pIn[12];
 230:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc3 = b0 * Xn3 + d1;
 231:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 232:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn14 = pIn[13];
 233:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn3 + d2;
 234:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 235:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn15 = pIn[14];
 236:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn3;
 237:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 238:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn16 = pIn[15];
 239:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc3;
 240:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 241:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn += 16;
 242:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc3;
 243:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 244:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 4. 5 cycles */
 245:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc4 = b0 * Xn4 + d1;
 246:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn4 + d2;
 247:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn4;
 248:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc4;
 249:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc4;
 250:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 251:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 5. 5 cycles */
 252:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc5 = b0 * Xn5 + d1;
 253:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn5 + d2;
 254:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn5;
 255:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc5;
 256:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc5;
 257:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 258:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 6. 5 cycles */
 259:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc6 = b0 * Xn6 + d1;
 260:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn6 + d2;
 261:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn6;
 262:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc6;
 263:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc6;
 264:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 265:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 7. 5 cycles */
 266:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc7 = b0 * Xn7 + d1;
 267:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn7 + d2;
 268:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn7;
 269:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc7;
 270:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc7;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 7


 271:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 272:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 8. 5 cycles */
 273:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc8 = b0 * Xn8 + d1;
 274:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn8 + d2;
 275:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn8;
 276:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc8;
 277:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc8;
 278:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 279:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 9. 5 cycles */
 280:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc9 = b0 * Xn9 + d1;
 281:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn9 + d2;
 282:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn9;
 283:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc9;
 284:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc9;
 285:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 286:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 10. 5 cycles */
 287:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc10 = b0 * Xn10 + d1;
 288:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn10 + d2;
 289:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn10;
 290:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc10;
 291:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc10;
 292:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 293:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 11. 5 cycles */
 294:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc11 = b0 * Xn11 + d1;
 295:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn11 + d2;
 296:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn11;
 297:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc11;
 298:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc11;
 299:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 300:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 12. 5 cycles */
 301:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc12 = b0 * Xn12 + d1;
 302:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn12 + d2;
 303:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn12;
 304:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc12;
 305:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc12;
 306:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 307:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 13. 5 cycles */
 308:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc13 = b0 * Xn13 + d1;
 309:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn13 + d2;
 310:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn13;
 311:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 312:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[0 ] = acc1 ;
 313:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc13;
 314:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 315:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[1 ] = acc2 ;
 316:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc13;
 317:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 318:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 14. 5 cycles */
 319:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[2 ] = acc3 ;
 320:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc14 = b0 * Xn14 + d1;
 321:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 322:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[3 ] = acc4 ;
 323:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn14 + d2;
 324:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 325:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[4 ] = acc5 ;
 326:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn14;
 327:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 8


 328:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[5 ] = acc6 ;
 329:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc14;
 330:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 331:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[6 ] = acc7 ;
 332:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc14;
 333:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 334:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 15. 5 cycles */
 335:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[7 ] = acc8 ;
 336:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[8 ] = acc9 ;
 337:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc15 = b0 * Xn15 + d1;
 338:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 339:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[9 ] = acc10;
 340:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn15 + d2;
 341:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 342:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[10] = acc11;
 343:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn15;
 344:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 345:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[11] = acc12;
 346:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc15;
 347:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 348:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[12] = acc13;
 349:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc15;
 350:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 351:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Sample 16. 5 cycles */
 352:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[13] = acc14;
 353:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc16 = b0 * Xn16 + d1;
 354:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 355:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[14] = acc15;
 356:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn16 + d2;
 357:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 358:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[15] = acc16;
 359:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn16;
 360:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 361:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 362:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc16;
 363:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 364:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut += 16;
 365:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc16;
 366:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 367:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 368:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize & 0xFu;
 369:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0U) {
 370:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn;
 371:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = b0 * Xn1 + d1;
 372:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 373:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn++;
 374:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = b1 * Xn1 + d2;
 375:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 376:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut = acc1;
 377:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = b2 * Xn1;
 378:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 379:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut++;
 380:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 += a1 * acc1;
 381:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 382:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 383:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 += a2 * acc1;
 384:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 9


 385:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 386:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Store the updated state variables back into the state array */
 387:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState[0] = d1;
 388:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* The current stage input is given as the output to the next stage */
 389:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pIn = pDst;
 390:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 391:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState[1] = d2;
 392:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* decrement the loop counter */
 393:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       stage--;
 394:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 395:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pState += 2U;
 396:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 397:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reset the output working pointer */
 398:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pOut = pDst;
 399:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 400:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    } while (stage > 0U);
 401:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 402:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #elif defined(ARM_MATH_CM0_FAMILY)
 403:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 404:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    /* Run the below code for Cortex-M0 */
 405:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 406:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    do
 407:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    {
 408:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reading the coefficients */
 409:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b0 = *pCoeffs++;
 410:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = *pCoeffs++;
 411:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = *pCoeffs++;
 412:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = *pCoeffs++;
 413:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = *pCoeffs++;
 414:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 415:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reading the state values */
 416:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d1 = pState[0];
 417:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 418:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 419:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 420:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize;
 421:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 422:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0U)
 423:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       {
 424:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Read the input */
 425:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 426:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 427:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* y[n] = b0 * x[n] + d1 */
 428:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = (b0 * Xn1) + d1;
 429:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 430:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Store the result in the accumulator in the destination buffer. */
 431:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 432:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 433:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Every time after the output is computed state should be updated. */
 434:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 435:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = ((b1 * Xn1) + (a1 * acc1)) + d2;
 436:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 437:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 438:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = (b2 * Xn1) + (a2 * acc1);
 439:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 440:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* decrement the loop counter */
 441:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 10


 442:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 443:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 444:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Store the updated state variables back into the state array */
 445:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d1;
 446:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d2;
 447:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 448:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* The current stage input is given as the output to the next stage */
 449:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pIn = pDst;
 450:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 451:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reset the output working pointer */
 452:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pOut = pDst;
 453:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 454:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* decrement the loop counter */
 455:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       stage--;
 456:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 457:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    } while (stage > 0U);
 458:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 459:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #else
 460:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 461:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t Xn2, Xn3, Xn4;                  	  /*  Input State variables     */
 462:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc2, acc3, acc4;              		  /*  accumulator               */
 463:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 464:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 465:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t p0, p1, p2, p3, p4, A1;
 466:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 467:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    /* Run the below code for Cortex-M4 and Cortex-M3 */
 468:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    do
 469:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    {
 470:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Reading the coefficients */
 471:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b0 = *pCoeffs++;
 472:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = *pCoeffs++;
 473:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = *pCoeffs++;
 474:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = *pCoeffs++;
 475:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = *pCoeffs++;
 476:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 477:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 478:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reading the state values */
 479:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d1 = pState[0];
 480:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 481:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 482:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Apply loop unrolling and compute 4 output values simultaneously. */
 483:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize >> 2U;
  74              		.loc 1 483 14 view .LVU12
  75 0010 9A08     		lsrs	r2, r3, #2
  76              	.LVL3:
  77              		.loc 1 483 14 view .LVU13
  78 0012 8168     		ldr	r1, [r0, #8]
  79              	.LVL4:
  80              		.loc 1 483 14 view .LVU14
  81 0014 01F12809 		add	r9, r1, #40
  82 0018 4468     		ldr	r4, [r0, #4]
  83 001a 1034     		adds	r4, r4, #16
  84 001c 5001     		lsls	r0, r2, #5
  85              	.LVL5:
  86              		.loc 1 483 14 view .LVU15
  87 001e 1D90     		str	r0, [sp, #116]
  88 0020 0CEB4210 		add	r0, ip, r2, lsl #5
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 11


  89 0024 1B90     		str	r0, [sp, #108]
 484:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 485:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 486:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0U) {
 488:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 489:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* y[n] = b0 * x[n] + d1 */
 490:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d1 = b1 * x[n] + a1 * y[n] + d2 */
 491:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* d2 = b2 * x[n] + a2 * y[n] */
 492:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 493:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          /* Read the four inputs */
 494:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = pIn[0];
 495:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn2 = pIn[1];
 496:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn3 = pIn[2];
 497:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn4 = pIn[3];
 498:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn += 4;
 499:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 500:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn1;
 501:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 502:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 503:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn2;
 504:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 505:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 506:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 507:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 508:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 509:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 510:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 511:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn2;
 512:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc2 = p0 + d1;
 513:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn3;
 514:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc2;
 515:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn2;
 516:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 517:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc2;
 518:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 519:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 520:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 521:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn3;
 522:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc3 = p0 + d1;
 523:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn4;
 524:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc3;
 525:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn3;
 526:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 527:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc3;
 528:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 529:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 530:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 531:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc4 = p0 + d1;
 532:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn4;
 533:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc4;
 534:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn4;
 535:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 536:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc4;
 537:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 538:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 539:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 12


 540:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[0] = acc1;
 541:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[1] = acc2;
 542:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[2] = acc3;
 543:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[3] = acc4;
 544:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 				 pOut += 4;
 545:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 546:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 547:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 548:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 549:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       sample = blockSize & 0x3U;
  90              		.loc 1 549 14 view .LVU16
  91 0026 03F00303 		and	r3, r3, #3
  92              	.LVL6:
  93              		.loc 1 549 14 view .LVU17
  94 002a D800     		lsls	r0, r3, #3
  95 002c 1C90     		str	r0, [sp, #112]
  96 002e 1395     		str	r5, [sp, #76]
  97 0030 1992     		str	r2, [sp, #100]
  98 0032 1A93     		str	r3, [sp, #104]
  99 0034 A046     		mov	r8, r4
 100 0036 3446     		mov	r4, r6
 101              	.LVL7:
 102              		.loc 1 549 14 view .LVU18
 103 0038 CDF850C0 		str	ip, [sp, #80]
 104 003c 00E0     		b	.L6
 105              	.LVL8:
 106              	.L8:
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0U) {
 551:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 552:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 553:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn1;
 554:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 555:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 556:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 557:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 558:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 559:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 560:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 561:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 562:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 563:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          *pOut++ = acc1;
 564:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 565:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          sample--;
 566:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 567:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 568:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* Store the updated state variables back into the state array */
 569:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d1;
 570:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d2;
 571:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 572:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* The current stage input is given as the output to the next stage */
 573:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pIn = pDst;
 107              		.loc 1 573 11 view .LVU19
 108 003e 149C     		ldr	r4, [sp, #80]
 109              	.LVL9:
 110              	.L6:
 461:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    float64_t acc2, acc3, acc4;              		  /*  accumulator               */
 111              		.loc 1 461 4 is_stmt 1 view .LVU20
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 13


 462:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 112              		.loc 1 462 4 view .LVU21
 465:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 113              		.loc 1 465 4 view .LVU22
 468:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    {
 114              		.loc 1 468 4 view .LVU23
 471:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = *pCoeffs++;
 115              		.loc 1 471 7 view .LVU24
 471:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b1 = *pCoeffs++;
 116              		.loc 1 471 10 is_stmt 0 view .LVU25
 117 0040 19ED0A7B 		vldr.64	d7, [r9, #-40]
 118 0044 8DED007B 		vstr.64	d7, [sp]
 119              	.LVL10:
 472:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = *pCoeffs++;
 120              		.loc 1 472 7 is_stmt 1 view .LVU26
 472:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = *pCoeffs++;
 121              		.loc 1 472 10 is_stmt 0 view .LVU27
 122 0048 19ED087B 		vldr.64	d7, [r9, #-32]
 123              	.LVL11:
 472:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       b2 = *pCoeffs++;
 124              		.loc 1 472 10 view .LVU28
 125 004c 8DED027B 		vstr.64	d7, [sp, #8]
 126              	.LVL12:
 473:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = *pCoeffs++;
 127              		.loc 1 473 7 is_stmt 1 view .LVU29
 473:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = *pCoeffs++;
 128              		.loc 1 473 10 is_stmt 0 view .LVU30
 129 0050 19ED067B 		vldr.64	d7, [r9, #-24]
 130              	.LVL13:
 473:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a1 = *pCoeffs++;
 131              		.loc 1 473 10 view .LVU31
 132 0054 8DED047B 		vstr.64	d7, [sp, #16]
 133              	.LVL14:
 474:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = *pCoeffs++;
 134              		.loc 1 474 7 is_stmt 1 view .LVU32
 474:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = *pCoeffs++;
 135              		.loc 1 474 10 is_stmt 0 view .LVU33
 136 0058 19ED047B 		vldr.64	d7, [r9, #-16]
 137              	.LVL15:
 474:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       a2 = *pCoeffs++;
 138              		.loc 1 474 10 view .LVU34
 139 005c 8DED067B 		vstr.64	d7, [sp, #24]
 140              	.LVL16:
 475:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 141              		.loc 1 475 7 is_stmt 1 view .LVU35
 475:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 142              		.loc 1 475 10 is_stmt 0 view .LVU36
 143 0060 19ED027B 		vldr.64	d7, [r9, #-8]
 144              	.LVL17:
 475:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 145              		.loc 1 475 10 view .LVU37
 146 0064 8DED087B 		vstr.64	d7, [sp, #32]
 147              	.LVL18:
 479:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 148              		.loc 1 479 7 is_stmt 1 view .LVU38
 149 0068 4646     		mov	r6, r8
 479:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 14


 150              		.loc 1 479 10 is_stmt 0 view .LVU39
 151 006a 18ED047B 		vldr.64	d7, [r8, #-16]
 152              	.LVL19:
 479:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       d2 = pState[1];
 153              		.loc 1 479 10 view .LVU40
 154 006e 8DED107B 		vstr.64	d7, [sp, #64]
 155              	.LVL20:
 480:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 156              		.loc 1 480 7 is_stmt 1 view .LVU41
 480:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 157              		.loc 1 480 10 is_stmt 0 view .LVU42
 158 0072 18ED027B 		vldr.64	d7, [r8, #-8]
 159              	.LVL21:
 480:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 160              		.loc 1 480 10 view .LVU43
 161 0076 8DED0A7B 		vstr.64	d7, [sp, #40]
 162              	.LVL22:
 483:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 163              		.loc 1 483 7 is_stmt 1 view .LVU44
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 164              		.loc 1 487 7 view .LVU45
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 165              		.loc 1 487 21 view .LVU46
 166 007a 199B     		ldr	r3, [sp, #100]
 167 007c 002B     		cmp	r3, #0
 168 007e 00F09C81 		beq	.L7
 169 0082 04F1200B 		add	fp, r4, #32
 170 0086 149A     		ldr	r2, [sp, #80]
 171 0088 02F1200A 		add	r10, r2, #32
 483:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 172              		.loc 1 483 14 is_stmt 0 view .LVU47
 173 008c 1293     		str	r3, [sp, #72]
 174 008e CDF85490 		str	r9, [sp, #84]
 175 0092 CDF85880 		str	r8, [sp, #88]
 176 0096 CDF85C80 		str	r8, [sp, #92]
 177 009a 1894     		str	r4, [sp, #96]
 178              	.LVL23:
 179              	.L3:
 494:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn2 = pIn[1];
 180              		.loc 1 494 10 is_stmt 1 view .LVU48
 494:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn2 = pIn[1];
 181              		.loc 1 494 14 is_stmt 0 view .LVU49
 182 009c 5BE90845 		ldrd	r4, [fp, #-32]
 183              	.LVL24:
 495:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn3 = pIn[2];
 184              		.loc 1 495 10 is_stmt 1 view .LVU50
 495:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn3 = pIn[2];
 185              		.loc 1 495 14 is_stmt 0 view .LVU51
 186 00a0 5BE90689 		ldrd	r8, [fp, #-24]
 187              	.LVL25:
 496:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn4 = pIn[3];
 188              		.loc 1 496 10 is_stmt 1 view .LVU52
 496:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn4 = pIn[3];
 189              		.loc 1 496 14 is_stmt 0 view .LVU53
 190 00a4 1BED047B 		vldr.64	d7, [fp, #-16]
 191 00a8 8DED0C7B 		vstr.64	d7, [sp, #48]
 192              	.LVL26:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 15


 497:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn += 4;
 193              		.loc 1 497 10 is_stmt 1 view .LVU54
 497:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn += 4;
 194              		.loc 1 497 14 is_stmt 0 view .LVU55
 195 00ac 1BED027B 		vldr.64	d7, [fp, #-8]
 196              	.LVL27:
 497:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pIn += 4;
 197              		.loc 1 497 14 view .LVU56
 198 00b0 8DED0E7B 		vstr.64	d7, [sp, #56]
 199              	.LVL28:
 498:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 200              		.loc 1 498 10 is_stmt 1 view .LVU57
 500:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 201              		.loc 1 500 10 view .LVU58
 501:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 202              		.loc 1 501 10 view .LVU59
 502:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn2;
 203              		.loc 1 502 10 view .LVU60
 500:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 204              		.loc 1 500 13 is_stmt 0 view .LVU61
 205 00b4 2246     		mov	r2, r4
 206 00b6 2B46     		mov	r3, r5
 207 00b8 DDE90001 		ldrd	r0, [sp]
 208 00bc FFF7FEFF 		bl	__aeabi_dmul
 209              	.LVL29:
 502:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn2;
 210              		.loc 1 502 15 view .LVU62
 211 00c0 DDE91023 		ldrd	r2, [sp, #64]
 212 00c4 FFF7FEFF 		bl	__aeabi_dadd
 213              	.LVL30:
 214 00c8 41EC1A0B 		vmov	d10, r0, r1
 215              	.LVL31:
 503:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 216              		.loc 1 503 10 is_stmt 1 view .LVU63
 504:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 217              		.loc 1 504 10 view .LVU64
 505:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 218              		.loc 1 505 10 view .LVU65
 506:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 219              		.loc 1 506 10 view .LVU66
 507:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 220              		.loc 1 507 10 view .LVU67
 508:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 221              		.loc 1 508 10 view .LVU68
 509:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 222              		.loc 1 509 10 view .LVU69
 511:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc2 = p0 + d1;
 223              		.loc 1 511 10 view .LVU70
 512:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn3;
 224              		.loc 1 512 10 view .LVU71
 501:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 225              		.loc 1 501 13 is_stmt 0 view .LVU72
 226 00cc 2246     		mov	r2, r4
 227 00ce 2B46     		mov	r3, r5
 228 00d0 DDE90201 		ldrd	r0, [sp, #8]
 229              	.LVL32:
 501:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 16


 230              		.loc 1 501 13 view .LVU73
 231 00d4 FFF7FEFF 		bl	__aeabi_dmul
 232              	.LVL33:
 233 00d8 0646     		mov	r6, r0
 234 00da 0F46     		mov	r7, r1
 504:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 235              		.loc 1 504 13 view .LVU74
 236 00dc 53EC1A2B 		vmov	r2, r3, d10
 237 00e0 DDE90601 		ldrd	r0, [sp, #24]
 238 00e4 FFF7FEFF 		bl	__aeabi_dmul
 239              	.LVL34:
 240 00e8 0246     		mov	r2, r0
 241 00ea 0B46     		mov	r3, r1
 506:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 242              		.loc 1 506 13 view .LVU75
 243 00ec 3046     		mov	r0, r6
 244 00ee 3946     		mov	r1, r7
 245 00f0 FFF7FEFF 		bl	__aeabi_dadd
 246              	.LVL35:
 508:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 247              		.loc 1 508 13 view .LVU76
 248 00f4 DDE90A23 		ldrd	r2, [sp, #40]
 249 00f8 FFF7FEFF 		bl	__aeabi_dadd
 250              	.LVL36:
 251 00fc 0646     		mov	r6, r0
 252 00fe 0F46     		mov	r7, r1
 503:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 253              		.loc 1 503 13 view .LVU77
 254 0100 4246     		mov	r2, r8
 255 0102 4B46     		mov	r3, r9
 256 0104 DDE90001 		ldrd	r0, [sp]
 257 0108 FFF7FEFF 		bl	__aeabi_dmul
 258              	.LVL37:
 259 010c 0246     		mov	r2, r0
 260 010e 0B46     		mov	r3, r1
 512:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn3;
 261              		.loc 1 512 15 view .LVU78
 262 0110 3046     		mov	r0, r6
 263 0112 3946     		mov	r1, r7
 264 0114 FFF7FEFF 		bl	__aeabi_dadd
 265              	.LVL38:
 266 0118 41EC190B 		vmov	d9, r0, r1
 267              	.LVL39:
 513:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc2;
 268              		.loc 1 513 10 is_stmt 1 view .LVU79
 514:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn2;
 269              		.loc 1 514 10 view .LVU80
 515:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 270              		.loc 1 515 10 view .LVU81
 516:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc2;
 271              		.loc 1 516 10 view .LVU82
 517:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 272              		.loc 1 517 10 view .LVU83
 518:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 273              		.loc 1 518 10 view .LVU84
 519:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 274              		.loc 1 519 10 view .LVU85
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 17


 521:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc3 = p0 + d1;
 275              		.loc 1 521 10 view .LVU86
 522:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn4;
 276              		.loc 1 522 10 view .LVU87
 505:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 277              		.loc 1 505 13 is_stmt 0 view .LVU88
 278 011c 2246     		mov	r2, r4
 279 011e 2B46     		mov	r3, r5
 280 0120 DDE90401 		ldrd	r0, [sp, #16]
 281              	.LVL40:
 505:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 282              		.loc 1 505 13 view .LVU89
 283 0124 FFF7FEFF 		bl	__aeabi_dmul
 284              	.LVL41:
 285 0128 0446     		mov	r4, r0
 286              	.LVL42:
 505:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 287              		.loc 1 505 13 view .LVU90
 288 012a 0D46     		mov	r5, r1
 507:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 289              		.loc 1 507 13 view .LVU91
 290 012c 53EC1A2B 		vmov	r2, r3, d10
 291 0130 DDE90801 		ldrd	r0, [sp, #32]
 292 0134 FFF7FEFF 		bl	__aeabi_dmul
 293              	.LVL43:
 294 0138 0246     		mov	r2, r0
 295 013a 0B46     		mov	r3, r1
 509:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 296              		.loc 1 509 13 view .LVU92
 297 013c 2046     		mov	r0, r4
 298 013e 2946     		mov	r1, r5
 299 0140 FFF7FEFF 		bl	__aeabi_dadd
 300              	.LVL44:
 301 0144 0646     		mov	r6, r0
 302 0146 0F46     		mov	r7, r1
 511:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc2 = p0 + d1;
 303              		.loc 1 511 13 view .LVU93
 304 0148 4246     		mov	r2, r8
 305 014a 4B46     		mov	r3, r9
 306 014c DDE90201 		ldrd	r0, [sp, #8]
 307 0150 FFF7FEFF 		bl	__aeabi_dmul
 308              	.LVL45:
 309 0154 0446     		mov	r4, r0
 310 0156 0D46     		mov	r5, r1
 514:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn2;
 311              		.loc 1 514 13 view .LVU94
 312 0158 53EC192B 		vmov	r2, r3, d9
 313 015c DDE90601 		ldrd	r0, [sp, #24]
 314 0160 FFF7FEFF 		bl	__aeabi_dmul
 315              	.LVL46:
 316 0164 0246     		mov	r2, r0
 317 0166 0B46     		mov	r3, r1
 516:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc2;
 318              		.loc 1 516 13 view .LVU95
 319 0168 2046     		mov	r0, r4
 320 016a 2946     		mov	r1, r5
 321 016c FFF7FEFF 		bl	__aeabi_dadd
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 18


 322              	.LVL47:
 323 0170 0246     		mov	r2, r0
 324 0172 0B46     		mov	r3, r1
 518:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 325              		.loc 1 518 13 view .LVU96
 326 0174 3046     		mov	r0, r6
 327 0176 3946     		mov	r1, r7
 328 0178 FFF7FEFF 		bl	__aeabi_dadd
 329              	.LVL48:
 330 017c 0446     		mov	r4, r0
 331 017e 0D46     		mov	r5, r1
 513:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc2;
 332              		.loc 1 513 13 view .LVU97
 333 0180 DDE90C23 		ldrd	r2, [sp, #48]
 334 0184 DDE90001 		ldrd	r0, [sp]
 335 0188 FFF7FEFF 		bl	__aeabi_dmul
 336              	.LVL49:
 337 018c 0246     		mov	r2, r0
 338 018e 0B46     		mov	r3, r1
 522:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p0 = b0 * Xn4;
 339              		.loc 1 522 15 view .LVU98
 340 0190 2046     		mov	r0, r4
 341 0192 2946     		mov	r1, r5
 342 0194 FFF7FEFF 		bl	__aeabi_dadd
 343              	.LVL50:
 344 0198 0646     		mov	r6, r0
 345 019a 0F46     		mov	r7, r1
 346              	.LVL51:
 523:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc3;
 347              		.loc 1 523 10 is_stmt 1 view .LVU99
 524:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn3;
 348              		.loc 1 524 10 view .LVU100
 525:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 349              		.loc 1 525 10 view .LVU101
 526:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc3;
 350              		.loc 1 526 10 view .LVU102
 527:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 351              		.loc 1 527 10 view .LVU103
 528:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 352              		.loc 1 528 10 view .LVU104
 529:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 353              		.loc 1 529 10 view .LVU105
 531:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn4;
 354              		.loc 1 531 10 view .LVU106
 515:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 355              		.loc 1 515 13 is_stmt 0 view .LVU107
 356 019c 4246     		mov	r2, r8
 357 019e 4B46     		mov	r3, r9
 358 01a0 DDE90401 		ldrd	r0, [sp, #16]
 359 01a4 FFF7FEFF 		bl	__aeabi_dmul
 360              	.LVL52:
 361 01a8 0446     		mov	r4, r0
 362 01aa 0D46     		mov	r5, r1
 517:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 363              		.loc 1 517 13 view .LVU108
 364 01ac 53EC192B 		vmov	r2, r3, d9
 365 01b0 DDE90801 		ldrd	r0, [sp, #32]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 19


 366 01b4 FFF7FEFF 		bl	__aeabi_dmul
 367              	.LVL53:
 368 01b8 0246     		mov	r2, r0
 369 01ba 0B46     		mov	r3, r1
 519:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 370              		.loc 1 519 13 view .LVU109
 371 01bc 2046     		mov	r0, r4
 372 01be 2946     		mov	r1, r5
 373 01c0 FFF7FEFF 		bl	__aeabi_dadd
 374              	.LVL54:
 375 01c4 8046     		mov	r8, r0
 376              	.LVL55:
 519:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 377              		.loc 1 519 13 view .LVU110
 378 01c6 8946     		mov	r9, r1
 521:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc3 = p0 + d1;
 379              		.loc 1 521 13 view .LVU111
 380 01c8 DDE90C23 		ldrd	r2, [sp, #48]
 381 01cc DDE90201 		ldrd	r0, [sp, #8]
 382 01d0 FFF7FEFF 		bl	__aeabi_dmul
 383              	.LVL56:
 384 01d4 0446     		mov	r4, r0
 385 01d6 0D46     		mov	r5, r1
 524:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn3;
 386              		.loc 1 524 13 view .LVU112
 387 01d8 3246     		mov	r2, r6
 388 01da 3B46     		mov	r3, r7
 389 01dc DDE90601 		ldrd	r0, [sp, #24]
 390 01e0 FFF7FEFF 		bl	__aeabi_dmul
 391              	.LVL57:
 392 01e4 0246     		mov	r2, r0
 393 01e6 0B46     		mov	r3, r1
 526:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc3;
 394              		.loc 1 526 13 view .LVU113
 395 01e8 2046     		mov	r0, r4
 396 01ea 2946     		mov	r1, r5
 397 01ec FFF7FEFF 		bl	__aeabi_dadd
 398              	.LVL58:
 399 01f0 0246     		mov	r2, r0
 400 01f2 0B46     		mov	r3, r1
 528:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 401              		.loc 1 528 13 view .LVU114
 402 01f4 4046     		mov	r0, r8
 403 01f6 4946     		mov	r1, r9
 404 01f8 FFF7FEFF 		bl	__aeabi_dadd
 405              	.LVL59:
 406 01fc 0446     		mov	r4, r0
 407 01fe 0D46     		mov	r5, r1
 523:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc3;
 408              		.loc 1 523 13 view .LVU115
 409 0200 DDE90E23 		ldrd	r2, [sp, #56]
 410 0204 DDE90001 		ldrd	r0, [sp]
 411 0208 FFF7FEFF 		bl	__aeabi_dmul
 412              	.LVL60:
 413 020c 0246     		mov	r2, r0
 414 020e 0B46     		mov	r3, r1
 531:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn4;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 20


 415              		.loc 1 531 15 view .LVU116
 416 0210 2046     		mov	r0, r4
 417 0212 2946     		mov	r1, r5
 418 0214 FFF7FEFF 		bl	__aeabi_dadd
 419              	.LVL61:
 420 0218 8046     		mov	r8, r0
 421 021a 8946     		mov	r9, r1
 422              	.LVL62:
 532:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc4;
 423              		.loc 1 532 10 is_stmt 1 view .LVU117
 533:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn4;
 424              		.loc 1 533 10 view .LVU118
 534:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 425              		.loc 1 534 10 view .LVU119
 535:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc4;
 426              		.loc 1 535 10 view .LVU120
 536:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 427              		.loc 1 536 10 view .LVU121
 537:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 428              		.loc 1 537 10 view .LVU122
 525:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 429              		.loc 1 525 13 is_stmt 0 view .LVU123
 430 021c DDE90C23 		ldrd	r2, [sp, #48]
 431 0220 DDE90401 		ldrd	r0, [sp, #16]
 432 0224 FFF7FEFF 		bl	__aeabi_dmul
 433              	.LVL63:
 434 0228 0446     		mov	r4, r0
 435 022a 0D46     		mov	r5, r1
 527:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 436              		.loc 1 527 13 view .LVU124
 437 022c 3246     		mov	r2, r6
 438 022e 3B46     		mov	r3, r7
 439 0230 DDE90801 		ldrd	r0, [sp, #32]
 440 0234 FFF7FEFF 		bl	__aeabi_dmul
 441              	.LVL64:
 442 0238 0246     		mov	r2, r0
 443 023a 0B46     		mov	r3, r1
 529:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 444              		.loc 1 529 13 view .LVU125
 445 023c 2046     		mov	r0, r4
 446 023e 2946     		mov	r1, r5
 447 0240 FFF7FEFF 		bl	__aeabi_dadd
 448              	.LVL65:
 449 0244 CDE90A01 		strd	r0, [sp, #40]
 532:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc4;
 450              		.loc 1 532 13 view .LVU126
 451 0248 DDE90E23 		ldrd	r2, [sp, #56]
 452 024c DDE90201 		ldrd	r0, [sp, #8]
 453 0250 FFF7FEFF 		bl	__aeabi_dmul
 454              	.LVL66:
 455 0254 0446     		mov	r4, r0
 456 0256 0D46     		mov	r5, r1
 533:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn4;
 457              		.loc 1 533 13 view .LVU127
 458 0258 4246     		mov	r2, r8
 459 025a 4B46     		mov	r3, r9
 460 025c DDE90601 		ldrd	r0, [sp, #24]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 21


 461 0260 FFF7FEFF 		bl	__aeabi_dmul
 462              	.LVL67:
 463 0264 0246     		mov	r2, r0
 464 0266 0B46     		mov	r3, r1
 535:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc4;
 465              		.loc 1 535 13 view .LVU128
 466 0268 2046     		mov	r0, r4
 467 026a 2946     		mov	r1, r5
 468 026c FFF7FEFF 		bl	__aeabi_dadd
 469              	.LVL68:
 470 0270 0246     		mov	r2, r0
 471 0272 0B46     		mov	r3, r1
 537:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 472              		.loc 1 537 13 view .LVU129
 473 0274 DDE90A01 		ldrd	r0, [sp, #40]
 474 0278 FFF7FEFF 		bl	__aeabi_dadd
 475              	.LVL69:
 476 027c CDE91001 		strd	r0, [sp, #64]
 477              	.LVL70:
 538:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 478              		.loc 1 538 10 is_stmt 1 view .LVU130
 534:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 479              		.loc 1 534 13 is_stmt 0 view .LVU131
 480 0280 DDE90E23 		ldrd	r2, [sp, #56]
 481 0284 DDE90401 		ldrd	r0, [sp, #16]
 482              	.LVL71:
 534:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 483              		.loc 1 534 13 view .LVU132
 484 0288 FFF7FEFF 		bl	__aeabi_dmul
 485              	.LVL72:
 486 028c 0446     		mov	r4, r0
 487 028e 0D46     		mov	r5, r1
 536:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 488              		.loc 1 536 13 view .LVU133
 489 0290 4246     		mov	r2, r8
 490 0292 4B46     		mov	r3, r9
 491 0294 DDE90801 		ldrd	r0, [sp, #32]
 492 0298 FFF7FEFF 		bl	__aeabi_dmul
 493              	.LVL73:
 494 029c 0246     		mov	r2, r0
 495 029e 0B46     		mov	r3, r1
 538:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 496              		.loc 1 538 13 view .LVU134
 497 02a0 2046     		mov	r0, r4
 498 02a2 2946     		mov	r1, r5
 499 02a4 FFF7FEFF 		bl	__aeabi_dadd
 500              	.LVL74:
 501 02a8 CDE90A01 		strd	r0, [sp, #40]
 502              	.LVL75:
 540:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[1] = acc2;
 503              		.loc 1 540 10 is_stmt 1 view .LVU135
 540:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[1] = acc2;
 504              		.loc 1 540 18 is_stmt 0 view .LVU136
 505 02ac 0AED08AB 		vstr.64	d10, [r10, #-32]
 541:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[2] = acc3;
 506              		.loc 1 541 10 is_stmt 1 view .LVU137
 541:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[2] = acc3;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 22


 507              		.loc 1 541 18 is_stmt 0 view .LVU138
 508 02b0 0AED069B 		vstr.64	d9, [r10, #-24]
 542:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[3] = acc4;
 509              		.loc 1 542 10 is_stmt 1 view .LVU139
 542:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          pOut[3] = acc4;
 510              		.loc 1 542 18 is_stmt 0 view .LVU140
 511 02b4 4AE90467 		strd	r6, [r10, #-16]
 543:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 				 pOut += 4;
 512              		.loc 1 543 10 is_stmt 1 view .LVU141
 543:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 				 pOut += 4;
 513              		.loc 1 543 18 is_stmt 0 view .LVU142
 514 02b8 4AE90289 		strd	r8, [r10, #-8]
 544:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 515              		.loc 1 544 6 is_stmt 1 view .LVU143
 516              	.LVL76:
 546:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 517              		.loc 1 546 10 view .LVU144
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 518              		.loc 1 487 21 view .LVU145
 519 02bc 0BF1200B 		add	fp, fp, #32
 520              	.LVL77:
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 521              		.loc 1 487 21 is_stmt 0 view .LVU146
 522 02c0 0AF1200A 		add	r10, r10, #32
 523 02c4 129B     		ldr	r3, [sp, #72]
 524 02c6 013B     		subs	r3, r3, #1
 525              	.LVL78:
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 526              		.loc 1 487 21 view .LVU147
 527 02c8 1293     		str	r3, [sp, #72]
 528 02ca 7FF4E7AE 		bne	.L3
 529 02ce DDF85490 		ldr	r9, [sp, #84]
 530 02d2 DDF85880 		ldr	r8, [sp, #88]
 531              	.LVL79:
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 532              		.loc 1 487 21 view .LVU148
 533 02d6 179E     		ldr	r6, [sp, #92]
 534              	.LVL80:
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 535              		.loc 1 487 21 view .LVU149
 536 02d8 189C     		ldr	r4, [sp, #96]
 537 02da 1D9B     		ldr	r3, [sp, #116]
 538              	.LVL81:
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 539              		.loc 1 487 21 view .LVU150
 540 02dc 1C44     		add	r4, r4, r3
 541 02de 1B9D     		ldr	r5, [sp, #108]
 542              	.LVL82:
 543              	.L2:
 549:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       while (sample > 0U) {
 544              		.loc 1 549 7 is_stmt 1 view .LVU151
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 545              		.loc 1 550 7 view .LVU152
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 546              		.loc 1 550 21 view .LVU153
 547 02e0 1A9B     		ldr	r3, [sp, #104]
 548 02e2 002B     		cmp	r3, #0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 23


 549 02e4 53D0     		beq	.L4
 550 02e6 1C9B     		ldr	r3, [sp, #112]
 551 02e8 E318     		adds	r3, r4, r3
 552 02ea 0C93     		str	r3, [sp, #48]
 553 02ec CDF83890 		str	r9, [sp, #56]
 554 02f0 CDF84880 		str	r8, [sp, #72]
 555 02f4 DDE91089 		ldrd	r8, [sp, #64]
 556 02f8 1596     		str	r6, [sp, #84]
 557              	.LVL83:
 558              	.L5:
 551:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 559              		.loc 1 551 10 view .LVU154
 551:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 560              		.loc 1 551 14 is_stmt 0 view .LVU155
 561 02fa F4E80267 		ldrd	r6, [r4], #8
 562              	.LVL84:
 553:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 563              		.loc 1 553 10 is_stmt 1 view .LVU156
 554:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 564              		.loc 1 554 10 view .LVU157
 555:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 565              		.loc 1 555 10 view .LVU158
 553:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p1 = b1 * Xn1;
 566              		.loc 1 553 13 is_stmt 0 view .LVU159
 567 02fe 3246     		mov	r2, r6
 568 0300 3B46     		mov	r3, r7
 569 0302 DDE90001 		ldrd	r0, [sp]
 570 0306 FFF7FEFF 		bl	__aeabi_dmul
 571              	.LVL85:
 555:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p3 = a1 * acc1;
 572              		.loc 1 555 15 view .LVU160
 573 030a 4246     		mov	r2, r8
 574 030c 4B46     		mov	r3, r9
 575 030e FFF7FEFF 		bl	__aeabi_dadd
 576              	.LVL86:
 577 0312 8246     		mov	r10, r0
 578 0314 8B46     		mov	fp, r1
 579              	.LVL87:
 556:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 580              		.loc 1 556 10 is_stmt 1 view .LVU161
 557:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 581              		.loc 1 557 10 view .LVU162
 558:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 582              		.loc 1 558 10 view .LVU163
 559:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 583              		.loc 1 559 10 view .LVU164
 560:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 584              		.loc 1 560 10 view .LVU165
 554:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 585              		.loc 1 554 13 is_stmt 0 view .LVU166
 586 0316 3246     		mov	r2, r6
 587 0318 3B46     		mov	r3, r7
 588 031a DDE90201 		ldrd	r0, [sp, #8]
 589 031e FFF7FEFF 		bl	__aeabi_dmul
 590              	.LVL88:
 591 0322 8046     		mov	r8, r0
 592              	.LVL89:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 24


 554:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          acc1 = p0 + d1;
 593              		.loc 1 554 13 view .LVU167
 594 0324 8946     		mov	r9, r1
 556:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p2 = b2 * Xn1;
 595              		.loc 1 556 13 view .LVU168
 596 0326 5246     		mov	r2, r10
 597 0328 5B46     		mov	r3, fp
 598 032a DDE90601 		ldrd	r0, [sp, #24]
 599 032e FFF7FEFF 		bl	__aeabi_dmul
 600              	.LVL90:
 601 0332 0246     		mov	r2, r0
 602 0334 0B46     		mov	r3, r1
 558:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          p4 = a2 * acc1;
 603              		.loc 1 558 13 view .LVU169
 604 0336 4046     		mov	r0, r8
 605 0338 4946     		mov	r1, r9
 606 033a FFF7FEFF 		bl	__aeabi_dadd
 607              	.LVL91:
 560:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d2 = p2 + p4;
 608              		.loc 1 560 13 view .LVU170
 609 033e DDE90A23 		ldrd	r2, [sp, #40]
 610 0342 FFF7FEFF 		bl	__aeabi_dadd
 611              	.LVL92:
 612 0346 8046     		mov	r8, r0
 613 0348 8946     		mov	r9, r1
 614              	.LVL93:
 561:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 615              		.loc 1 561 10 is_stmt 1 view .LVU171
 557:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 616              		.loc 1 557 13 is_stmt 0 view .LVU172
 617 034a 3246     		mov	r2, r6
 618 034c 3B46     		mov	r3, r7
 619 034e DDE90401 		ldrd	r0, [sp, #16]
 620 0352 FFF7FEFF 		bl	__aeabi_dmul
 621              	.LVL94:
 622 0356 0646     		mov	r6, r0
 623              	.LVL95:
 557:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          A1 = p1 + p3;
 624              		.loc 1 557 13 view .LVU173
 625 0358 0F46     		mov	r7, r1
 559:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          d1 = A1 + d2;
 626              		.loc 1 559 13 view .LVU174
 627 035a 5246     		mov	r2, r10
 628 035c 5B46     		mov	r3, fp
 629 035e DDE90801 		ldrd	r0, [sp, #32]
 630 0362 FFF7FEFF 		bl	__aeabi_dmul
 631              	.LVL96:
 632 0366 0246     		mov	r2, r0
 633 0368 0B46     		mov	r3, r1
 561:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 634              		.loc 1 561 13 view .LVU175
 635 036a 3046     		mov	r0, r6
 636 036c 3946     		mov	r1, r7
 637 036e FFF7FEFF 		bl	__aeabi_dadd
 638              	.LVL97:
 639 0372 CDE90A01 		strd	r0, [sp, #40]
 640              	.LVL98:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 25


 563:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 641              		.loc 1 563 10 is_stmt 1 view .LVU176
 563:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 642              		.loc 1 563 18 is_stmt 0 view .LVU177
 643 0376 E5E802AB 		strd	r10, [r5], #8
 644              	.LVL99:
 565:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       }
 645              		.loc 1 565 10 is_stmt 1 view .LVU178
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 646              		.loc 1 550 21 view .LVU179
 647 037a 0C9B     		ldr	r3, [sp, #48]
 648 037c A342     		cmp	r3, r4
 649 037e BCD1     		bne	.L5
 650 0380 CDE91089 		strd	r8, [sp, #64]
 651 0384 DDF83890 		ldr	r9, [sp, #56]
 652 0388 DDF84880 		ldr	r8, [sp, #72]
 653              	.LVL100:
 550:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****          Xn1 = *pIn++;
 654              		.loc 1 550 21 is_stmt 0 view .LVU180
 655 038c 159E     		ldr	r6, [sp, #84]
 656              	.LVL101:
 657              	.L4:
 569:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d2;
 658              		.loc 1 569 7 is_stmt 1 view .LVU181
 569:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       *pState++ = d2;
 659              		.loc 1 569 17 is_stmt 0 view .LVU182
 660 038e 9DED107B 		vldr.64	d7, [sp, #64]
 661 0392 06ED047B 		vstr.64	d7, [r6, #-16]
 570:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 662              		.loc 1 570 7 is_stmt 1 view .LVU183
 663              	.LVL102:
 570:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 664              		.loc 1 570 17 is_stmt 0 view .LVU184
 665 0396 9DED0A7B 		vldr.64	d7, [sp, #40]
 666 039a 06ED027B 		vstr.64	d7, [r6, #-8]
 667              		.loc 1 573 7 is_stmt 1 view .LVU185
 668              	.LVL103:
 574:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 575:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /*Reset the output working pointer */
 576:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       pOut = pDst;
 669              		.loc 1 576 7 view .LVU186
 577:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 578:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       /* decrement the loop counter */
 579:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****       stage--;
 670              		.loc 1 579 7 view .LVU187
 580:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 581:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c ****    } while (stage > 0U);
 671              		.loc 1 581 19 view .LVU188
 672 039e 09F12809 		add	r9, r9, #40
 673 03a2 08F11008 		add	r8, r8, #16
 674              	.LVL104:
 675              		.loc 1 581 19 is_stmt 0 view .LVU189
 676 03a6 139B     		ldr	r3, [sp, #76]
 677 03a8 013B     		subs	r3, r3, #1
 678              	.LVL105:
 679              		.loc 1 581 19 view .LVU190
 680 03aa 1393     		str	r3, [sp, #76]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 26


 681 03ac 7FF447AE 		bne	.L8
 582:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 583:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** #endif
 584:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 585:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** }
 682              		.loc 1 585 1 view .LVU191
 683 03b0 1FB0     		add	sp, sp, #124
 684              	.LCFI3:
 685              		.cfi_remember_state
 686              		.cfi_def_cfa_offset 52
 687              	.LVL106:
 688              		.loc 1 585 1 view .LVU192
 689              		@ sp needed
 690 03b2 BDEC049B 		vldm	sp!, {d9-d10}
 691              	.LCFI4:
 692              		.cfi_restore 84
 693              		.cfi_restore 85
 694              		.cfi_restore 82
 695              		.cfi_restore 83
 696              		.cfi_def_cfa_offset 36
 697 03b6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 698              	.LVL107:
 699              	.L7:
 700              	.LCFI5:
 701              		.cfi_restore_state
 487:DSP/Source/FilteringFunctions/arm_biquad_cascade_df2T_f64.c **** 
 702              		.loc 1 487 21 view .LVU193
 703 03ba 149D     		ldr	r5, [sp, #80]
 704 03bc 90E7     		b	.L2
 705              		.cfi_endproc
 706              	.LFE139:
 708              		.text
 709              	.Letext0:
 710              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 711              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 712              		.file 4 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 arm_biquad_cascade_df2T_f64.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s:23     .text.arm_biquad_cascade_df2T_f64:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccRSHLz6.s:29     .text.arm_biquad_cascade_df2T_f64:00000000 arm_biquad_cascade_df2T_f64

UNDEFINED SYMBOLS
__aeabi_dmul
__aeabi_dadd
