## Logical Circuits Lab on Board Project (VHDL)

You can find the project document under the [**docs folder**](https://github.com/MohammadHosseinKv/Logical-Circuits-Lab-VHDL-FPGA-Project-14041/tree/main/docs), or download it by [**clicking here**](https://github.com/MohammadHosseinKv/Logical-Circuits-Lab-VHDL-FPGA-Project-14041/raw/refs/heads/main/docs/document.pdf).

The project source code is [`LCL_Project1_14041.vhd`](https://github.com/MohammadHosseinKv/Logical-Circuits-Lab-VHDL-FPGA-Project-14041/blob/main/src/LCL_Project1_14041.vhd) under the [`src` folder](https://github.com/MohammadHosseinKv/Logical-Circuits-Lab-VHDL-FPGA-Project-14041/tree/main/src).

If you intend to run this program on your board of choice, make sure to configure [`LCL_Project1_14041_UCF.ucf`](https://github.com/MohammadHosseinKv/Logical-Circuits-Lab-VHDL-FPGA-Project-14041/blob/main/constraints/LCL_Project1_14041_UCF.ucf) UCF under the constraints folder.