# Reading D:/Altera/10.0a/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile D:/_RPEECORE/_MasterWork/PROJECT/verilog_module_devel/ProjectEmbeddedTest/ProjectEmbeddedTest.mpf 
# Loading project ProjectEmbeddedTest
