// Seed: 1342723286
module module_0;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    output wand  id_3,
    output tri0  id_4
);
  always
  `define pp_6 0
  assign id_0 = id_1;
  always begin
    begin
      id_3 = 1'b0;
    end
    `pp_6 <= 1;
    id_4 = 1 / `pp_6;
    id_0 <= id_2;
  end
  module_0();
  always {id_2} <= id_2;
  always @(1 or 1) `pp_6[1] <= 1;
  assign id_3 = 1;
endmodule
