# vsim -c -do "run.do" work.riscv_mpsoc 
# Start time: 04:26:11 on Sep 23,2019
# Loading sv_std.std
# Loading work.riscv_mpsoc
# Loading work.riscv_noc_mesh
# Loading work.riscv_debug_interface
# Loading work.riscv_ring_router_gateway
# Loading work.riscv_ring_router_gateway_demux
# Loading work.riscv_ring_router_mux_rr
# Loading work.riscv_ring_router_gateway_mux
# Loading work.riscv_dii_buffer
# Loading work.riscv_osd_him
# Loading work.riscv_osd_scm
# Loading work.riscv_osd_regaccess
# Loading work.riscv_soc
# Loading work.riscv_noc_channel_mux
# Loading work.riscv_arb_rr
# Loading work.riscv_noc_router
# Loading work.riscv_misd
# Loading work.riscv_interconnect
# Loading work.riscv_noc_adapter
# Loading work.riscv_dma
# Loading work.riscv_dma_interface
# Loading work.riscv_dma_transfer_table
# Loading work.riscv_dma_initiator
# Loading work.riscv_dma_initiator_interface
# Loading work.riscv_dma_initiator_request
# Loading work.riscv_dma_arb_rr
# Loading work.riscv_dma_initiator_response
# Loading work.riscv_dma_buffer
# Loading work.riscv_dma_transfer_target
# Loading work.riscv_mpb
# Loading work.riscv_bridge
# Loading work.riscv_gpio
# Loading work.riscv_mpram
# Loading work.riscv_spram
# Loading work.riscv_ram_1r1w
# Loading work.riscv_debug_misd_expand
# Loading work.riscv_simd
# Loading work.riscv_debug_simd_expand
# Loading work.riscv_noc_router_input
# Loading work.riscv_noc_router_output
# Loading work.riscv_master_port
# Loading work.riscv_slave_port
# Loading work.riscv_mpb_endpoint
# Loading work.riscv_noc_channels_mux
# Loading work.riscv_noc_buffer
# Loading work.riscv_noc_demux
# Loading work.riscv_ram_1r1w_generic
# Loading work.riscv_ring_router
# Loading work.riscv_ring_router_demux
# Loading work.riscv_ring_router_mux
# Loading work.riscv_pu
# Loading work.riscv_core
# Loading work.riscv_if
# Loading work.riscv_id
# Loading work.riscv_execution
# Loading work.riscv_alu
# Loading work.riscv_lsu
# Loading work.riscv_bu
# Loading work.riscv_memory
# Loading work.riscv_wb
# Loading work.riscv_state
# Loading work.riscv_rf
# Loading work.riscv_du
# Loading work.riscv_imem_ctrl
# Loading work.riscv_membuf
# Loading work.riscv_ram_queue
# Loading work.riscv_memmisaligned
# Loading work.riscv_mmu
# Loading work.riscv_pmachk
# Loading work.riscv_pmpchk
# Loading work.riscv_dext
# Loading work.riscv_mux
# Loading work.riscv_dmem_ctrl
# Loading work.riscv_biu
# Loading work.riscv_osd_ctm_template
# Loading work.riscv_osd_ctm
# Loading work.riscv_osd_regaccess_layer
# Loading work.riscv_osd_regaccess_demux
# Loading work.riscv_osd_tracesample
# Loading work.riscv_osd_fifo
# Loading work.riscv_osd_event_packetization_fixedwidth
# Loading work.riscv_osd_event_packetization
# Loading work.riscv_osd_stm_template
# Loading work.riscv_osd_stm
# Loading work.riscv_noc_router_lookup
# Loading work.riscv_noc_router_lookup_slice
# Loading work.riscv_noc_inputs_mux
# Loading work.riscv_noc_vchannel_mux
# Loading work.riscv_mul
# Loading work.riscv_div
# Loading work.riscv_bp
# ** Warning: Design size of 11696 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# do run.do
# End time: 04:26:22 on Sep 23,2019, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
