# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EX_1_ROT_ENC.ip_user_files/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0_S00_AXI.vhd" \
"../../../../EX_1_ROT_ENC.ip_user_files/bd/design_1/ipshared/b700/hdl/IP_Rotary.vhd" \
"../../../../EX_1_ROT_ENC.ip_user_files/bd/design_1/ipshared/b700/hdl/IP_ROT_ENC_v1_0.vhd" \
"../../../../EX_1_ROT_ENC.ip_user_files/bd/design_1/ip/design_1_IP_ROT_ENC_0_0_1/sim/design_1_IP_ROT_ENC_0_0.vhd" \
"../../../../EX_1_ROT_ENC.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../../EX_1_ROT_ENC.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../EX_1_ROT_ENC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
