

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Fri Apr  7 22:11:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        gemm
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2148007965|  2148007965|  21.480 sec|  21.480 sec|  2148007966|  2148007966|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |                                                                             |                                                                  |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |                                   Instance                                  |                              Module                              |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_gemm_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_150                     |gemm_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2                     |      524296|      524296|    5.243 ms|    5.243 ms|      524296|      524296|       no|
        |grp_gemm_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4_VITIS_LOOP_154_5_fu_220  |gemm_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4_VITIS_LOOP_154_5  |  2147483666|  2147483666|  21.475 sec|  21.475 sec|  2147483666|  2147483666|       no|
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  166|   22997|  26909|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   4057|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  166|   23067|  30966|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   75|      21|     58|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-------+-------+-----+
    |ctrl_s_axi_U                                                                 |ctrl_s_axi                                                        |        0|   0|    112|    168|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U102                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U103                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U104                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U105                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U106                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U107                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U108                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U109                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U110                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U111                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U112                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U113                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U114                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U115                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U116                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U117                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U118                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U119                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U120                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U121                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U122                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U123                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U124                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U125                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U126                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U127                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U128                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U129                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U130                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U131                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U132                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U133                                           |fmul_32ns_32ns_32_4_max_dsp_1                                     |        0|   3|    143|    321|    0|
    |grp_gemm_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4_VITIS_LOOP_154_5_fu_220  |gemm_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4_VITIS_LOOP_154_5  |        0|  70|  13529|  14976|    0|
    |grp_gemm_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_150                     |gemm_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2                     |        0|   0|   4780|   1493|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                        |                                                                  |        0| 166|  22997|  26909|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  25|          5|    1|          5|
    |grp_fu_335_ce   |  14|          3|    1|          3|
    |grp_fu_335_p0   |  14|          3|   32|         96|
    |grp_fu_335_p1   |  14|          3|   32|         96|
    |grp_fu_339_ce   |  14|          3|    1|          3|
    |grp_fu_339_p0   |  14|          3|   32|         96|
    |grp_fu_339_p1   |  14|          3|   32|         96|
    |grp_fu_343_ce   |  14|          3|    1|          3|
    |grp_fu_343_p0   |  14|          3|   32|         96|
    |grp_fu_343_p1   |  14|          3|   32|         96|
    |grp_fu_347_ce   |  14|          3|    1|          3|
    |grp_fu_347_p0   |  14|          3|   32|         96|
    |grp_fu_347_p1   |  14|          3|   32|         96|
    |grp_fu_351_ce   |  14|          3|    1|          3|
    |grp_fu_351_p0   |  14|          3|   32|         96|
    |grp_fu_351_p1   |  14|          3|   32|         96|
    |grp_fu_355_ce   |  14|          3|    1|          3|
    |grp_fu_355_p0   |  14|          3|   32|         96|
    |grp_fu_355_p1   |  14|          3|   32|         96|
    |grp_fu_359_ce   |  14|          3|    1|          3|
    |grp_fu_359_p0   |  14|          3|   32|         96|
    |grp_fu_359_p1   |  14|          3|   32|         96|
    |grp_fu_363_ce   |  14|          3|    1|          3|
    |grp_fu_363_p0   |  14|          3|   32|         96|
    |grp_fu_363_p1   |  14|          3|   32|         96|
    |grp_fu_367_ce   |  14|          3|    1|          3|
    |grp_fu_367_p0   |  14|          3|   32|         96|
    |grp_fu_367_p1   |  14|          3|   32|         96|
    |grp_fu_371_ce   |  14|          3|    1|          3|
    |grp_fu_371_p0   |  14|          3|   32|         96|
    |grp_fu_371_p1   |  14|          3|   32|         96|
    |grp_fu_375_ce   |  14|          3|    1|          3|
    |grp_fu_375_p0   |  14|          3|   32|         96|
    |grp_fu_375_p1   |  14|          3|   32|         96|
    |grp_fu_379_ce   |  14|          3|    1|          3|
    |grp_fu_379_p0   |  14|          3|   32|         96|
    |grp_fu_379_p1   |  14|          3|   32|         96|
    |grp_fu_383_ce   |  14|          3|    1|          3|
    |grp_fu_383_p0   |  14|          3|   32|         96|
    |grp_fu_383_p1   |  14|          3|   32|         96|
    |grp_fu_387_ce   |  14|          3|    1|          3|
    |grp_fu_387_p0   |  14|          3|   32|         96|
    |grp_fu_387_p1   |  14|          3|   32|         96|
    |grp_fu_391_ce   |  14|          3|    1|          3|
    |grp_fu_391_p0   |  14|          3|   32|         96|
    |grp_fu_391_p1   |  14|          3|   32|         96|
    |grp_fu_395_ce   |  14|          3|    1|          3|
    |grp_fu_395_p0   |  14|          3|   32|         96|
    |grp_fu_395_p1   |  14|          3|   32|         96|
    |grp_fu_399_ce   |  14|          3|    1|          3|
    |grp_fu_399_p0   |  14|          3|   32|         96|
    |grp_fu_399_p1   |  14|          3|   32|         96|
    |grp_fu_403_ce   |  14|          3|    1|          3|
    |grp_fu_403_p0   |  14|          3|   32|         96|
    |grp_fu_403_p1   |  14|          3|   32|         96|
    |grp_fu_407_ce   |  14|          3|    1|          3|
    |grp_fu_407_p0   |  14|          3|   32|         96|
    |grp_fu_407_p1   |  14|          3|   32|         96|
    |grp_fu_411_ce   |  14|          3|    1|          3|
    |grp_fu_411_p0   |  14|          3|   32|         96|
    |grp_fu_411_p1   |  14|          3|   32|         96|
    |grp_fu_415_ce   |  14|          3|    1|          3|
    |grp_fu_415_p0   |  14|          3|   32|         96|
    |grp_fu_415_p1   |  14|          3|   32|         96|
    |grp_fu_419_ce   |  14|          3|    1|          3|
    |grp_fu_419_p0   |  14|          3|   32|         96|
    |grp_fu_419_p1   |  14|          3|   32|         96|
    |grp_fu_423_ce   |  14|          3|    1|          3|
    |grp_fu_423_p0   |  14|          3|   32|         96|
    |grp_fu_423_p1   |  14|          3|   32|         96|
    |grp_fu_427_ce   |  14|          3|    1|          3|
    |grp_fu_427_p0   |  14|          3|   32|         96|
    |grp_fu_427_p1   |  14|          3|   32|         96|
    |grp_fu_431_ce   |  14|          3|    1|          3|
    |grp_fu_431_p0   |  14|          3|   32|         96|
    |grp_fu_431_p1   |  14|          3|   32|         96|
    |grp_fu_435_ce   |  14|          3|    1|          3|
    |grp_fu_435_p0   |  14|          3|   32|         96|
    |grp_fu_435_p1   |  14|          3|   32|         96|
    |grp_fu_439_ce   |  14|          3|    1|          3|
    |grp_fu_439_p0   |  14|          3|   32|         96|
    |grp_fu_439_p1   |  14|          3|   32|         96|
    |grp_fu_443_ce   |  14|          3|    1|          3|
    |grp_fu_443_p0   |  14|          3|   32|         96|
    |grp_fu_443_p1   |  14|          3|   32|         96|
    |grp_fu_447_ce   |  14|          3|    1|          3|
    |grp_fu_447_p0   |  14|          3|   32|         96|
    |grp_fu_447_p1   |  14|          3|   32|         96|
    |grp_fu_451_ce   |  14|          3|    1|          3|
    |grp_fu_451_p0   |  14|          3|   32|         96|
    |grp_fu_451_p1   |  14|          3|   32|         96|
    |grp_fu_455_ce   |  14|          3|    1|          3|
    |grp_fu_455_p0   |  14|          3|   32|         96|
    |grp_fu_455_p1   |  14|          3|   32|         96|
    |grp_fu_459_ce   |  14|          3|    1|          3|
    |grp_fu_459_p0   |  14|          3|   32|         96|
    |grp_fu_459_p1   |  14|          3|   32|         96|
    |v4_0_0_Addr_A   |  14|          3|   32|         96|
    |v4_0_0_Addr_B   |  14|          3|   32|         96|
    |v4_0_0_Din_A    |  14|          3|   32|         96|
    |v4_0_0_EN_A     |  14|          3|    1|          3|
    |v4_0_0_EN_B     |  14|          3|    1|          3|
    |v4_0_0_WEN_A    |  14|          3|    4|         12|
    |v4_0_10_Addr_A  |  14|          3|   32|         96|
    |v4_0_10_Addr_B  |  14|          3|   32|         96|
    |v4_0_10_Din_A   |  14|          3|   32|         96|
    |v4_0_10_EN_A    |  14|          3|    1|          3|
    |v4_0_10_EN_B    |  14|          3|    1|          3|
    |v4_0_10_WEN_A   |  14|          3|    4|         12|
    |v4_0_11_Addr_A  |  14|          3|   32|         96|
    |v4_0_11_Addr_B  |  14|          3|   32|         96|
    |v4_0_11_Din_A   |  14|          3|   32|         96|
    |v4_0_11_EN_A    |  14|          3|    1|          3|
    |v4_0_11_EN_B    |  14|          3|    1|          3|
    |v4_0_11_WEN_A   |  14|          3|    4|         12|
    |v4_0_12_Addr_A  |  14|          3|   32|         96|
    |v4_0_12_Addr_B  |  14|          3|   32|         96|
    |v4_0_12_Din_A   |  14|          3|   32|         96|
    |v4_0_12_EN_A    |  14|          3|    1|          3|
    |v4_0_12_EN_B    |  14|          3|    1|          3|
    |v4_0_12_WEN_A   |  14|          3|    4|         12|
    |v4_0_13_Addr_A  |  14|          3|   32|         96|
    |v4_0_13_Addr_B  |  14|          3|   32|         96|
    |v4_0_13_Din_A   |  14|          3|   32|         96|
    |v4_0_13_EN_A    |  14|          3|    1|          3|
    |v4_0_13_EN_B    |  14|          3|    1|          3|
    |v4_0_13_WEN_A   |  14|          3|    4|         12|
    |v4_0_14_Addr_A  |  14|          3|   32|         96|
    |v4_0_14_Addr_B  |  14|          3|   32|         96|
    |v4_0_14_Din_A   |  14|          3|   32|         96|
    |v4_0_14_EN_A    |  14|          3|    1|          3|
    |v4_0_14_EN_B    |  14|          3|    1|          3|
    |v4_0_14_WEN_A   |  14|          3|    4|         12|
    |v4_0_15_Addr_A  |  14|          3|   32|         96|
    |v4_0_15_Addr_B  |  14|          3|   32|         96|
    |v4_0_15_Din_A   |  14|          3|   32|         96|
    |v4_0_15_EN_A    |  14|          3|    1|          3|
    |v4_0_15_EN_B    |  14|          3|    1|          3|
    |v4_0_15_WEN_A   |  14|          3|    4|         12|
    |v4_0_1_Addr_A   |  14|          3|   32|         96|
    |v4_0_1_Addr_B   |  14|          3|   32|         96|
    |v4_0_1_Din_A    |  14|          3|   32|         96|
    |v4_0_1_EN_A     |  14|          3|    1|          3|
    |v4_0_1_EN_B     |  14|          3|    1|          3|
    |v4_0_1_WEN_A    |  14|          3|    4|         12|
    |v4_0_2_Addr_A   |  14|          3|   32|         96|
    |v4_0_2_Addr_B   |  14|          3|   32|         96|
    |v4_0_2_Din_A    |  14|          3|   32|         96|
    |v4_0_2_EN_A     |  14|          3|    1|          3|
    |v4_0_2_EN_B     |  14|          3|    1|          3|
    |v4_0_2_WEN_A    |  14|          3|    4|         12|
    |v4_0_3_Addr_A   |  14|          3|   32|         96|
    |v4_0_3_Addr_B   |  14|          3|   32|         96|
    |v4_0_3_Din_A    |  14|          3|   32|         96|
    |v4_0_3_EN_A     |  14|          3|    1|          3|
    |v4_0_3_EN_B     |  14|          3|    1|          3|
    |v4_0_3_WEN_A    |  14|          3|    4|         12|
    |v4_0_4_Addr_A   |  14|          3|   32|         96|
    |v4_0_4_Addr_B   |  14|          3|   32|         96|
    |v4_0_4_Din_A    |  14|          3|   32|         96|
    |v4_0_4_EN_A     |  14|          3|    1|          3|
    |v4_0_4_EN_B     |  14|          3|    1|          3|
    |v4_0_4_WEN_A    |  14|          3|    4|         12|
    |v4_0_5_Addr_A   |  14|          3|   32|         96|
    |v4_0_5_Addr_B   |  14|          3|   32|         96|
    |v4_0_5_Din_A    |  14|          3|   32|         96|
    |v4_0_5_EN_A     |  14|          3|    1|          3|
    |v4_0_5_EN_B     |  14|          3|    1|          3|
    |v4_0_5_WEN_A    |  14|          3|    4|         12|
    |v4_0_6_Addr_A   |  14|          3|   32|         96|
    |v4_0_6_Addr_B   |  14|          3|   32|         96|
    |v4_0_6_Din_A    |  14|          3|   32|         96|
    |v4_0_6_EN_A     |  14|          3|    1|          3|
    |v4_0_6_EN_B     |  14|          3|    1|          3|
    |v4_0_6_WEN_A    |  14|          3|    4|         12|
    |v4_0_7_Addr_A   |  14|          3|   32|         96|
    |v4_0_7_Addr_B   |  14|          3|   32|         96|
    |v4_0_7_Din_A    |  14|          3|   32|         96|
    |v4_0_7_EN_A     |  14|          3|    1|          3|
    |v4_0_7_EN_B     |  14|          3|    1|          3|
    |v4_0_7_WEN_A    |  14|          3|    4|         12|
    |v4_0_8_Addr_A   |  14|          3|   32|         96|
    |v4_0_8_Addr_B   |  14|          3|   32|         96|
    |v4_0_8_Din_A    |  14|          3|   32|         96|
    |v4_0_8_EN_A     |  14|          3|    1|          3|
    |v4_0_8_EN_B     |  14|          3|    1|          3|
    |v4_0_8_WEN_A    |  14|          3|    4|         12|
    |v4_0_9_Addr_A   |  14|          3|   32|         96|
    |v4_0_9_Addr_B   |  14|          3|   32|         96|
    |v4_0_9_Din_A    |  14|          3|   32|         96|
    |v4_0_9_EN_A     |  14|          3|    1|          3|
    |v4_0_9_EN_B     |  14|          3|    1|          3|
    |v4_0_9_WEN_A    |  14|          3|    4|         12|
    |v4_1_0_Addr_A   |  14|          3|   32|         96|
    |v4_1_0_Addr_B   |  14|          3|   32|         96|
    |v4_1_0_Din_A    |  14|          3|   32|         96|
    |v4_1_0_EN_A     |  14|          3|    1|          3|
    |v4_1_0_EN_B     |  14|          3|    1|          3|
    |v4_1_0_WEN_A    |  14|          3|    4|         12|
    |v4_1_10_Addr_A  |  14|          3|   32|         96|
    |v4_1_10_Addr_B  |  14|          3|   32|         96|
    |v4_1_10_Din_A   |  14|          3|   32|         96|
    |v4_1_10_EN_A    |  14|          3|    1|          3|
    |v4_1_10_EN_B    |  14|          3|    1|          3|
    |v4_1_10_WEN_A   |  14|          3|    4|         12|
    |v4_1_11_Addr_A  |  14|          3|   32|         96|
    |v4_1_11_Addr_B  |  14|          3|   32|         96|
    |v4_1_11_Din_A   |  14|          3|   32|         96|
    |v4_1_11_EN_A    |  14|          3|    1|          3|
    |v4_1_11_EN_B    |  14|          3|    1|          3|
    |v4_1_11_WEN_A   |  14|          3|    4|         12|
    |v4_1_12_Addr_A  |  14|          3|   32|         96|
    |v4_1_12_Addr_B  |  14|          3|   32|         96|
    |v4_1_12_Din_A   |  14|          3|   32|         96|
    |v4_1_12_EN_A    |  14|          3|    1|          3|
    |v4_1_12_EN_B    |  14|          3|    1|          3|
    |v4_1_12_WEN_A   |  14|          3|    4|         12|
    |v4_1_13_Addr_A  |  14|          3|   32|         96|
    |v4_1_13_Addr_B  |  14|          3|   32|         96|
    |v4_1_13_Din_A   |  14|          3|   32|         96|
    |v4_1_13_EN_A    |  14|          3|    1|          3|
    |v4_1_13_EN_B    |  14|          3|    1|          3|
    |v4_1_13_WEN_A   |  14|          3|    4|         12|
    |v4_1_14_Addr_A  |  14|          3|   32|         96|
    |v4_1_14_Addr_B  |  14|          3|   32|         96|
    |v4_1_14_Din_A   |  14|          3|   32|         96|
    |v4_1_14_EN_A    |  14|          3|    1|          3|
    |v4_1_14_EN_B    |  14|          3|    1|          3|
    |v4_1_14_WEN_A   |  14|          3|    4|         12|
    |v4_1_15_Addr_A  |  14|          3|   32|         96|
    |v4_1_15_Addr_B  |  14|          3|   32|         96|
    |v4_1_15_Din_A   |  14|          3|   32|         96|
    |v4_1_15_EN_A    |  14|          3|    1|          3|
    |v4_1_15_EN_B    |  14|          3|    1|          3|
    |v4_1_15_WEN_A   |  14|          3|    4|         12|
    |v4_1_1_Addr_A   |  14|          3|   32|         96|
    |v4_1_1_Addr_B   |  14|          3|   32|         96|
    |v4_1_1_Din_A    |  14|          3|   32|         96|
    |v4_1_1_EN_A     |  14|          3|    1|          3|
    |v4_1_1_EN_B     |  14|          3|    1|          3|
    |v4_1_1_WEN_A    |  14|          3|    4|         12|
    |v4_1_2_Addr_A   |  14|          3|   32|         96|
    |v4_1_2_Addr_B   |  14|          3|   32|         96|
    |v4_1_2_Din_A    |  14|          3|   32|         96|
    |v4_1_2_EN_A     |  14|          3|    1|          3|
    |v4_1_2_EN_B     |  14|          3|    1|          3|
    |v4_1_2_WEN_A    |  14|          3|    4|         12|
    |v4_1_3_Addr_A   |  14|          3|   32|         96|
    |v4_1_3_Addr_B   |  14|          3|   32|         96|
    |v4_1_3_Din_A    |  14|          3|   32|         96|
    |v4_1_3_EN_A     |  14|          3|    1|          3|
    |v4_1_3_EN_B     |  14|          3|    1|          3|
    |v4_1_3_WEN_A    |  14|          3|    4|         12|
    |v4_1_4_Addr_A   |  14|          3|   32|         96|
    |v4_1_4_Addr_B   |  14|          3|   32|         96|
    |v4_1_4_Din_A    |  14|          3|   32|         96|
    |v4_1_4_EN_A     |  14|          3|    1|          3|
    |v4_1_4_EN_B     |  14|          3|    1|          3|
    |v4_1_4_WEN_A    |  14|          3|    4|         12|
    |v4_1_5_Addr_A   |  14|          3|   32|         96|
    |v4_1_5_Addr_B   |  14|          3|   32|         96|
    |v4_1_5_Din_A    |  14|          3|   32|         96|
    |v4_1_5_EN_A     |  14|          3|    1|          3|
    |v4_1_5_EN_B     |  14|          3|    1|          3|
    |v4_1_5_WEN_A    |  14|          3|    4|         12|
    |v4_1_6_Addr_A   |  14|          3|   32|         96|
    |v4_1_6_Addr_B   |  14|          3|   32|         96|
    |v4_1_6_Din_A    |  14|          3|   32|         96|
    |v4_1_6_EN_A     |  14|          3|    1|          3|
    |v4_1_6_EN_B     |  14|          3|    1|          3|
    |v4_1_6_WEN_A    |  14|          3|    4|         12|
    |v4_1_7_Addr_A   |  14|          3|   32|         96|
    |v4_1_7_Addr_B   |  14|          3|   32|         96|
    |v4_1_7_Din_A    |  14|          3|   32|         96|
    |v4_1_7_EN_A     |  14|          3|    1|          3|
    |v4_1_7_EN_B     |  14|          3|    1|          3|
    |v4_1_7_WEN_A    |  14|          3|    4|         12|
    |v4_1_8_Addr_A   |  14|          3|   32|         96|
    |v4_1_8_Addr_B   |  14|          3|   32|         96|
    |v4_1_8_Din_A    |  14|          3|   32|         96|
    |v4_1_8_EN_A     |  14|          3|    1|          3|
    |v4_1_8_EN_B     |  14|          3|    1|          3|
    |v4_1_8_WEN_A    |  14|          3|    4|         12|
    |v4_1_9_Addr_A   |  14|          3|   32|         96|
    |v4_1_9_Addr_B   |  14|          3|   32|         96|
    |v4_1_9_Din_A    |  14|          3|   32|         96|
    |v4_1_9_EN_A     |  14|          3|    1|          3|
    |v4_1_9_EN_B     |  14|          3|    1|          3|
    |v4_1_9_WEN_A    |  14|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |4057|        869| 5345|      16037|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |   4|   0|    4|          0|
    |grp_gemm_Pipeline_VITIS_LOOP_152_3_VITIS_LOOP_153_4_VITIS_LOOP_154_5_fu_220_ap_start_reg  |   1|   0|    1|          0|
    |grp_gemm_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_150_ap_start_reg                     |   1|   0|    1|          0|
    |v0_read_reg_330                                                                           |  32|   0|   32|          0|
    |v1_read_reg_325                                                                           |  32|   0|   32|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     |  70|   0|   70|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|v2_0_Addr_A         |  out|   32|        bram|          v2_0|         array|
|v2_0_EN_A           |  out|    1|        bram|          v2_0|         array|
|v2_0_WEN_A          |  out|    4|        bram|          v2_0|         array|
|v2_0_Din_A          |  out|   32|        bram|          v2_0|         array|
|v2_0_Dout_A         |   in|   32|        bram|          v2_0|         array|
|v2_0_Clk_A          |  out|    1|        bram|          v2_0|         array|
|v2_0_Rst_A          |  out|    1|        bram|          v2_0|         array|
|v2_1_Addr_A         |  out|   32|        bram|          v2_1|         array|
|v2_1_EN_A           |  out|    1|        bram|          v2_1|         array|
|v2_1_WEN_A          |  out|    4|        bram|          v2_1|         array|
|v2_1_Din_A          |  out|   32|        bram|          v2_1|         array|
|v2_1_Dout_A         |   in|   32|        bram|          v2_1|         array|
|v2_1_Clk_A          |  out|    1|        bram|          v2_1|         array|
|v2_1_Rst_A          |  out|    1|        bram|          v2_1|         array|
|v3_0_Addr_A         |  out|   32|        bram|          v3_0|         array|
|v3_0_EN_A           |  out|    1|        bram|          v3_0|         array|
|v3_0_WEN_A          |  out|    4|        bram|          v3_0|         array|
|v3_0_Din_A          |  out|   32|        bram|          v3_0|         array|
|v3_0_Dout_A         |   in|   32|        bram|          v3_0|         array|
|v3_0_Clk_A          |  out|    1|        bram|          v3_0|         array|
|v3_0_Rst_A          |  out|    1|        bram|          v3_0|         array|
|v3_1_Addr_A         |  out|   32|        bram|          v3_1|         array|
|v3_1_EN_A           |  out|    1|        bram|          v3_1|         array|
|v3_1_WEN_A          |  out|    4|        bram|          v3_1|         array|
|v3_1_Din_A          |  out|   32|        bram|          v3_1|         array|
|v3_1_Dout_A         |   in|   32|        bram|          v3_1|         array|
|v3_1_Clk_A          |  out|    1|        bram|          v3_1|         array|
|v3_1_Rst_A          |  out|    1|        bram|          v3_1|         array|
|v3_2_Addr_A         |  out|   32|        bram|          v3_2|         array|
|v3_2_EN_A           |  out|    1|        bram|          v3_2|         array|
|v3_2_WEN_A          |  out|    4|        bram|          v3_2|         array|
|v3_2_Din_A          |  out|   32|        bram|          v3_2|         array|
|v3_2_Dout_A         |   in|   32|        bram|          v3_2|         array|
|v3_2_Clk_A          |  out|    1|        bram|          v3_2|         array|
|v3_2_Rst_A          |  out|    1|        bram|          v3_2|         array|
|v3_3_Addr_A         |  out|   32|        bram|          v3_3|         array|
|v3_3_EN_A           |  out|    1|        bram|          v3_3|         array|
|v3_3_WEN_A          |  out|    4|        bram|          v3_3|         array|
|v3_3_Din_A          |  out|   32|        bram|          v3_3|         array|
|v3_3_Dout_A         |   in|   32|        bram|          v3_3|         array|
|v3_3_Clk_A          |  out|    1|        bram|          v3_3|         array|
|v3_3_Rst_A          |  out|    1|        bram|          v3_3|         array|
|v3_4_Addr_A         |  out|   32|        bram|          v3_4|         array|
|v3_4_EN_A           |  out|    1|        bram|          v3_4|         array|
|v3_4_WEN_A          |  out|    4|        bram|          v3_4|         array|
|v3_4_Din_A          |  out|   32|        bram|          v3_4|         array|
|v3_4_Dout_A         |   in|   32|        bram|          v3_4|         array|
|v3_4_Clk_A          |  out|    1|        bram|          v3_4|         array|
|v3_4_Rst_A          |  out|    1|        bram|          v3_4|         array|
|v3_5_Addr_A         |  out|   32|        bram|          v3_5|         array|
|v3_5_EN_A           |  out|    1|        bram|          v3_5|         array|
|v3_5_WEN_A          |  out|    4|        bram|          v3_5|         array|
|v3_5_Din_A          |  out|   32|        bram|          v3_5|         array|
|v3_5_Dout_A         |   in|   32|        bram|          v3_5|         array|
|v3_5_Clk_A          |  out|    1|        bram|          v3_5|         array|
|v3_5_Rst_A          |  out|    1|        bram|          v3_5|         array|
|v3_6_Addr_A         |  out|   32|        bram|          v3_6|         array|
|v3_6_EN_A           |  out|    1|        bram|          v3_6|         array|
|v3_6_WEN_A          |  out|    4|        bram|          v3_6|         array|
|v3_6_Din_A          |  out|   32|        bram|          v3_6|         array|
|v3_6_Dout_A         |   in|   32|        bram|          v3_6|         array|
|v3_6_Clk_A          |  out|    1|        bram|          v3_6|         array|
|v3_6_Rst_A          |  out|    1|        bram|          v3_6|         array|
|v3_7_Addr_A         |  out|   32|        bram|          v3_7|         array|
|v3_7_EN_A           |  out|    1|        bram|          v3_7|         array|
|v3_7_WEN_A          |  out|    4|        bram|          v3_7|         array|
|v3_7_Din_A          |  out|   32|        bram|          v3_7|         array|
|v3_7_Dout_A         |   in|   32|        bram|          v3_7|         array|
|v3_7_Clk_A          |  out|    1|        bram|          v3_7|         array|
|v3_7_Rst_A          |  out|    1|        bram|          v3_7|         array|
|v3_8_Addr_A         |  out|   32|        bram|          v3_8|         array|
|v3_8_EN_A           |  out|    1|        bram|          v3_8|         array|
|v3_8_WEN_A          |  out|    4|        bram|          v3_8|         array|
|v3_8_Din_A          |  out|   32|        bram|          v3_8|         array|
|v3_8_Dout_A         |   in|   32|        bram|          v3_8|         array|
|v3_8_Clk_A          |  out|    1|        bram|          v3_8|         array|
|v3_8_Rst_A          |  out|    1|        bram|          v3_8|         array|
|v3_9_Addr_A         |  out|   32|        bram|          v3_9|         array|
|v3_9_EN_A           |  out|    1|        bram|          v3_9|         array|
|v3_9_WEN_A          |  out|    4|        bram|          v3_9|         array|
|v3_9_Din_A          |  out|   32|        bram|          v3_9|         array|
|v3_9_Dout_A         |   in|   32|        bram|          v3_9|         array|
|v3_9_Clk_A          |  out|    1|        bram|          v3_9|         array|
|v3_9_Rst_A          |  out|    1|        bram|          v3_9|         array|
|v3_10_Addr_A        |  out|   32|        bram|         v3_10|         array|
|v3_10_EN_A          |  out|    1|        bram|         v3_10|         array|
|v3_10_WEN_A         |  out|    4|        bram|         v3_10|         array|
|v3_10_Din_A         |  out|   32|        bram|         v3_10|         array|
|v3_10_Dout_A        |   in|   32|        bram|         v3_10|         array|
|v3_10_Clk_A         |  out|    1|        bram|         v3_10|         array|
|v3_10_Rst_A         |  out|    1|        bram|         v3_10|         array|
|v3_11_Addr_A        |  out|   32|        bram|         v3_11|         array|
|v3_11_EN_A          |  out|    1|        bram|         v3_11|         array|
|v3_11_WEN_A         |  out|    4|        bram|         v3_11|         array|
|v3_11_Din_A         |  out|   32|        bram|         v3_11|         array|
|v3_11_Dout_A        |   in|   32|        bram|         v3_11|         array|
|v3_11_Clk_A         |  out|    1|        bram|         v3_11|         array|
|v3_11_Rst_A         |  out|    1|        bram|         v3_11|         array|
|v3_12_Addr_A        |  out|   32|        bram|         v3_12|         array|
|v3_12_EN_A          |  out|    1|        bram|         v3_12|         array|
|v3_12_WEN_A         |  out|    4|        bram|         v3_12|         array|
|v3_12_Din_A         |  out|   32|        bram|         v3_12|         array|
|v3_12_Dout_A        |   in|   32|        bram|         v3_12|         array|
|v3_12_Clk_A         |  out|    1|        bram|         v3_12|         array|
|v3_12_Rst_A         |  out|    1|        bram|         v3_12|         array|
|v3_13_Addr_A        |  out|   32|        bram|         v3_13|         array|
|v3_13_EN_A          |  out|    1|        bram|         v3_13|         array|
|v3_13_WEN_A         |  out|    4|        bram|         v3_13|         array|
|v3_13_Din_A         |  out|   32|        bram|         v3_13|         array|
|v3_13_Dout_A        |   in|   32|        bram|         v3_13|         array|
|v3_13_Clk_A         |  out|    1|        bram|         v3_13|         array|
|v3_13_Rst_A         |  out|    1|        bram|         v3_13|         array|
|v3_14_Addr_A        |  out|   32|        bram|         v3_14|         array|
|v3_14_EN_A          |  out|    1|        bram|         v3_14|         array|
|v3_14_WEN_A         |  out|    4|        bram|         v3_14|         array|
|v3_14_Din_A         |  out|   32|        bram|         v3_14|         array|
|v3_14_Dout_A        |   in|   32|        bram|         v3_14|         array|
|v3_14_Clk_A         |  out|    1|        bram|         v3_14|         array|
|v3_14_Rst_A         |  out|    1|        bram|         v3_14|         array|
|v3_15_Addr_A        |  out|   32|        bram|         v3_15|         array|
|v3_15_EN_A          |  out|    1|        bram|         v3_15|         array|
|v3_15_WEN_A         |  out|    4|        bram|         v3_15|         array|
|v3_15_Din_A         |  out|   32|        bram|         v3_15|         array|
|v3_15_Dout_A        |   in|   32|        bram|         v3_15|         array|
|v3_15_Clk_A         |  out|    1|        bram|         v3_15|         array|
|v3_15_Rst_A         |  out|    1|        bram|         v3_15|         array|
|v4_0_0_Addr_A       |  out|   32|        bram|        v4_0_0|         array|
|v4_0_0_EN_A         |  out|    1|        bram|        v4_0_0|         array|
|v4_0_0_WEN_A        |  out|    4|        bram|        v4_0_0|         array|
|v4_0_0_Din_A        |  out|   32|        bram|        v4_0_0|         array|
|v4_0_0_Dout_A       |   in|   32|        bram|        v4_0_0|         array|
|v4_0_0_Clk_A        |  out|    1|        bram|        v4_0_0|         array|
|v4_0_0_Rst_A        |  out|    1|        bram|        v4_0_0|         array|
|v4_0_0_Addr_B       |  out|   32|        bram|        v4_0_0|         array|
|v4_0_0_EN_B         |  out|    1|        bram|        v4_0_0|         array|
|v4_0_0_WEN_B        |  out|    4|        bram|        v4_0_0|         array|
|v4_0_0_Din_B        |  out|   32|        bram|        v4_0_0|         array|
|v4_0_0_Dout_B       |   in|   32|        bram|        v4_0_0|         array|
|v4_0_0_Clk_B        |  out|    1|        bram|        v4_0_0|         array|
|v4_0_0_Rst_B        |  out|    1|        bram|        v4_0_0|         array|
|v4_0_1_Addr_A       |  out|   32|        bram|        v4_0_1|         array|
|v4_0_1_EN_A         |  out|    1|        bram|        v4_0_1|         array|
|v4_0_1_WEN_A        |  out|    4|        bram|        v4_0_1|         array|
|v4_0_1_Din_A        |  out|   32|        bram|        v4_0_1|         array|
|v4_0_1_Dout_A       |   in|   32|        bram|        v4_0_1|         array|
|v4_0_1_Clk_A        |  out|    1|        bram|        v4_0_1|         array|
|v4_0_1_Rst_A        |  out|    1|        bram|        v4_0_1|         array|
|v4_0_1_Addr_B       |  out|   32|        bram|        v4_0_1|         array|
|v4_0_1_EN_B         |  out|    1|        bram|        v4_0_1|         array|
|v4_0_1_WEN_B        |  out|    4|        bram|        v4_0_1|         array|
|v4_0_1_Din_B        |  out|   32|        bram|        v4_0_1|         array|
|v4_0_1_Dout_B       |   in|   32|        bram|        v4_0_1|         array|
|v4_0_1_Clk_B        |  out|    1|        bram|        v4_0_1|         array|
|v4_0_1_Rst_B        |  out|    1|        bram|        v4_0_1|         array|
|v4_0_2_Addr_A       |  out|   32|        bram|        v4_0_2|         array|
|v4_0_2_EN_A         |  out|    1|        bram|        v4_0_2|         array|
|v4_0_2_WEN_A        |  out|    4|        bram|        v4_0_2|         array|
|v4_0_2_Din_A        |  out|   32|        bram|        v4_0_2|         array|
|v4_0_2_Dout_A       |   in|   32|        bram|        v4_0_2|         array|
|v4_0_2_Clk_A        |  out|    1|        bram|        v4_0_2|         array|
|v4_0_2_Rst_A        |  out|    1|        bram|        v4_0_2|         array|
|v4_0_2_Addr_B       |  out|   32|        bram|        v4_0_2|         array|
|v4_0_2_EN_B         |  out|    1|        bram|        v4_0_2|         array|
|v4_0_2_WEN_B        |  out|    4|        bram|        v4_0_2|         array|
|v4_0_2_Din_B        |  out|   32|        bram|        v4_0_2|         array|
|v4_0_2_Dout_B       |   in|   32|        bram|        v4_0_2|         array|
|v4_0_2_Clk_B        |  out|    1|        bram|        v4_0_2|         array|
|v4_0_2_Rst_B        |  out|    1|        bram|        v4_0_2|         array|
|v4_0_3_Addr_A       |  out|   32|        bram|        v4_0_3|         array|
|v4_0_3_EN_A         |  out|    1|        bram|        v4_0_3|         array|
|v4_0_3_WEN_A        |  out|    4|        bram|        v4_0_3|         array|
|v4_0_3_Din_A        |  out|   32|        bram|        v4_0_3|         array|
|v4_0_3_Dout_A       |   in|   32|        bram|        v4_0_3|         array|
|v4_0_3_Clk_A        |  out|    1|        bram|        v4_0_3|         array|
|v4_0_3_Rst_A        |  out|    1|        bram|        v4_0_3|         array|
|v4_0_3_Addr_B       |  out|   32|        bram|        v4_0_3|         array|
|v4_0_3_EN_B         |  out|    1|        bram|        v4_0_3|         array|
|v4_0_3_WEN_B        |  out|    4|        bram|        v4_0_3|         array|
|v4_0_3_Din_B        |  out|   32|        bram|        v4_0_3|         array|
|v4_0_3_Dout_B       |   in|   32|        bram|        v4_0_3|         array|
|v4_0_3_Clk_B        |  out|    1|        bram|        v4_0_3|         array|
|v4_0_3_Rst_B        |  out|    1|        bram|        v4_0_3|         array|
|v4_0_4_Addr_A       |  out|   32|        bram|        v4_0_4|         array|
|v4_0_4_EN_A         |  out|    1|        bram|        v4_0_4|         array|
|v4_0_4_WEN_A        |  out|    4|        bram|        v4_0_4|         array|
|v4_0_4_Din_A        |  out|   32|        bram|        v4_0_4|         array|
|v4_0_4_Dout_A       |   in|   32|        bram|        v4_0_4|         array|
|v4_0_4_Clk_A        |  out|    1|        bram|        v4_0_4|         array|
|v4_0_4_Rst_A        |  out|    1|        bram|        v4_0_4|         array|
|v4_0_4_Addr_B       |  out|   32|        bram|        v4_0_4|         array|
|v4_0_4_EN_B         |  out|    1|        bram|        v4_0_4|         array|
|v4_0_4_WEN_B        |  out|    4|        bram|        v4_0_4|         array|
|v4_0_4_Din_B        |  out|   32|        bram|        v4_0_4|         array|
|v4_0_4_Dout_B       |   in|   32|        bram|        v4_0_4|         array|
|v4_0_4_Clk_B        |  out|    1|        bram|        v4_0_4|         array|
|v4_0_4_Rst_B        |  out|    1|        bram|        v4_0_4|         array|
|v4_0_5_Addr_A       |  out|   32|        bram|        v4_0_5|         array|
|v4_0_5_EN_A         |  out|    1|        bram|        v4_0_5|         array|
|v4_0_5_WEN_A        |  out|    4|        bram|        v4_0_5|         array|
|v4_0_5_Din_A        |  out|   32|        bram|        v4_0_5|         array|
|v4_0_5_Dout_A       |   in|   32|        bram|        v4_0_5|         array|
|v4_0_5_Clk_A        |  out|    1|        bram|        v4_0_5|         array|
|v4_0_5_Rst_A        |  out|    1|        bram|        v4_0_5|         array|
|v4_0_5_Addr_B       |  out|   32|        bram|        v4_0_5|         array|
|v4_0_5_EN_B         |  out|    1|        bram|        v4_0_5|         array|
|v4_0_5_WEN_B        |  out|    4|        bram|        v4_0_5|         array|
|v4_0_5_Din_B        |  out|   32|        bram|        v4_0_5|         array|
|v4_0_5_Dout_B       |   in|   32|        bram|        v4_0_5|         array|
|v4_0_5_Clk_B        |  out|    1|        bram|        v4_0_5|         array|
|v4_0_5_Rst_B        |  out|    1|        bram|        v4_0_5|         array|
|v4_0_6_Addr_A       |  out|   32|        bram|        v4_0_6|         array|
|v4_0_6_EN_A         |  out|    1|        bram|        v4_0_6|         array|
|v4_0_6_WEN_A        |  out|    4|        bram|        v4_0_6|         array|
|v4_0_6_Din_A        |  out|   32|        bram|        v4_0_6|         array|
|v4_0_6_Dout_A       |   in|   32|        bram|        v4_0_6|         array|
|v4_0_6_Clk_A        |  out|    1|        bram|        v4_0_6|         array|
|v4_0_6_Rst_A        |  out|    1|        bram|        v4_0_6|         array|
|v4_0_6_Addr_B       |  out|   32|        bram|        v4_0_6|         array|
|v4_0_6_EN_B         |  out|    1|        bram|        v4_0_6|         array|
|v4_0_6_WEN_B        |  out|    4|        bram|        v4_0_6|         array|
|v4_0_6_Din_B        |  out|   32|        bram|        v4_0_6|         array|
|v4_0_6_Dout_B       |   in|   32|        bram|        v4_0_6|         array|
|v4_0_6_Clk_B        |  out|    1|        bram|        v4_0_6|         array|
|v4_0_6_Rst_B        |  out|    1|        bram|        v4_0_6|         array|
|v4_0_7_Addr_A       |  out|   32|        bram|        v4_0_7|         array|
|v4_0_7_EN_A         |  out|    1|        bram|        v4_0_7|         array|
|v4_0_7_WEN_A        |  out|    4|        bram|        v4_0_7|         array|
|v4_0_7_Din_A        |  out|   32|        bram|        v4_0_7|         array|
|v4_0_7_Dout_A       |   in|   32|        bram|        v4_0_7|         array|
|v4_0_7_Clk_A        |  out|    1|        bram|        v4_0_7|         array|
|v4_0_7_Rst_A        |  out|    1|        bram|        v4_0_7|         array|
|v4_0_7_Addr_B       |  out|   32|        bram|        v4_0_7|         array|
|v4_0_7_EN_B         |  out|    1|        bram|        v4_0_7|         array|
|v4_0_7_WEN_B        |  out|    4|        bram|        v4_0_7|         array|
|v4_0_7_Din_B        |  out|   32|        bram|        v4_0_7|         array|
|v4_0_7_Dout_B       |   in|   32|        bram|        v4_0_7|         array|
|v4_0_7_Clk_B        |  out|    1|        bram|        v4_0_7|         array|
|v4_0_7_Rst_B        |  out|    1|        bram|        v4_0_7|         array|
|v4_0_8_Addr_A       |  out|   32|        bram|        v4_0_8|         array|
|v4_0_8_EN_A         |  out|    1|        bram|        v4_0_8|         array|
|v4_0_8_WEN_A        |  out|    4|        bram|        v4_0_8|         array|
|v4_0_8_Din_A        |  out|   32|        bram|        v4_0_8|         array|
|v4_0_8_Dout_A       |   in|   32|        bram|        v4_0_8|         array|
|v4_0_8_Clk_A        |  out|    1|        bram|        v4_0_8|         array|
|v4_0_8_Rst_A        |  out|    1|        bram|        v4_0_8|         array|
|v4_0_8_Addr_B       |  out|   32|        bram|        v4_0_8|         array|
|v4_0_8_EN_B         |  out|    1|        bram|        v4_0_8|         array|
|v4_0_8_WEN_B        |  out|    4|        bram|        v4_0_8|         array|
|v4_0_8_Din_B        |  out|   32|        bram|        v4_0_8|         array|
|v4_0_8_Dout_B       |   in|   32|        bram|        v4_0_8|         array|
|v4_0_8_Clk_B        |  out|    1|        bram|        v4_0_8|         array|
|v4_0_8_Rst_B        |  out|    1|        bram|        v4_0_8|         array|
|v4_0_9_Addr_A       |  out|   32|        bram|        v4_0_9|         array|
|v4_0_9_EN_A         |  out|    1|        bram|        v4_0_9|         array|
|v4_0_9_WEN_A        |  out|    4|        bram|        v4_0_9|         array|
|v4_0_9_Din_A        |  out|   32|        bram|        v4_0_9|         array|
|v4_0_9_Dout_A       |   in|   32|        bram|        v4_0_9|         array|
|v4_0_9_Clk_A        |  out|    1|        bram|        v4_0_9|         array|
|v4_0_9_Rst_A        |  out|    1|        bram|        v4_0_9|         array|
|v4_0_9_Addr_B       |  out|   32|        bram|        v4_0_9|         array|
|v4_0_9_EN_B         |  out|    1|        bram|        v4_0_9|         array|
|v4_0_9_WEN_B        |  out|    4|        bram|        v4_0_9|         array|
|v4_0_9_Din_B        |  out|   32|        bram|        v4_0_9|         array|
|v4_0_9_Dout_B       |   in|   32|        bram|        v4_0_9|         array|
|v4_0_9_Clk_B        |  out|    1|        bram|        v4_0_9|         array|
|v4_0_9_Rst_B        |  out|    1|        bram|        v4_0_9|         array|
|v4_0_10_Addr_A      |  out|   32|        bram|       v4_0_10|         array|
|v4_0_10_EN_A        |  out|    1|        bram|       v4_0_10|         array|
|v4_0_10_WEN_A       |  out|    4|        bram|       v4_0_10|         array|
|v4_0_10_Din_A       |  out|   32|        bram|       v4_0_10|         array|
|v4_0_10_Dout_A      |   in|   32|        bram|       v4_0_10|         array|
|v4_0_10_Clk_A       |  out|    1|        bram|       v4_0_10|         array|
|v4_0_10_Rst_A       |  out|    1|        bram|       v4_0_10|         array|
|v4_0_10_Addr_B      |  out|   32|        bram|       v4_0_10|         array|
|v4_0_10_EN_B        |  out|    1|        bram|       v4_0_10|         array|
|v4_0_10_WEN_B       |  out|    4|        bram|       v4_0_10|         array|
|v4_0_10_Din_B       |  out|   32|        bram|       v4_0_10|         array|
|v4_0_10_Dout_B      |   in|   32|        bram|       v4_0_10|         array|
|v4_0_10_Clk_B       |  out|    1|        bram|       v4_0_10|         array|
|v4_0_10_Rst_B       |  out|    1|        bram|       v4_0_10|         array|
|v4_0_11_Addr_A      |  out|   32|        bram|       v4_0_11|         array|
|v4_0_11_EN_A        |  out|    1|        bram|       v4_0_11|         array|
|v4_0_11_WEN_A       |  out|    4|        bram|       v4_0_11|         array|
|v4_0_11_Din_A       |  out|   32|        bram|       v4_0_11|         array|
|v4_0_11_Dout_A      |   in|   32|        bram|       v4_0_11|         array|
|v4_0_11_Clk_A       |  out|    1|        bram|       v4_0_11|         array|
|v4_0_11_Rst_A       |  out|    1|        bram|       v4_0_11|         array|
|v4_0_11_Addr_B      |  out|   32|        bram|       v4_0_11|         array|
|v4_0_11_EN_B        |  out|    1|        bram|       v4_0_11|         array|
|v4_0_11_WEN_B       |  out|    4|        bram|       v4_0_11|         array|
|v4_0_11_Din_B       |  out|   32|        bram|       v4_0_11|         array|
|v4_0_11_Dout_B      |   in|   32|        bram|       v4_0_11|         array|
|v4_0_11_Clk_B       |  out|    1|        bram|       v4_0_11|         array|
|v4_0_11_Rst_B       |  out|    1|        bram|       v4_0_11|         array|
|v4_0_12_Addr_A      |  out|   32|        bram|       v4_0_12|         array|
|v4_0_12_EN_A        |  out|    1|        bram|       v4_0_12|         array|
|v4_0_12_WEN_A       |  out|    4|        bram|       v4_0_12|         array|
|v4_0_12_Din_A       |  out|   32|        bram|       v4_0_12|         array|
|v4_0_12_Dout_A      |   in|   32|        bram|       v4_0_12|         array|
|v4_0_12_Clk_A       |  out|    1|        bram|       v4_0_12|         array|
|v4_0_12_Rst_A       |  out|    1|        bram|       v4_0_12|         array|
|v4_0_12_Addr_B      |  out|   32|        bram|       v4_0_12|         array|
|v4_0_12_EN_B        |  out|    1|        bram|       v4_0_12|         array|
|v4_0_12_WEN_B       |  out|    4|        bram|       v4_0_12|         array|
|v4_0_12_Din_B       |  out|   32|        bram|       v4_0_12|         array|
|v4_0_12_Dout_B      |   in|   32|        bram|       v4_0_12|         array|
|v4_0_12_Clk_B       |  out|    1|        bram|       v4_0_12|         array|
|v4_0_12_Rst_B       |  out|    1|        bram|       v4_0_12|         array|
|v4_0_13_Addr_A      |  out|   32|        bram|       v4_0_13|         array|
|v4_0_13_EN_A        |  out|    1|        bram|       v4_0_13|         array|
|v4_0_13_WEN_A       |  out|    4|        bram|       v4_0_13|         array|
|v4_0_13_Din_A       |  out|   32|        bram|       v4_0_13|         array|
|v4_0_13_Dout_A      |   in|   32|        bram|       v4_0_13|         array|
|v4_0_13_Clk_A       |  out|    1|        bram|       v4_0_13|         array|
|v4_0_13_Rst_A       |  out|    1|        bram|       v4_0_13|         array|
|v4_0_13_Addr_B      |  out|   32|        bram|       v4_0_13|         array|
|v4_0_13_EN_B        |  out|    1|        bram|       v4_0_13|         array|
|v4_0_13_WEN_B       |  out|    4|        bram|       v4_0_13|         array|
|v4_0_13_Din_B       |  out|   32|        bram|       v4_0_13|         array|
|v4_0_13_Dout_B      |   in|   32|        bram|       v4_0_13|         array|
|v4_0_13_Clk_B       |  out|    1|        bram|       v4_0_13|         array|
|v4_0_13_Rst_B       |  out|    1|        bram|       v4_0_13|         array|
|v4_0_14_Addr_A      |  out|   32|        bram|       v4_0_14|         array|
|v4_0_14_EN_A        |  out|    1|        bram|       v4_0_14|         array|
|v4_0_14_WEN_A       |  out|    4|        bram|       v4_0_14|         array|
|v4_0_14_Din_A       |  out|   32|        bram|       v4_0_14|         array|
|v4_0_14_Dout_A      |   in|   32|        bram|       v4_0_14|         array|
|v4_0_14_Clk_A       |  out|    1|        bram|       v4_0_14|         array|
|v4_0_14_Rst_A       |  out|    1|        bram|       v4_0_14|         array|
|v4_0_14_Addr_B      |  out|   32|        bram|       v4_0_14|         array|
|v4_0_14_EN_B        |  out|    1|        bram|       v4_0_14|         array|
|v4_0_14_WEN_B       |  out|    4|        bram|       v4_0_14|         array|
|v4_0_14_Din_B       |  out|   32|        bram|       v4_0_14|         array|
|v4_0_14_Dout_B      |   in|   32|        bram|       v4_0_14|         array|
|v4_0_14_Clk_B       |  out|    1|        bram|       v4_0_14|         array|
|v4_0_14_Rst_B       |  out|    1|        bram|       v4_0_14|         array|
|v4_0_15_Addr_A      |  out|   32|        bram|       v4_0_15|         array|
|v4_0_15_EN_A        |  out|    1|        bram|       v4_0_15|         array|
|v4_0_15_WEN_A       |  out|    4|        bram|       v4_0_15|         array|
|v4_0_15_Din_A       |  out|   32|        bram|       v4_0_15|         array|
|v4_0_15_Dout_A      |   in|   32|        bram|       v4_0_15|         array|
|v4_0_15_Clk_A       |  out|    1|        bram|       v4_0_15|         array|
|v4_0_15_Rst_A       |  out|    1|        bram|       v4_0_15|         array|
|v4_0_15_Addr_B      |  out|   32|        bram|       v4_0_15|         array|
|v4_0_15_EN_B        |  out|    1|        bram|       v4_0_15|         array|
|v4_0_15_WEN_B       |  out|    4|        bram|       v4_0_15|         array|
|v4_0_15_Din_B       |  out|   32|        bram|       v4_0_15|         array|
|v4_0_15_Dout_B      |   in|   32|        bram|       v4_0_15|         array|
|v4_0_15_Clk_B       |  out|    1|        bram|       v4_0_15|         array|
|v4_0_15_Rst_B       |  out|    1|        bram|       v4_0_15|         array|
|v4_1_0_Addr_A       |  out|   32|        bram|        v4_1_0|         array|
|v4_1_0_EN_A         |  out|    1|        bram|        v4_1_0|         array|
|v4_1_0_WEN_A        |  out|    4|        bram|        v4_1_0|         array|
|v4_1_0_Din_A        |  out|   32|        bram|        v4_1_0|         array|
|v4_1_0_Dout_A       |   in|   32|        bram|        v4_1_0|         array|
|v4_1_0_Clk_A        |  out|    1|        bram|        v4_1_0|         array|
|v4_1_0_Rst_A        |  out|    1|        bram|        v4_1_0|         array|
|v4_1_0_Addr_B       |  out|   32|        bram|        v4_1_0|         array|
|v4_1_0_EN_B         |  out|    1|        bram|        v4_1_0|         array|
|v4_1_0_WEN_B        |  out|    4|        bram|        v4_1_0|         array|
|v4_1_0_Din_B        |  out|   32|        bram|        v4_1_0|         array|
|v4_1_0_Dout_B       |   in|   32|        bram|        v4_1_0|         array|
|v4_1_0_Clk_B        |  out|    1|        bram|        v4_1_0|         array|
|v4_1_0_Rst_B        |  out|    1|        bram|        v4_1_0|         array|
|v4_1_1_Addr_A       |  out|   32|        bram|        v4_1_1|         array|
|v4_1_1_EN_A         |  out|    1|        bram|        v4_1_1|         array|
|v4_1_1_WEN_A        |  out|    4|        bram|        v4_1_1|         array|
|v4_1_1_Din_A        |  out|   32|        bram|        v4_1_1|         array|
|v4_1_1_Dout_A       |   in|   32|        bram|        v4_1_1|         array|
|v4_1_1_Clk_A        |  out|    1|        bram|        v4_1_1|         array|
|v4_1_1_Rst_A        |  out|    1|        bram|        v4_1_1|         array|
|v4_1_1_Addr_B       |  out|   32|        bram|        v4_1_1|         array|
|v4_1_1_EN_B         |  out|    1|        bram|        v4_1_1|         array|
|v4_1_1_WEN_B        |  out|    4|        bram|        v4_1_1|         array|
|v4_1_1_Din_B        |  out|   32|        bram|        v4_1_1|         array|
|v4_1_1_Dout_B       |   in|   32|        bram|        v4_1_1|         array|
|v4_1_1_Clk_B        |  out|    1|        bram|        v4_1_1|         array|
|v4_1_1_Rst_B        |  out|    1|        bram|        v4_1_1|         array|
|v4_1_2_Addr_A       |  out|   32|        bram|        v4_1_2|         array|
|v4_1_2_EN_A         |  out|    1|        bram|        v4_1_2|         array|
|v4_1_2_WEN_A        |  out|    4|        bram|        v4_1_2|         array|
|v4_1_2_Din_A        |  out|   32|        bram|        v4_1_2|         array|
|v4_1_2_Dout_A       |   in|   32|        bram|        v4_1_2|         array|
|v4_1_2_Clk_A        |  out|    1|        bram|        v4_1_2|         array|
|v4_1_2_Rst_A        |  out|    1|        bram|        v4_1_2|         array|
|v4_1_2_Addr_B       |  out|   32|        bram|        v4_1_2|         array|
|v4_1_2_EN_B         |  out|    1|        bram|        v4_1_2|         array|
|v4_1_2_WEN_B        |  out|    4|        bram|        v4_1_2|         array|
|v4_1_2_Din_B        |  out|   32|        bram|        v4_1_2|         array|
|v4_1_2_Dout_B       |   in|   32|        bram|        v4_1_2|         array|
|v4_1_2_Clk_B        |  out|    1|        bram|        v4_1_2|         array|
|v4_1_2_Rst_B        |  out|    1|        bram|        v4_1_2|         array|
|v4_1_3_Addr_A       |  out|   32|        bram|        v4_1_3|         array|
|v4_1_3_EN_A         |  out|    1|        bram|        v4_1_3|         array|
|v4_1_3_WEN_A        |  out|    4|        bram|        v4_1_3|         array|
|v4_1_3_Din_A        |  out|   32|        bram|        v4_1_3|         array|
|v4_1_3_Dout_A       |   in|   32|        bram|        v4_1_3|         array|
|v4_1_3_Clk_A        |  out|    1|        bram|        v4_1_3|         array|
|v4_1_3_Rst_A        |  out|    1|        bram|        v4_1_3|         array|
|v4_1_3_Addr_B       |  out|   32|        bram|        v4_1_3|         array|
|v4_1_3_EN_B         |  out|    1|        bram|        v4_1_3|         array|
|v4_1_3_WEN_B        |  out|    4|        bram|        v4_1_3|         array|
|v4_1_3_Din_B        |  out|   32|        bram|        v4_1_3|         array|
|v4_1_3_Dout_B       |   in|   32|        bram|        v4_1_3|         array|
|v4_1_3_Clk_B        |  out|    1|        bram|        v4_1_3|         array|
|v4_1_3_Rst_B        |  out|    1|        bram|        v4_1_3|         array|
|v4_1_4_Addr_A       |  out|   32|        bram|        v4_1_4|         array|
|v4_1_4_EN_A         |  out|    1|        bram|        v4_1_4|         array|
|v4_1_4_WEN_A        |  out|    4|        bram|        v4_1_4|         array|
|v4_1_4_Din_A        |  out|   32|        bram|        v4_1_4|         array|
|v4_1_4_Dout_A       |   in|   32|        bram|        v4_1_4|         array|
|v4_1_4_Clk_A        |  out|    1|        bram|        v4_1_4|         array|
|v4_1_4_Rst_A        |  out|    1|        bram|        v4_1_4|         array|
|v4_1_4_Addr_B       |  out|   32|        bram|        v4_1_4|         array|
|v4_1_4_EN_B         |  out|    1|        bram|        v4_1_4|         array|
|v4_1_4_WEN_B        |  out|    4|        bram|        v4_1_4|         array|
|v4_1_4_Din_B        |  out|   32|        bram|        v4_1_4|         array|
|v4_1_4_Dout_B       |   in|   32|        bram|        v4_1_4|         array|
|v4_1_4_Clk_B        |  out|    1|        bram|        v4_1_4|         array|
|v4_1_4_Rst_B        |  out|    1|        bram|        v4_1_4|         array|
|v4_1_5_Addr_A       |  out|   32|        bram|        v4_1_5|         array|
|v4_1_5_EN_A         |  out|    1|        bram|        v4_1_5|         array|
|v4_1_5_WEN_A        |  out|    4|        bram|        v4_1_5|         array|
|v4_1_5_Din_A        |  out|   32|        bram|        v4_1_5|         array|
|v4_1_5_Dout_A       |   in|   32|        bram|        v4_1_5|         array|
|v4_1_5_Clk_A        |  out|    1|        bram|        v4_1_5|         array|
|v4_1_5_Rst_A        |  out|    1|        bram|        v4_1_5|         array|
|v4_1_5_Addr_B       |  out|   32|        bram|        v4_1_5|         array|
|v4_1_5_EN_B         |  out|    1|        bram|        v4_1_5|         array|
|v4_1_5_WEN_B        |  out|    4|        bram|        v4_1_5|         array|
|v4_1_5_Din_B        |  out|   32|        bram|        v4_1_5|         array|
|v4_1_5_Dout_B       |   in|   32|        bram|        v4_1_5|         array|
|v4_1_5_Clk_B        |  out|    1|        bram|        v4_1_5|         array|
|v4_1_5_Rst_B        |  out|    1|        bram|        v4_1_5|         array|
|v4_1_6_Addr_A       |  out|   32|        bram|        v4_1_6|         array|
|v4_1_6_EN_A         |  out|    1|        bram|        v4_1_6|         array|
|v4_1_6_WEN_A        |  out|    4|        bram|        v4_1_6|         array|
|v4_1_6_Din_A        |  out|   32|        bram|        v4_1_6|         array|
|v4_1_6_Dout_A       |   in|   32|        bram|        v4_1_6|         array|
|v4_1_6_Clk_A        |  out|    1|        bram|        v4_1_6|         array|
|v4_1_6_Rst_A        |  out|    1|        bram|        v4_1_6|         array|
|v4_1_6_Addr_B       |  out|   32|        bram|        v4_1_6|         array|
|v4_1_6_EN_B         |  out|    1|        bram|        v4_1_6|         array|
|v4_1_6_WEN_B        |  out|    4|        bram|        v4_1_6|         array|
|v4_1_6_Din_B        |  out|   32|        bram|        v4_1_6|         array|
|v4_1_6_Dout_B       |   in|   32|        bram|        v4_1_6|         array|
|v4_1_6_Clk_B        |  out|    1|        bram|        v4_1_6|         array|
|v4_1_6_Rst_B        |  out|    1|        bram|        v4_1_6|         array|
|v4_1_7_Addr_A       |  out|   32|        bram|        v4_1_7|         array|
|v4_1_7_EN_A         |  out|    1|        bram|        v4_1_7|         array|
|v4_1_7_WEN_A        |  out|    4|        bram|        v4_1_7|         array|
|v4_1_7_Din_A        |  out|   32|        bram|        v4_1_7|         array|
|v4_1_7_Dout_A       |   in|   32|        bram|        v4_1_7|         array|
|v4_1_7_Clk_A        |  out|    1|        bram|        v4_1_7|         array|
|v4_1_7_Rst_A        |  out|    1|        bram|        v4_1_7|         array|
|v4_1_7_Addr_B       |  out|   32|        bram|        v4_1_7|         array|
|v4_1_7_EN_B         |  out|    1|        bram|        v4_1_7|         array|
|v4_1_7_WEN_B        |  out|    4|        bram|        v4_1_7|         array|
|v4_1_7_Din_B        |  out|   32|        bram|        v4_1_7|         array|
|v4_1_7_Dout_B       |   in|   32|        bram|        v4_1_7|         array|
|v4_1_7_Clk_B        |  out|    1|        bram|        v4_1_7|         array|
|v4_1_7_Rst_B        |  out|    1|        bram|        v4_1_7|         array|
|v4_1_8_Addr_A       |  out|   32|        bram|        v4_1_8|         array|
|v4_1_8_EN_A         |  out|    1|        bram|        v4_1_8|         array|
|v4_1_8_WEN_A        |  out|    4|        bram|        v4_1_8|         array|
|v4_1_8_Din_A        |  out|   32|        bram|        v4_1_8|         array|
|v4_1_8_Dout_A       |   in|   32|        bram|        v4_1_8|         array|
|v4_1_8_Clk_A        |  out|    1|        bram|        v4_1_8|         array|
|v4_1_8_Rst_A        |  out|    1|        bram|        v4_1_8|         array|
|v4_1_8_Addr_B       |  out|   32|        bram|        v4_1_8|         array|
|v4_1_8_EN_B         |  out|    1|        bram|        v4_1_8|         array|
|v4_1_8_WEN_B        |  out|    4|        bram|        v4_1_8|         array|
|v4_1_8_Din_B        |  out|   32|        bram|        v4_1_8|         array|
|v4_1_8_Dout_B       |   in|   32|        bram|        v4_1_8|         array|
|v4_1_8_Clk_B        |  out|    1|        bram|        v4_1_8|         array|
|v4_1_8_Rst_B        |  out|    1|        bram|        v4_1_8|         array|
|v4_1_9_Addr_A       |  out|   32|        bram|        v4_1_9|         array|
|v4_1_9_EN_A         |  out|    1|        bram|        v4_1_9|         array|
|v4_1_9_WEN_A        |  out|    4|        bram|        v4_1_9|         array|
|v4_1_9_Din_A        |  out|   32|        bram|        v4_1_9|         array|
|v4_1_9_Dout_A       |   in|   32|        bram|        v4_1_9|         array|
|v4_1_9_Clk_A        |  out|    1|        bram|        v4_1_9|         array|
|v4_1_9_Rst_A        |  out|    1|        bram|        v4_1_9|         array|
|v4_1_9_Addr_B       |  out|   32|        bram|        v4_1_9|         array|
|v4_1_9_EN_B         |  out|    1|        bram|        v4_1_9|         array|
|v4_1_9_WEN_B        |  out|    4|        bram|        v4_1_9|         array|
|v4_1_9_Din_B        |  out|   32|        bram|        v4_1_9|         array|
|v4_1_9_Dout_B       |   in|   32|        bram|        v4_1_9|         array|
|v4_1_9_Clk_B        |  out|    1|        bram|        v4_1_9|         array|
|v4_1_9_Rst_B        |  out|    1|        bram|        v4_1_9|         array|
|v4_1_10_Addr_A      |  out|   32|        bram|       v4_1_10|         array|
|v4_1_10_EN_A        |  out|    1|        bram|       v4_1_10|         array|
|v4_1_10_WEN_A       |  out|    4|        bram|       v4_1_10|         array|
|v4_1_10_Din_A       |  out|   32|        bram|       v4_1_10|         array|
|v4_1_10_Dout_A      |   in|   32|        bram|       v4_1_10|         array|
|v4_1_10_Clk_A       |  out|    1|        bram|       v4_1_10|         array|
|v4_1_10_Rst_A       |  out|    1|        bram|       v4_1_10|         array|
|v4_1_10_Addr_B      |  out|   32|        bram|       v4_1_10|         array|
|v4_1_10_EN_B        |  out|    1|        bram|       v4_1_10|         array|
|v4_1_10_WEN_B       |  out|    4|        bram|       v4_1_10|         array|
|v4_1_10_Din_B       |  out|   32|        bram|       v4_1_10|         array|
|v4_1_10_Dout_B      |   in|   32|        bram|       v4_1_10|         array|
|v4_1_10_Clk_B       |  out|    1|        bram|       v4_1_10|         array|
|v4_1_10_Rst_B       |  out|    1|        bram|       v4_1_10|         array|
|v4_1_11_Addr_A      |  out|   32|        bram|       v4_1_11|         array|
|v4_1_11_EN_A        |  out|    1|        bram|       v4_1_11|         array|
|v4_1_11_WEN_A       |  out|    4|        bram|       v4_1_11|         array|
|v4_1_11_Din_A       |  out|   32|        bram|       v4_1_11|         array|
|v4_1_11_Dout_A      |   in|   32|        bram|       v4_1_11|         array|
|v4_1_11_Clk_A       |  out|    1|        bram|       v4_1_11|         array|
|v4_1_11_Rst_A       |  out|    1|        bram|       v4_1_11|         array|
|v4_1_11_Addr_B      |  out|   32|        bram|       v4_1_11|         array|
|v4_1_11_EN_B        |  out|    1|        bram|       v4_1_11|         array|
|v4_1_11_WEN_B       |  out|    4|        bram|       v4_1_11|         array|
|v4_1_11_Din_B       |  out|   32|        bram|       v4_1_11|         array|
|v4_1_11_Dout_B      |   in|   32|        bram|       v4_1_11|         array|
|v4_1_11_Clk_B       |  out|    1|        bram|       v4_1_11|         array|
|v4_1_11_Rst_B       |  out|    1|        bram|       v4_1_11|         array|
|v4_1_12_Addr_A      |  out|   32|        bram|       v4_1_12|         array|
|v4_1_12_EN_A        |  out|    1|        bram|       v4_1_12|         array|
|v4_1_12_WEN_A       |  out|    4|        bram|       v4_1_12|         array|
|v4_1_12_Din_A       |  out|   32|        bram|       v4_1_12|         array|
|v4_1_12_Dout_A      |   in|   32|        bram|       v4_1_12|         array|
|v4_1_12_Clk_A       |  out|    1|        bram|       v4_1_12|         array|
|v4_1_12_Rst_A       |  out|    1|        bram|       v4_1_12|         array|
|v4_1_12_Addr_B      |  out|   32|        bram|       v4_1_12|         array|
|v4_1_12_EN_B        |  out|    1|        bram|       v4_1_12|         array|
|v4_1_12_WEN_B       |  out|    4|        bram|       v4_1_12|         array|
|v4_1_12_Din_B       |  out|   32|        bram|       v4_1_12|         array|
|v4_1_12_Dout_B      |   in|   32|        bram|       v4_1_12|         array|
|v4_1_12_Clk_B       |  out|    1|        bram|       v4_1_12|         array|
|v4_1_12_Rst_B       |  out|    1|        bram|       v4_1_12|         array|
|v4_1_13_Addr_A      |  out|   32|        bram|       v4_1_13|         array|
|v4_1_13_EN_A        |  out|    1|        bram|       v4_1_13|         array|
|v4_1_13_WEN_A       |  out|    4|        bram|       v4_1_13|         array|
|v4_1_13_Din_A       |  out|   32|        bram|       v4_1_13|         array|
|v4_1_13_Dout_A      |   in|   32|        bram|       v4_1_13|         array|
|v4_1_13_Clk_A       |  out|    1|        bram|       v4_1_13|         array|
|v4_1_13_Rst_A       |  out|    1|        bram|       v4_1_13|         array|
|v4_1_13_Addr_B      |  out|   32|        bram|       v4_1_13|         array|
|v4_1_13_EN_B        |  out|    1|        bram|       v4_1_13|         array|
|v4_1_13_WEN_B       |  out|    4|        bram|       v4_1_13|         array|
|v4_1_13_Din_B       |  out|   32|        bram|       v4_1_13|         array|
|v4_1_13_Dout_B      |   in|   32|        bram|       v4_1_13|         array|
|v4_1_13_Clk_B       |  out|    1|        bram|       v4_1_13|         array|
|v4_1_13_Rst_B       |  out|    1|        bram|       v4_1_13|         array|
|v4_1_14_Addr_A      |  out|   32|        bram|       v4_1_14|         array|
|v4_1_14_EN_A        |  out|    1|        bram|       v4_1_14|         array|
|v4_1_14_WEN_A       |  out|    4|        bram|       v4_1_14|         array|
|v4_1_14_Din_A       |  out|   32|        bram|       v4_1_14|         array|
|v4_1_14_Dout_A      |   in|   32|        bram|       v4_1_14|         array|
|v4_1_14_Clk_A       |  out|    1|        bram|       v4_1_14|         array|
|v4_1_14_Rst_A       |  out|    1|        bram|       v4_1_14|         array|
|v4_1_14_Addr_B      |  out|   32|        bram|       v4_1_14|         array|
|v4_1_14_EN_B        |  out|    1|        bram|       v4_1_14|         array|
|v4_1_14_WEN_B       |  out|    4|        bram|       v4_1_14|         array|
|v4_1_14_Din_B       |  out|   32|        bram|       v4_1_14|         array|
|v4_1_14_Dout_B      |   in|   32|        bram|       v4_1_14|         array|
|v4_1_14_Clk_B       |  out|    1|        bram|       v4_1_14|         array|
|v4_1_14_Rst_B       |  out|    1|        bram|       v4_1_14|         array|
|v4_1_15_Addr_A      |  out|   32|        bram|       v4_1_15|         array|
|v4_1_15_EN_A        |  out|    1|        bram|       v4_1_15|         array|
|v4_1_15_WEN_A       |  out|    4|        bram|       v4_1_15|         array|
|v4_1_15_Din_A       |  out|   32|        bram|       v4_1_15|         array|
|v4_1_15_Dout_A      |   in|   32|        bram|       v4_1_15|         array|
|v4_1_15_Clk_A       |  out|    1|        bram|       v4_1_15|         array|
|v4_1_15_Rst_A       |  out|    1|        bram|       v4_1_15|         array|
|v4_1_15_Addr_B      |  out|   32|        bram|       v4_1_15|         array|
|v4_1_15_EN_B        |  out|    1|        bram|       v4_1_15|         array|
|v4_1_15_WEN_B       |  out|    4|        bram|       v4_1_15|         array|
|v4_1_15_Din_B       |  out|   32|        bram|       v4_1_15|         array|
|v4_1_15_Dout_B      |   in|   32|        bram|       v4_1_15|         array|
|v4_1_15_Clk_B       |  out|    1|        bram|       v4_1_15|         array|
|v4_1_15_Rst_B       |  out|    1|        bram|       v4_1_15|         array|
|v5_Addr_A           |  out|   32|        bram|            v5|         array|
|v5_EN_A             |  out|    1|        bram|            v5|         array|
|v5_WEN_A            |  out|    4|        bram|            v5|         array|
|v5_Din_A            |  out|   32|        bram|            v5|         array|
|v5_Dout_A           |   in|   32|        bram|            v5|         array|
|v5_Clk_A            |  out|    1|        bram|            v5|         array|
|v5_Rst_A            |  out|    1|        bram|            v5|         array|
|v5_Addr_B           |  out|   32|        bram|            v5|         array|
|v5_EN_B             |  out|    1|        bram|            v5|         array|
|v5_WEN_B            |  out|    4|        bram|            v5|         array|
|v5_Din_B            |  out|   32|        bram|            v5|         array|
|v5_Dout_B           |   in|   32|        bram|            v5|         array|
|v5_Clk_B            |  out|    1|        bram|            v5|         array|
|v5_Rst_B            |  out|    1|        bram|            v5|         array|
+--------------------+-----+-----+------------+--------------+--------------+

