#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jul 31 15:51:11 2022
# Process ID: 8922
# Current directory: /home/raesangur/github/ppu/testbench
# Command line: vivado
# Log file: /home/raesangur/github/ppu/testbench/vivado.log
# Journal file: /home/raesangur/github/ppu/testbench/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raesangur/github/ppu/testbench/testbench.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/raesangur/github/ppu/testbench/testbench.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/tb_sprite_handler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/raesangur/github/ppu/ppu_package.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tb_sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sprite_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 7 elements ; expected 6 [/home/raesangur/github/ppu/tb_sprite_handler.vhd:108]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_sprite_handler in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tb_sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sprite_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sprite_handler
Built simulation snapshot tb_sprite_handler_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/tb_sprite_handler_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/tb_sprite_handler_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul 31 17:08:01 2022. For additional details about this file, please refer to the WebTalk help file at /usr/share/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 31 17:08:01 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7564.871 ; gain = 0.000 ; free physical = 14212 ; free virtual = 25208
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sprite_handler_behav -key {Behavioral:sim_1:Functional:tb_sprite_handler} -tclbatch {tb_sprite_handler.tcl} -view {/home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg
WARNING: Simulation object /tb_sprite/s_clk was not found in the design.
WARNING: Simulation object /tb_sprite/s_opcode was not found in the design.
WARNING: Simulation object /tb_sprite/s_reg_tex was not found in the design.
WARNING: Simulation object /tb_sprite/s_reg_en was not found in the design.
WARNING: Simulation object /tb_sprite/s_sprite_en was not found in the design.
WARNING: Simulation object /tb_sprite/inst_sprite/s_texture_id was not found in the design.
WARNING: Simulation object /tb_sprite/s_sprite_cc_0 was not found in the design.
WARNING: Simulation object /tb_sprite/s_sprite_x was not found in the design.
WARNING: Simulation object /tb_sprite/s_sprite_y was not found in the design.
source tb_sprite_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
Error: Sprite 1 should be detected
Time: 5 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sprite_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7617.668 ; gain = 60.793 ; free physical = 14189 ; free virtual = 25196
run 100 ns
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7683.699 ; gain = 0.000 ; free physical = 14151 ; free virtual = 25166
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sprite_handler_behav -key {Behavioral:sim_1:Functional:tb_sprite_handler} -tclbatch {tb_sprite_handler.tcl} -view {/home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg
WARNING: Simulation object /tb_sprite/s_clk was not found in the design.
WARNING: Simulation object /tb_sprite/s_opcode was not found in the design.
WARNING: Simulation object /tb_sprite/s_reg_tex was not found in the design.
WARNING: Simulation object /tb_sprite/s_reg_en was not found in the design.
WARNING: Simulation object /tb_sprite/s_sprite_en was not found in the design.
WARNING: Simulation object /tb_sprite/inst_sprite/s_texture_id was not found in the design.
WARNING: Simulation object /tb_sprite/s_sprite_cc_0 was not found in the design.
WARNING: Simulation object /tb_sprite/s_sprite_x was not found in the design.
WARNING: Simulation object /tb_sprite/s_sprite_y was not found in the design.
source tb_sprite_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
Error: Sprite 1 should be detected
Time: 5 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sprite_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7683.699 ; gain = 0.000 ; free physical = 14165 ; free virtual = 25172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sprite_handler_behav -key {Behavioral:sim_1:Functional:tb_sprite_handler} -tclbatch {tb_sprite_handler.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_sprite_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
Error: Sprite 1 should be detected
Time: 5 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sprite_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7684.570 ; gain = 0.871 ; free physical = 14187 ; free virtual = 25122
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tb_sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sprite_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sprite_handler
Built simulation snapshot tb_sprite_handler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7694.574 ; gain = 10.004 ; free physical = 14148 ; free virtual = 25084
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7718.586 ; gain = 0.000 ; free physical = 14115 ; free virtual = 25100
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7718.586 ; gain = 0.000 ; free physical = 14070 ; free virtual = 25056
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tb_sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sprite_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sprite_handler
Built simulation snapshot tb_sprite_handler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Error: Sprite 1 should be detected
Time: 15 ns  Iteration: 0  Process: /tb_sprite_handler/tb_sprite_handler  File: /home/raesangur/github/ppu/tb_sprite_handler.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite_handler'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ppu_package
Compiling package xil_defaultlib.sprite_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.sprite [sprite_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_detector [hit_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.hit_handler [hit_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.sprite_handler [sprite_handler_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sprite_handler
Built simulation snapshot tb_sprite_handler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
save_wave_config {/home/raesangur/github/ppu/testbench/tb_sprite_handler_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/raesangur/github/ppu/testbench/tb_sprite_handler_behav.wcfg
set_property xsim.view {/home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg /home/raesangur/github/ppu/testbench/tb_sprite_handler_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sprite_handler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_sprite_handler_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 71c579dce8264473ab56479b1c98a235 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_sprite_handler_behav xil_defaultlib.tb_sprite_handler -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/raesangur/github/ppu/testbench/tb_sprite_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/raesangur/github/ppu/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sprite_handler_behav -key {Behavioral:sim_1:Functional:tb_sprite_handler} -tclbatch {tb_sprite_handler.tcl} -view {/home/raesangur/github/ppu/testbench/tb_sprite_handler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/raesangur/github/ppu/testbench/tb_sprite_handler_behav.wcfg
source tb_sprite_handler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sprite_handler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 31 18:00:53 2022...
