;redcode
;assert 1
	SPL 0, <-2
	CMP -209, <-120
	MOV -1, <-30
	MOV -16, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP -902, -10
	SLT <-902, 12
	CMP 370, 80
	JMN 370, 80
	SUB -100, -300
	DJN 0, 0
	SPL 28, <12
	CMP -209, <-120
	DJN <117, 106
	JMN <-327, 100
	JMN <-327, 100
	SUB <60, @701
	JMN <-327, 100
	SLT -210, 30
	JMN <-327, 100
	SLT -210, 30
	DJN 0, 0
	JMN <-327, 100
	SUB -287, <-128
	SUB -287, <-128
	ADD #2, -132
	JMN <-327, 100
	JMP @278, @9
	ADD #-317, <100
	DJN 28, <12
	DJN -287, @-128
	ADD #2, -132
	ADD #2, -132
	SUB -287, <-128
	SUB -287, <-128
	SUB -3, @-128
	SUB 0, 800
	SUB -3, @-128
	SUB -3, @-128
	SUB -3, @-128
	DJN <117, 106
	CMP -209, <-120
	CMP -209, <-120
	CMP -209, <-120
	JMP @12, #300
	JMP @12, #300
	CMP -209, <-120
	CMP -209, <-120
	SPL 0, <-2
	ADD 213, @30
