// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Fri Apr 03 19:01:12 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(49[7],49[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, debug_c, test_c, i_ADC_Data_c, 
        i_ADC_Clock_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_195;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(28[12],28[20])"*/
    wire [7:0]Harmonic_Count;   /* synthesis lineinfo="@11(29[12],29[26])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@11(31[21],31[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(32[13],32[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(33[13],33[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[6] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@11(68[22],68[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@11(68[22],68[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@11(69[22],69[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@11(69[22],69[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(70[12],70[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@11(73[23],73[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@11(73[23],73[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    
    wire n26, n85, n11194;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@11(75[20],75[33])"*/
    
    wire n11203, n78;
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@11(75[20],75[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@11(94[12],94[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@11(96[13],96[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@11(136[12],136[18])"*/
    
    wire test_N_194, n372, n10955;
    wire [1:0]Adder_Start_1__N_113;
    
    wire n7214, n5387, _34, n31, n81, n80, n79, _63;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@8(56[12],56[30])"*/
    
    wire _60, o_Freq_Too_High_N_392, _24, n77, n9617, n7663, _51, 
        n83, n84;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n4, n11222, n11165, SM_ADC_In, CS_Stable, n11205, n17_2, 
        n16, n11677, n15, n8426, n11210, n7, n7216, n7643, n11207, 
        n9613, _29, _48, n7198, \<NoName> ;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n3, n4_adj_1314, n5, n6, n7_adj_1315, n8_2, n9, n10, 
        n11, n12, n13, n14, n15_adj_1316, n16_adj_1317, n17_adj_1318, 
        n18, n19, n20, n21, n22, n23, _59, _57, n7625, n6117, 
        n7094, n11208, _25, n11202, n3877, n8763, n6890, n7077, 
        _50, n8644, n6882, n5_adj_1319, n3_adj_1320, n4_adj_1321, 
        n5_adj_1322, n6_adj_1323, n7_adj_1324, n8_adj_1325, n9_adj_1326, 
        n10_adj_1327, n11_adj_1328, n12_adj_1329, n13_adj_1330, n14_adj_1331, 
        n15_adj_1332, n16_adj_1333, n17_adj_1334, n18_adj_1335, n19_adj_1336, 
        n20_adj_1337, n21_adj_1338, n22_adj_1339, n23_adj_1340, n9619, 
        n6872, n2156, n7209, n9_adj_1341, n3883, _21, n9814, n9812, 
        n9810, n13823, _2, n8778, n73, n2462, n76, n7_adj_1342, 
        n10754, n14_adj_1343, n12_adj_1344, n10_adj_1345, n8_adj_1346, 
        n3929, n3927, n6_adj_1347, n8636, n4_adj_1348;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(19[13],19[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1349;
    wire [4:0]SM_Sample_Output;   /* synthesis lineinfo="@7(35[12],35[28])"*/
    
    wire _20, n14463, _17, n13_adj_1350, n11617, o_Debug_N_1098, 
        n9808, n9806, n7567, n7566, n7565, n12160, n7564, n7563, 
        n7562, n9804, n7561, n7560, n7559, n7558, n13_adj_1351, 
        n7557, n9802, n7556, n7555, n7554, n7553, n7552, n7551, 
        n7550, n7549, n7548, n9800, _14, _16, n75, _53, _61, 
        _23, n11215, _64, n12301, n10901, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n11197, n7537, n7536, n10_adj_1352, n2116, n74, n7530, 
        n2123, n3875, n10849, n7524, n30, n23_adj_1353, _56, n2822, 
        _52, n7518, n12288, n7517, n7516, n7515, n7514, n7513, 
        _58, n11671, n7512, n7511, n12_adj_1354, n7510, n3605, 
        n7509, n7508, n15_adj_1355, n12_adj_1356, n7507, n7506, 
        n72, n4997, n7505, n7504, n7503, n7502, n11661, n18_adj_1357, 
        _54, n11629, _31, n7501, n7500, n7499, n7498, n7495, 
        n7494, n7492, n11607, n82, _19, n19_adj_1358, _22, n86, 
        _46, n3410, n3409, n3408, n3407, n3406, n3405, n3404, 
        _26, n12_adj_1359, n7488, n3411, n3873, n71, n10965, _55, 
        _62, n8738, _30, _32, n11164, n14523, n46, n45, n6113, 
        n44, _27, n14520, _49, n14526, n43, _18, _47, n14517, 
        n42, n41, n40, n39, n14640, _15, n12158, n14637, n14514, 
        n6610, n14634, _33, n14631, _28, n14508, n14628, n9615, 
        n14625, n8775, n14622;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ Harmonic_Count_i0 (.D(\ADC_Data[6] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[0]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Harmonic_Count_i0.REGSET = "RESET";
    defparam Harmonic_Count_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i0 (.D(test_N_194), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i4 (.D(\ADC_Data[6] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[4]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Harmonic_Count_i4.REGSET = "RESET";
    defparam Harmonic_Count_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i1  (.D(\Adder_Total[0] [0]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [0]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4493_3_lut (.A(_50), 
            .B(n8_adj_1325), .C(n3877), .Z(n7504));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4493_3_lut.INIT = "0xcaca";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_195), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i10_3_lut (.A(n8_adj_1346), 
            .B(Harmonic[4]), .C(Harmonic_Count[4]), .Z(n10_adj_1345));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i10_3_lut.INIT = "0x8e8e";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i3 (.D(\ADC_Data[6] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[3]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Harmonic_Count_i3.REGSET = "RESET";
    defparam Harmonic_Count_i3.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), 
            .\Scale_Initial[1] ({\Scale_Initial[1] }), .Scaler_Reset(Scaler_Reset), 
            .\Scaler_Start[1] (Scaler_Start[1]), .\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Main_Clock(Main_Clock), .GND_net(GND_net), .VCC_net(VCC_net), 
            .\Scaler_Ready[1] (Scaler_Ready[1]));   /* synthesis lineinfo="@11(100[35],108[4])"*/
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i4187_4_lut (.A(n372), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n7198));   /* synthesis lineinfo="@11(161[4],238[11])"*/
    defparam i4187_4_lut.INIT = "0x23cf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4492_3_lut (.A(_49), 
            .B(n7_adj_1324), .C(n3877), .Z(n7503));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4492_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(reset_n_N_195), .B(n10_adj_1352), 
            .C(n11197), .Z(n7643));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i23_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2822), .Z(n10_adj_1352));
    defparam i23_3_lut.INIT = "0x3a3a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4491_3_lut (.A(_48), 
            .B(n6_adj_1323), .C(n3877), .Z(n7502));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4491_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5711_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n3410));
    defparam i5711_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i5712_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n3409));
    defparam i5712_2_lut.INIT = "0x2222";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut (.A(SM_Top[1]), .B(SM_Top[0]), 
            .Z(n4));   /* synthesis lineinfo="@11(181[5],181[18])"*/
    defparam i1_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i8994_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1342));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i8994_4_lut.INIT = "0x575f";
    (* lut_function="(!((B)+!A))" *) LUT4 i5480_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n3411));
    defparam i5480_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i9003_4_lut (.A(n31), 
            .B(reset_n_c), .C(n8738), .D(SM_Top[1]), .Z(n3883));
    defparam i9003_4_lut.INIT = "0x73f3";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i6_3_lut (.A(Sample_Timer[3]), 
            .B(n11677), .C(n11661), .Z(n31));
    defparam i6_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B))" *) LUT4 i5727_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n8738));
    defparam i5727_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i8033_4_lut (.A(Sample_Timer[6]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[5]), .D(Sample_Timer[8]), 
            .Z(n11677));
    defparam i8033_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)))" *) LUT4 i4477_4_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(ADC_Data_Received), .D(n8636), .Z(n7488));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4477_4_lut_4_lut.INIT = "0xe0e2";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i8017_4_lut (.A(n17_2), .B(Sample_Timer[9]), 
            .C(n15), .D(n16), .Z(n11661));
    defparam i8017_4_lut.INIT = "0xfffb";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n3411), .SP(n3883), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_2));   /* synthesis lineinfo="@11(224[10],224[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(Sample_Timer[11]), .B(Sample_Timer[12]), 
            .Z(n15));   /* synthesis lineinfo="@11(224[10],224[40])"*/
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i8_3_lut (.A(n6_adj_1347), 
            .B(Harmonic[3]), .C(Harmonic_Count[3]), .Z(n8_adj_1346));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16));   /* synthesis lineinfo="@11(224[10],224[40])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4556_3_lut (.A(_2), 
            .B(n3), .C(n3875), .Z(n7567));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4556_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4490_3_lut (.A(_47), 
            .B(n5_adj_1322), .C(n3877), .Z(n7501));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4490_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4555_3_lut (.A(_14), 
            .B(n4_adj_1314), .C(n3875), .Z(n7566));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4555_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4554_3_lut (.A(_15), 
            .B(n5), .C(n3875), .Z(n7565));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4554_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut (.A(reset_n_c), 
            .B(n13_adj_1350), .C(n12288), .D(SM_Top[1]), .Z(n7077));
    defparam i1_4_lut.INIT = "0xa088";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4553_3_lut (.A(_16), 
            .B(n6), .C(n3875), .Z(n7564));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4553_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4552_3_lut (.A(_17), 
            .B(n7_adj_1315), .C(n3875), .Z(n7563));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4552_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4551_3_lut (.A(_18), 
            .B(n8_2), .C(n3875), .Z(n7562));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4551_3_lut.INIT = "0xcaca";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(10[15],10[25])"*/
    (* lut_function="(!((B)+!A))" *) LUT4 i5713_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n3408));
    defparam i5713_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4550_3_lut (.A(_19), 
            .B(n9), .C(n3875), .Z(n7561));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4550_3_lut.INIT = "0xcaca";
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    Sample_Output sample_output (.GND_net(GND_net), .VCC_net(VCC_net), .n3605(n3605), 
            .\SM_Sample_Output[0] (SM_Sample_Output[0]), .Main_Clock(Main_Clock), 
            .reset_n_c(reset_n_c), .n6882(n6882), .DAC_Ready(DAC_Ready), 
            .\SM_Sample_Output[1] (SM_Sample_Output[1]), .\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .\SM_Sample_Output[3] (SM_Sample_Output[3]), .n8426(n8426), 
            .n10955(n10955), .DAC_Send_adj_1(DAC_Send_adj_1349), .reset_n_N_195(reset_n_N_195), 
            .\r_Adder_Total[0][17] (\r_Adder_Total[0] [17]), .DAC_Send(DAC_Send), 
            .n6610(n6610), .\r_Adder_Total[0][18] (\r_Adder_Total[0] [18]), 
            .n19(n19_adj_1358), .\r_Adder_Total[0][19] (\r_Adder_Total[0] [19]), 
            .n11671(n11671), .n8778(n8778), .\r_Adder_Total[0][20] (\r_Adder_Total[0] [20]), 
            .\r_Adder_Total[0][22] (\r_Adder_Total[0] [22]), .o_Debug_N_1098(o_Debug_N_1098), 
            .n3927(n3927), .\r_Adder_Total[1][0] (\r_Adder_Total[1] [0]), 
            .n12(n12_adj_1359), .\r_Adder_Total[1][15] (\r_Adder_Total[1] [15]), 
            .\r_Adder_Total[1][14] (\r_Adder_Total[1] [14]), .n3929(n3929), 
            .\r_Adder_Total[1][12] (\r_Adder_Total[1] [12]), .\r_Adder_Total[1][11] (\r_Adder_Total[1] [11]), 
            .\r_Adder_Total[1][10] (\r_Adder_Total[1] [10]), .\r_Adder_Total[1][9] (\r_Adder_Total[1] [9]), 
            .n10754(n10754), .\r_Adder_Total[1][8] (\r_Adder_Total[1] [8]), 
            .reset_n(reset_n), .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), 
            .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), .\r_Adder_Total[0][0] (\r_Adder_Total[0] [0]), 
            .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), .\r_Adder_Total[1][1] (\r_Adder_Total[1] [1]), 
            .\r_Adder_Total[1][16] (\r_Adder_Total[1] [16]), .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), 
            .\r_Adder_Total[1][17] (\r_Adder_Total[1] [17]), .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), 
            .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), .\r_Adder_Total[0][24] (\r_Adder_Total[0] [24]), 
            .\r_Adder_Total[1][18] (\r_Adder_Total[1] [18]), .\r_Adder_Total[1][13] (\r_Adder_Total[1] [13]), 
            .\r_Adder_Total[1][19] (\r_Adder_Total[1] [19]), .\r_Adder_Total[1][20] (\r_Adder_Total[1] [20]), 
            .\r_Adder_Total[1][22] (\r_Adder_Total[1] [22]), .\r_Adder_Total[0][1] (\r_Adder_Total[0] [1]), 
            .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), 
            .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), .\r_Adder_Total[1][24] (\r_Adder_Total[1] [24]), 
            .\r_Adder_Total[0][23] (\r_Adder_Total[0] [23]), .\r_Adder_Total[1][23] (\r_Adder_Total[1] [23]), 
            .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), .n5(n5_adj_1319), 
            .\r_Adder_Total[1][21] (\r_Adder_Total[1] [21]), .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), 
            .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), .\r_Adder_Total[0][8] (\r_Adder_Total[0] [8]), 
            .\r_Adder_Total[0][9] (\r_Adder_Total[0] [9]), .\r_Adder_Total[0][10] (\r_Adder_Total[0] [10]), 
            .\r_Adder_Total[0][11] (\r_Adder_Total[0] [11]), .\r_Adder_Total[0][21] (\r_Adder_Total[0] [21]), 
            .\r_Adder_Total[0][12] (\r_Adder_Total[0] [12]), .\r_Adder_Total[0][13] (\r_Adder_Total[0] [13]), 
            .\r_Adder_Total[0][14] (\r_Adder_Total[0] [14]), .\r_Adder_Total[0][15] (\r_Adder_Total[0] [15]), 
            .\r_Adder_Total[0][16] (\r_Adder_Total[0] [16]), .n13823(n13823), 
            .n7498(n7498), .\Output_Data[17] (Output_Data[17]), .debug_c(debug_c), 
            .n2822(n2822), .\SM_DAC_Out[0] (SM_DAC_Out[0]), .n11194(n11194), 
            .Clock_Counter(Clock_Counter), .n6117(n6117), .n2116(n2116), 
            .\SM_DAC_Out[2] (SM_DAC_Out[2]), .\SM_DAC_Out[1] (SM_DAC_Out[1]), 
            .n2123(n2123), .n11197(n11197), .\SM_DAC_Out[3] (SM_DAC_Out[3]), 
            .n8763(n8763), .n7216(n7216), .n7643(n7643), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n7524(n7524), .n10901(n10901), .n2156(n2156), .n8775(n8775), 
            .o_DAC_CS_c(o_DAC_CS_c), .n7495(n7495), .o_DAC_SCK_c(o_DAC_SCK_c));   /* synthesis lineinfo="@11(113[16],124[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    OB debug_pad (.I(debug_c), .O(debug));   /* synthesis lineinfo="@11(5[15],5[20])"*/
    (* lut_function="(!((B)+!A))" *) LUT4 i5714_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n3407));
    defparam i5714_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4549_3_lut (.A(_20), 
            .B(n10), .C(n3875), .Z(n7560));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4549_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i7 (.D(\ADC_Data[6] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[7]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Harmonic_Count_i7.REGSET = "RESET";
    defparam Harmonic_Count_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i2 (.D(\ADC_Data[6] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[2]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Harmonic_Count_i2.REGSET = "RESET";
    defparam Harmonic_Count_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i5633_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(n372), .Z(n8644));   /* synthesis lineinfo="@11(161[4],238[11])"*/
    defparam i5633_4_lut.INIT = "0x3373";
    (* lut_function="(!((B)+!A))" *) LUT4 i5715_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n3406));
    defparam i5715_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4548_3_lut (.A(_21), 
            .B(n11), .C(n3875), .Z(n7559));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4548_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i2_4_lut (.A(n23_adj_1353), 
            .B(SM_Top[1]), .C(n30), .D(reset_n_c), .Z(n7094));
    defparam i2_4_lut.INIT = "0xfbff";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i6_3_lut (.A(n4_adj_1348), 
            .B(Harmonic[2]), .C(Harmonic_Count[2]), .Z(n6_adj_1347));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i6_3_lut.INIT = "0x8e8e";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i1 (.D(\ADC_Data[6] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[1]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Harmonic_Count_i1.REGSET = "RESET";
    defparam Harmonic_Count_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_490 (.A(SM_Top[0]), 
            .B(Scaler_Ready[0]), .C(Scaler_Ready[1]), .D(Harmonic[0]), 
            .Z(n23_adj_1353));
    defparam i1_4_lut_adj_490.INIT = "0x5044";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4547_3_lut (.A(_22), 
            .B(n12), .C(n3875), .Z(n7558));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4547_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4546_3_lut (.A(_23), 
            .B(n13), .C(n3875), .Z(n7557));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4546_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4545_3_lut (.A(_24), 
            .B(n14), .C(n3875), .Z(n7556));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4545_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5716_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n3405));
    defparam i5716_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i36_4_lut (.A(Sample_Ready), 
            .B(n12301), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n30));
    defparam i36_4_lut.INIT = "0xcaf0";
    (* lut_function="(!(A ((C)+!B)))" *) LUT4 i8997_3_lut (.A(reset_n_c), 
            .B(n12_adj_1359), .C(n13_adj_1351), .Z(n3927));
    defparam i8997_3_lut.INIT = "0x5d5d";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i8719_3_lut (.A(n11661), .B(n11677), 
            .C(Sample_Timer[3]), .Z(n12301));
    defparam i8719_3_lut.INIT = "0x4040";
    (* lut_function="(!(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C))))" *) LUT4 i20_4_lut (.A(n11607), 
            .B(o_Debug_N_1098), .C(n8778), .D(SM_Sample_Output[2]), .Z(n13_adj_1351));
    defparam i20_4_lut.INIT = "0x3505";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_491 (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n13_adj_1350));
    defparam i1_2_lut_adj_491.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4544_3_lut (.A(_25), 
            .B(n15_adj_1316), .C(n3875), .Z(n7555));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4544_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 LessThan_26_i4_4_lut (.A(Harmonic[0]), 
            .B(Harmonic[1]), .C(Harmonic_Count[1]), .D(Harmonic_Count[0]), 
            .Z(n4_adj_1348));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(!((B)+!A))" *) LUT4 i5717_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n3404));
    defparam i5717_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i28_4_lut (.A(n14_adj_1343), 
            .B(Freq_Too_High), .C(Harmonic[7]), .D(Harmonic_Count[7]), 
            .Z(n372));   /* synthesis lineinfo="@11(208[17],208[62])"*/
    defparam i28_4_lut.INIT = "0xecfe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4543_3_lut (.A(_26), 
            .B(n16_adj_1317), .C(n3875), .Z(n7554));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4543_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i14_3_lut (.A(n12_adj_1344), 
            .B(Harmonic[6]), .C(Harmonic_Count[6]), .Z(n14_adj_1343));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i12_3_lut (.A(n10_adj_1345), 
            .B(Harmonic[5]), .C(Harmonic_Count[5]), .Z(n12_adj_1344));   /* synthesis lineinfo="@11(208[18],208[44])"*/
    defparam LessThan_26_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i9000_4_lut (.A(n31), 
            .B(reset_n_c), .C(n8738), .D(SM_Top[1]), .Z(n7209));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam i9000_4_lut.INIT = "0x7333";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4542_3_lut (.A(_27), 
            .B(n17_adj_1318), .C(n3875), .Z(n7553));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4542_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4541_3_lut (.A(_28), 
            .B(n18), .C(n3875), .Z(n7552));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4541_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4540_3_lut (.A(_29), 
            .B(n19), .C(n3875), .Z(n7551));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4540_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4539_3_lut (.A(_30), 
            .B(n20), .C(n3875), .Z(n7550));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4539_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4538_3_lut (.A(_31), 
            .B(n21), .C(n3875), .Z(n7549));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4538_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4537_3_lut (.A(_32), 
            .B(n22), .C(n3875), .Z(n7548));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4537_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n3410), .SP(n3883), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n3409), .SP(n3883), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i3112_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1349), .C(n2156), .D(SM_DAC_Out[1]), .Z(n6117));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i3112_4_lut_4_lut.INIT = "0x5088";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i4513_4_lut (.A(n7216), 
            .B(SM_DAC_Out[3]), .C(n2123), .D(n2116), .Z(n7524));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4513_4_lut.INIT = "0x0544";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n3408), .SP(n3883), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n3407), .SP(n3883), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n3406), .SP(n3883), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_492 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1341), .D(Clock_Counter), .Z(n10901));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_492.INIT = "0xa0a8";
    (* lut_function="(!(A (B+(D))+!A (C+!(D))))" *) LUT4 i3108_3_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1349), .C(n2156), .D(SM_DAC_Out[1]), .Z(n6113));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i3108_3_lut_4_lut.INIT = "0x0522";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n3405), .SP(n3883), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n3404), .SP(n3883), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_493 (.A(n8763), 
            .B(n12160), .C(n8775), .D(SM_DAC_Out[1]), .Z(n9_adj_1341));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_493.INIT = "0x0544";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_494 (.A(SM_Top[0]), 
            .B(n31), .Z(n11215));
    defparam i1_2_lut_adj_494.INIT = "0x2222";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n7));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i4519_4_lut (.A(n11164), 
            .B(Scaler_Start[0]), .C(n5387), .D(n11207), .Z(n7530));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam i4519_4_lut.INIT = "0x5044";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7), 
            .Z(n6890));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C))+!A (B))" *) LUT4 i1_3_lut_adj_495 (.A(Harmonic[0]), 
            .B(n11205), .C(n18_adj_1357), .Z(n11207));
    defparam i1_3_lut_adj_495.INIT = "0xc4c4";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n13_adj_1350), .C(n11222), .D(n11202), .Z(n10965));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_195), .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(12[15],12[23])"*/
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i4525_3_lut (.A(n7214), 
            .B(Receive_Byte[0]), .C(n6872), .Z(n7536));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4525_3_lut.INIT = "0x1414";
    FD1P3XZ \r_Adder_Total[0]__i50  (.D(\Adder_Total[1] [24]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [24]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i50 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i49  (.D(\Adder_Total[1] [23]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [23]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i49 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i49 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i48  (.D(\Adder_Total[1] [22]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [22]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i48 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i48 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i47  (.D(\Adder_Total[1] [21]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [21]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i47 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i47 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i46  (.D(\Adder_Total[1] [20]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [20]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i46 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i46 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i45  (.D(\Adder_Total[1] [19]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [19]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i45 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i45 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i44  (.D(\Adder_Total[1] [18]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [18]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i44 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i44 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i43  (.D(\Adder_Total[1] [17]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [17]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i43 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i43 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i42  (.D(\Adder_Total[1] [16]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [16]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i42 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i42 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i41  (.D(\Adder_Total[1] [15]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [15]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i41 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i41 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i40  (.D(\Adder_Total[1] [14]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [14]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i40 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i40 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i39  (.D(\Adder_Total[1] [13]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [13]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i39 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i39 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i38  (.D(\Adder_Total[1] [12]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [12]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i38 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i38 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i37  (.D(\Adder_Total[1] [11]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [11]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i37 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i37 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i36  (.D(\Adder_Total[1] [10]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [10]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i36 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i36 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i35  (.D(\Adder_Total[1] [9]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [9]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i35 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i35 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i34  (.D(\Adder_Total[1] [8]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [8]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i34 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i34 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i33  (.D(\Adder_Total[1] [7]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i33 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i33 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i32  (.D(\Adder_Total[1] [6]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i32 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i32 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i31  (.D(\Adder_Total[1] [5]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i31 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i31 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i30  (.D(\Adder_Total[1] [4]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i30 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i30 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i29  (.D(\Adder_Total[1] [3]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i29 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i29 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i28  (.D(\Adder_Total[1] [2]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i28 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i28 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i27  (.D(\Adder_Total[1] [1]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [1]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i27 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i27 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i26  (.D(\Adder_Total[1] [0]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [0]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i26 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i26 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i25  (.D(\Adder_Total[0] [24]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [24]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i25 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i25 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i24  (.D(\Adder_Total[0] [23]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [23]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i24 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i24 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i23  (.D(\Adder_Total[0] [22]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [22]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i23 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i23 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i22  (.D(\Adder_Total[0] [21]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [21]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i22 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i21  (.D(\Adder_Total[0] [20]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [20]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i21 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i20  (.D(\Adder_Total[0] [19]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [19]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i20 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i19  (.D(\Adder_Total[0] [18]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [18]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i19 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i18  (.D(\Adder_Total[0] [17]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [17]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i17  (.D(\Adder_Total[0] [16]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [16]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[0] [15]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [15]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[0] [14]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [14]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[0] [13]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [13]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[0] [12]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [12]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C)))" *) LUT4 i7963_2_lut_3_lut (.A(SM_Sample_Output[1]), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n11607));
    defparam i7963_2_lut_3_lut.INIT = "0xeaea";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[0] [11]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [11]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[0] [10]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [10]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i10  (.D(\Adder_Total[0] [9]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [9]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i9  (.D(\Adder_Total[0] [8]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [8]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [7]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [6]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [5]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n8644), .SP(n7094), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[0]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))))" *) LUT4 i9012_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Output[0]), .C(n10754), .D(n8426), .Z(n5_adj_1319));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i9012_4_lut.INIT = "0x5f5d";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n6890), .CK(Main_Clock), .SR(reset_n_N_195), 
            .Q(DAC_Send));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [4]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [3]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [2]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i2  (.D(\Adder_Total[0] [1]), .SP(n3873), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [1]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam \r_Adder_Total[0]__i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2462), .SP(n7094), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[2]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A !(C)))" *) LUT4 mux_551_Mux_2_i7_4_lut (.A(SM_Top[0]), 
            .B(n372), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n2462));   /* synthesis lineinfo="@11(161[4],238[11])"*/
    defparam mux_551_Mux_2_i7_4_lut.INIT = "0x5ad0";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n7198), .SP(n7094), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[1]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(11[15],11[24])"*/
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n4), .SP(n7077), .CK(Main_Clock), .SR(n11210), 
            .Q(Next_Sample));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i6 (.D(\ADC_Data[6] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[6]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Harmonic_Count_i6.REGSET = "RESET";
    defparam Harmonic_Count_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i5 (.D(\ADC_Data[6] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[5]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Harmonic_Count_i5.REGSET = "RESET";
    defparam Harmonic_Count_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Reset_c (.D(SM_Top[2]), .SP(n11203), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 test_I_107_1_lut (.A(test_c), .Z(test_N_194));   /* synthesis lineinfo="@11(147[11],147[16])"*/
    defparam test_I_107_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C)+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_496 (.A(reset_n_c), 
            .B(o_Freq_Too_High_N_392), .C(n11617), .D(SM_Sample_Position[2]), 
            .Z(n10849));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i1_4_lut_adj_496.INIT = "0x5d5f";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Top[2]), 
            .B(n4), .C(Harmonic[0]), .D(n11205), .Z(n11165));   /* synthesis lineinfo="@11(181[5],181[18])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B))" *) LUT4 i7973_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n11617));
    defparam i7973_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_497 (.A(SM_Top[2]), 
            .B(n4), .C(Harmonic[0]), .D(n11205), .Z(n11164));   /* synthesis lineinfo="@11(181[5],181[18])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_497.INIT = "0x0100";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C))+!A (B (C (D)))))" *) LUT4 i462_4_lut (.A(reset_n_c), 
            .B(n6113), .C(Clock_Counter), .D(n11194), .Z(n2116));   /* synthesis lineinfo="@4(15[6],15[19])"*/
    defparam i462_4_lut.INIT = "0x35f5";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(SM_Top[1]), .D(reset_n_c), .Z(n3873));
    defparam i3_4_lut.INIT = "0x2000";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_498 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1356), .D(n15_adj_1355), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_498.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[0]), 
            .B(n4997), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1356));
    defparam i32_4_lut.INIT = "0xba0a";
    (* lut_function="(A+!(B))" *) LUT4 i2013_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4997));   /* synthesis lineinfo="@11(192[7],195[10])"*/
    defparam i2013_2_lut.INIT = "0xbbbb";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4526_3_lut (.A(_33), 
            .B(n23), .C(n3875), .Z(n7537));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4526_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4489_3_lut (.A(_46), 
            .B(n4_adj_1321), .C(n3877), .Z(n7500));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4489_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7209), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n7492), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4507_3_lut (.A(_64), 
            .B(n22_adj_1339), .C(n3877), .Z(n7518));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4507_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i9028_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n7625));
    defparam i9028_4_lut.INIT = "0x3373";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i4560_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[1]), 
            .Z(n7663));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4560_3_lut_4_lut.INIT = "0x3373";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n7530), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n10965), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Adder_Clear));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_499 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1354), .D(n15_adj_1355), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut_adj_499.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut_adj_500 (.A(Adder_Start[1]), 
            .B(n12158), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1354));
    defparam i32_4_lut_adj_500.INIT = "0xea0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1355));
    defparam i30_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i8677_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n12158));
    defparam i8677_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_4_lut_3_lut (.A(SM_Top[2]), 
            .B(SM_Top[1]), .C(SM_Top[0]), .Z(n18_adj_1357));   /* synthesis lineinfo="@11(181[5],181[18])"*/
    defparam i1_3_lut_4_lut_3_lut.INIT = "0xcbcb";
    FA2 add_25_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n9613), .CI0(n9613), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n14508), .CI1(n14508), .CO0(n14508), .CO1(n9615), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_3.INIT0 = "0xc33c";
    defparam add_25_add_5_3.INIT1 = "0xc33c";
    FA2 add_25_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n9615), .CI0(n9615), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n14514), .CI1(n14514), .CO0(n14514), .CO1(n9617), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_5.INIT0 = "0xc33c";
    defparam add_25_add_5_5.INIT1 = "0xc33c";
    FA2 add_25_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n14463), .CI1(n14463), .CO0(n14463), 
        .CO1(n9613), .S1(n46));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_1.INIT0 = "0xc33c";
    defparam add_25_add_5_1.INIT1 = "0xc33c";
    FA2 add_25_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n9619), .CI0(n9619), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14520), .CI1(n14520), .CO0(n14520), .S0(n39));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_9.INIT0 = "0xc33c";
    defparam add_25_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4506_3_lut (.A(_63), 
            .B(n21_adj_1338), .C(n3877), .Z(n7517));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4506_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i8602_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n12288));
    defparam i8602_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A !(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[1]), .D(SM_Top[2]), .Z(n11222));
    defparam i1_3_lut_4_lut.INIT = "0x70ff";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4505_3_lut (.A(_62), 
            .B(n20_adj_1337), .C(n3877), .Z(n7516));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4505_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4504_3_lut (.A(_61), 
            .B(n19_adj_1336), .C(n3877), .Z(n7515));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4504_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4503_3_lut (.A(_60), 
            .B(n18_adj_1335), .C(n3877), .Z(n7514));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4503_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(reset_n_c), .Z(n11210));
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_501 (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n5387));
    defparam i1_2_lut_3_lut_adj_501.INIT = "0x1010";
    (* lut_function="(A (B (C)))" *) LUT4 i8671_3_lut_3_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1349), .C(Clock_Counter), .Z(n12160));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i8671_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4502_3_lut (.A(_59), 
            .B(n17_adj_1334), .C(n3877), .Z(n7513));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4501_3_lut (.A(_58), 
            .B(n16_adj_1333), .C(n3877), .Z(n7512));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4501_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4500_3_lut (.A(_57), 
            .B(n15_adj_1332), .C(n3877), .Z(n7511));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4500_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4499_3_lut (.A(_56), 
            .B(n14_adj_1331), .C(n3877), .Z(n7510));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4499_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4498_3_lut (.A(_55), 
            .B(n13_adj_1330), .C(n3877), .Z(n7509));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4498_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B+((D)+!C)))" *) LUT4 i1_4_lut_adj_502 (.A(reset_n_N_195), 
            .B(n13823), .C(n26), .D(n11629), .Z(n10955));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i1_4_lut_adj_502.INIT = "0xaaba";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4497_3_lut (.A(_54), 
            .B(n12_adj_1329), .C(n3877), .Z(n7508));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4497_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4496_3_lut (.A(_53), 
            .B(n11_adj_1328), .C(n3877), .Z(n7507));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4496_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4495_3_lut (.A(_52), 
            .B(n10_adj_1327), .C(n3877), .Z(n7506));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4495_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B ((D)+!C))+!A ((C+!(D))+!B))" *) LUT4 i2_4_lut_adj_503 (.A(SM_Sample_Output[1]), 
            .B(DAC_Ready), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[2]), 
            .Z(n26));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i2_4_lut_adj_503.INIT = "0xfbd7";
    (* lut_function="(A (D)+!A (B (C+(D))+!B !((D)+!C)))" *) LUT4 i7985_4_lut (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[0]), .C(SM_Sample_Output[3]), .D(SM_Sample_Output[2]), 
            .Z(n11629));
    defparam i7985_4_lut.INIT = "0xee50";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4494_3_lut (.A(_51), 
            .B(n9_adj_1326), .C(n3877), .Z(n7505));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4494_3_lut.INIT = "0xcaca";
    FA2 add_11_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n9814), .CI0(n9814), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14640), .CI1(n14640), .CO0(n14640), .S0(n71));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_17.INIT0 = "0xc33c";
    defparam add_11_add_5_17.INIT1 = "0xc33c";
    FA2 add_11_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n9812), .CI0(n9812), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n14637), .CI1(n14637), .CO0(n14637), .CO1(n9814), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_15.INIT0 = "0xc33c";
    defparam add_11_add_5_15.INIT1 = "0xc33c";
    FA2 add_11_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n9810), .CI0(n9810), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n14634), .CI1(n14634), .CO0(n14634), .CO1(n9812), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_13.INIT0 = "0xc33c";
    defparam add_11_add_5_13.INIT1 = "0xc33c";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n9808), .CI0(n9808), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n14631), .CI1(n14631), .CO0(n14631), .CO1(n9810), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n9806), .CI0(n9806), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n14628), .CI1(n14628), .CO0(n14628), .CO1(n9808), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n9804), .CI0(n9804), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n14625), .CI1(n14625), .CO0(n14625), .CO1(n9806), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n9802), .CI0(n9802), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n14622), .CI1(n14622), .CO0(n14622), .CO1(n9804), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n9800), .CI0(n9800), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n14526), .CI1(n14526), .CO0(n14526), .CO1(n9802), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n14523), .CI1(n14523), 
        .CO0(n14523), .CO1(n9800), .S1(n86));   /* synthesis lineinfo="@11(159[20],159[39])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B ((D)+!C))+!A (B)))" *) LUT4 i9006_4_lut (.A(n11671), 
            .B(reset_n_c), .C(n19_adj_1358), .D(n6610), .Z(n3929));
    defparam i9006_4_lut.INIT = "0x33b3";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_504 (.A(SM_Top[1]), 
            .B(n11202), .C(SM_Top[2]), .D(n11215), .Z(n11203));
    defparam i1_4_lut_adj_504.INIT = "0x8c0c";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_505 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n11202));
    defparam i1_4_lut_adj_505.INIT = "0xa0a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4488_3_lut (.A(_34), 
            .B(n3_adj_1320), .C(n3877), .Z(n7499));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4488_3_lut.INIT = "0xcaca";
    FA2 add_25_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n9617), .CI0(n9617), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n14517), .CI1(n14517), .CO0(n14517), .CO1(n9619), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@11(206[19],206[34])"*/
    defparam add_25_add_5_7.INIT0 = "0xc33c";
    defparam add_25_add_5_7.INIT1 = "0xc33c";
    \Adder(DIVISOR_BITS=11)_U1  \genadder[0].adder  (.reset_n_c(reset_n_c), 
            .\SM_Adder[0] (SM_Adder[0]), .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), 
            .\Adder_Start[0] (Adder_Start[0]), .\Adder_Total[0][1] (\Adder_Total[0] [1]), 
            .\Adder_Total[0][2] (\Adder_Total[0] [2]), .\Adder_Total[0][0] (\Adder_Total[0] [0]), 
            .\Adder_Total[0][3] (\Adder_Total[0] [3]), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .GND_net(GND_net), .Sample_Value({Sample_Value}), .n23(n23), 
            .n22(n22), .n21(n21), .n20(n20), .n19(n19), .n18(n18), 
            .n17(n17_adj_1318), .n16(n16_adj_1317), .n15(n15_adj_1316), 
            .n14(n14), .n13(n13), .n12(n12), .n11(n11), .n10(n10), 
            .n9(n9), .n8(n8_2), .n7(n7_adj_1315), .n6(n6), .n5(n5), 
            .n4(n4_adj_1314), .n3(n3), .\Adder_Total[0][23] (\Adder_Total[0] [23]), 
            ._2(_2), .\Adder_Total[0][24] (\Adder_Total[0] [24]), .n7567(n7567), 
            .n7566(n7566), ._14(_14), .n7565(n7565), ._15(_15), .n7564(n7564), 
            ._16(_16), .n7563(n7563), ._17(_17), .n7562(n7562), ._18(_18), 
            .n7561(n7561), ._19(_19), .n7560(n7560), ._20(_20), .n7559(n7559), 
            ._21(_21), .n7558(n7558), ._22(_22), .n7557(n7557), ._23(_23), 
            .n7556(n7556), ._24(_24), .n7555(n7555), ._25(_25), .n7554(n7554), 
            ._26(_26), .n7553(n7553), ._27(_27), .n7552(n7552), ._28(_28), 
            .n7551(n7551), ._29(_29), .n7550(n7550), ._30(_30), .n7549(n7549), 
            ._31(_31), .n7548(n7548), ._32(_32), .n7537(n7537), ._33(_33), 
            .\Adder_Total[0][21] (\Adder_Total[0] [21]), .\Adder_Total[0][22] (\Adder_Total[0] [22]), 
            .\Adder_Total[0][19] (\Adder_Total[0] [19]), .\Adder_Total[0][20] (\Adder_Total[0] [20]), 
            .\Adder_Total[0][17] (\Adder_Total[0] [17]), .\Adder_Total[0][18] (\Adder_Total[0] [18]), 
            .\Adder_Total[0][15] (\Adder_Total[0] [15]), .\Adder_Total[0][16] (\Adder_Total[0] [16]), 
            .\Adder_Total[0][13] (\Adder_Total[0] [13]), .\Adder_Total[0][14] (\Adder_Total[0] [14]), 
            .\Adder_Total[0][11] (\Adder_Total[0] [11]), .\Adder_Total[0][12] (\Adder_Total[0] [12]), 
            .\Adder_Total[0][9] (\Adder_Total[0] [9]), .\Adder_Total[0][10] (\Adder_Total[0] [10]), 
            .\Adder_Total[0][7] (\Adder_Total[0] [7]), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            .\Adder_Total[0][5] (\Adder_Total[0] [5]), .\Adder_Total[0][6] (\Adder_Total[0] [6]), 
            .\Adder_Total[0][4] (\Adder_Total[0] [4]));   /* synthesis lineinfo="@11(81[35],90[4])"*/
    Scale_Mult_U0 \genscaler[0].scaler  (.\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .\Scale_Initial[0] ({\Scale_Initial[0] }), 
            .Scaler_Reset(Scaler_Reset), .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .GND_net(GND_net), .VCC_net(VCC_net), .\Scaler_Start[0] (Scaler_Start[0]), 
            .\Scaler_Ready[0] (Scaler_Ready[0]));   /* synthesis lineinfo="@11(100[35],108[4])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4487_3_lut (.A(Output_Data[17]), 
            .B(n3605), .C(n6882), .Z(n7498));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i4487_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4484_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n7495));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4484_2_lut.INIT = "0x2222";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4483_3_lut (.A(\<NoName> ), 
            .B(n23_adj_1340), .C(n3877), .Z(n7494));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4483_3_lut.INIT = "0xcaca";
    \Adder(DIVISOR_BITS=11)  \genadder[1].adder  (.reset_n_c(reset_n_c), .\Adder_Total[1][1] (\Adder_Total[1] [1]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
            .\Adder_Total[1][3] (\Adder_Total[1] [3]), .\Adder_Total[1][4] (\Adder_Total[1] [4]), 
            .\Adder_Total[1][5] (\Adder_Total[1] [5]), .\Adder_Total[1][6] (\Adder_Total[1] [6]), 
            .\Adder_Total[1][7] (\Adder_Total[1] [7]), .\Adder_Total[1][8] (\Adder_Total[1] [8]), 
            .\Adder_Total[1][9] (\Adder_Total[1] [9]), .\Adder_Total[1][10] (\Adder_Total[1] [10]), 
            .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
            .GND_net(GND_net), .\Adder_Total[1][23] (\Adder_Total[1] [23]), 
            ._34(_34), .\Adder_Total[1][24] (\Adder_Total[1] [24]), .\Adder_Total[1][13] (\Adder_Total[1] [13]), 
            .\Adder_Total[1][14] (\Adder_Total[1] [14]), .\Adder_Total[1][15] (\Adder_Total[1] [15]), 
            .\Adder_Total[1][16] (\Adder_Total[1] [16]), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
            .\Adder_Total[1][18] (\Adder_Total[1] [18]), .\Adder_Total[1][19] (\Adder_Total[1] [19]), 
            .\Adder_Total[1][21] (\Adder_Total[1] [21]), .\Adder_Total[1][22] (\Adder_Total[1] [22]), 
            .\Adder_Total[1][20] (\Adder_Total[1] [20]), ._46(_46), ._48(_48), 
            ._47(_47), ._50(_50), ._49(_49), ._52(_52), ._51(_51), 
            ._54(_54), ._53(_53), ._56(_56), ._55(_55), ._58(_58), 
            ._57(_57), ._60(_60), ._59(_59), ._62(_62), ._61(_61), 
            ._64(_64), ._63(_63), .\Adder_Total[1][0] (\Adder_Total[1] [0]), 
            .\<NoName> (\<NoName> ), .\SM_Adder[0] (SM_Adder[0]), .Adder_Start({Adder_Start}), 
            .n3875(n3875), .n3877(n3877), .\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Sample_Value({Sample_Value}), .n23(n23_adj_1340), .n22(n22_adj_1339), 
            .n21(n21_adj_1338), .n20(n20_adj_1337), .n19(n19_adj_1336), 
            .n18(n18_adj_1335), .n17(n17_adj_1334), .n16(n16_adj_1333), 
            .n15(n15_adj_1332), .n14(n14_adj_1331), .n13(n13_adj_1330), 
            .n12(n12_adj_1329), .n11(n11_adj_1328), .n10(n10_adj_1327), 
            .n9(n9_adj_1326), .n8(n8_adj_1325), .n7(n7_adj_1324), .n6(n6_adj_1323), 
            .n5(n5_adj_1322), .n4(n4_adj_1321), .n3(n3_adj_1320), .n7518(n7518), 
            .n7517(n7517), .n7516(n7516), .n7515(n7515), .n7514(n7514), 
            .n7513(n7513), .n7512(n7512), .n7511(n7511), .n7510(n7510), 
            .n7509(n7509), .n7508(n7508), .n7507(n7507), .n7506(n7506), 
            .n7505(n7505), .n7504(n7504), .n7503(n7503), .n7502(n7502), 
            .n7501(n7501), .n7500(n7500), .n7499(n7499), .n7494(n7494));   /* synthesis lineinfo="@11(81[35],90[4])"*/
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i4481_4_lut (.A(n11165), 
            .B(Scaler_Start[1]), .C(n5387), .D(n11208), .Z(n7492));   /* synthesis lineinfo="@11(150[9],241[5])"*/
    defparam i4481_4_lut.INIT = "0x5044";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i1_3_lut_adj_506 (.A(Harmonic[0]), 
            .B(n11205), .C(n18_adj_1357), .Z(n11208));
    defparam i1_3_lut_adj_506.INIT = "0xc8c8";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(139[9],148[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    Sample_Position sample_position (.SM_Sample_Position({SM_Sample_Position}), 
            .n10849(n10849), .Freq_Too_High(Freq_Too_High), .Main_Clock(Main_Clock), 
            .reset_n_N_195(reset_n_N_195), .reset_n_c(reset_n_c), .n7663(n7663), 
            .n7625(n7625), .Harmonic({Harmonic}), .Freq_Scale({Freq_Scale}), 
            .Next_Sample(Next_Sample), .Frequency({Frequency}), .GND_net(GND_net), 
            .n7(n7_adj_1342), .VCC_net(VCC_net), .Sample_Ready(Sample_Ready), 
            .o_Freq_Too_High_N_392(o_Freq_Too_High_N_392), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@11(35[18],45[3])"*/
    ADC_SPI_In adc (.reset_n_c(reset_n_c), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .i_ADC_Data_c(i_ADC_Data_c), .CS_Stable(CS_Stable), .SM_ADC_In(SM_ADC_In), 
            .i_ADC_Clock_c(i_ADC_Clock_c), .n6872(n6872), .\Receive_Byte[0] (Receive_Byte[0]), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .Main_Clock(Main_Clock), 
            .\ADC_Data[1][1] (\ADC_Data[1] [1]), .\ADC_Data[1][2] (\ADC_Data[1] [2]), 
            .\ADC_Data[1][3] (\ADC_Data[1] [3]), .\ADC_Data[1][4] (\ADC_Data[1] [4]), 
            .\ADC_Data[1][5] (\ADC_Data[1] [5]), .\ADC_Data[1][6] (\ADC_Data[1] [6]), 
            .\ADC_Data[1][7] (\ADC_Data[1] [7]), .\ADC_Data[1][8] (\ADC_Data[1] [8]), 
            .\ADC_Data[1][9] (\ADC_Data[1] [9]), .i_ADC_CS(i_ADC_CS), .\ADC_Data[1][10] (\ADC_Data[1] [10]), 
            .\ADC_Data[2][0] (\ADC_Data[2] [0]), .\ADC_Data[2][1] (\ADC_Data[2] [1]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .\ADC_Data[2][3] (\ADC_Data[2] [3]), 
            .\ADC_Data[2][4] (\ADC_Data[2] [4]), .\ADC_Data[2][5] (\ADC_Data[2] [5]), 
            .\ADC_Data[2][6] (\ADC_Data[2] [6]), .\ADC_Data[2][7] (\ADC_Data[2] [7]), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .\ADC_Data[2][9] (\ADC_Data[2] [9]), 
            .\ADC_Data[2][10] (\ADC_Data[2] [10]), .\ADC_Data[3][0] (\ADC_Data[3] [0]), 
            .\ADC_Data[3][1] (\ADC_Data[3] [1]), .n7214(n7214), .\ADC_Data[3][2] (\ADC_Data[3] [2]), 
            .\ADC_Data[3][3] (\ADC_Data[3] [3]), .\ADC_Data[3][4] (\ADC_Data[3] [4]), 
            .\ADC_Data[3][5] (\ADC_Data[3] [5]), .\ADC_Data[3][6] (\ADC_Data[3] [6]), 
            .\ADC_Data[3][7] (\ADC_Data[3] [7]), .\ADC_Data[3][8] (\ADC_Data[3] [8]), 
            .\ADC_Data[3][9] (\ADC_Data[3] [9]), .\ADC_Data[3][10] (\ADC_Data[3] [10]), 
            .\ADC_Data[4][0] (\ADC_Data[4] [0]), .\ADC_Data[4][1] (\ADC_Data[4] [1]), 
            .\ADC_Data[4][2] (\ADC_Data[4] [2]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .reset_n_N_195(reset_n_N_195), .\ADC_Data[4][6] (\ADC_Data[4] [6]), 
            .\ADC_Data[4][7] (\ADC_Data[4] [7]), .\ADC_Data[4][8] (\ADC_Data[4] [8]), 
            .\ADC_Data[4][9] (\ADC_Data[4] [9]), .\ADC_Data[4][10] (\ADC_Data[4] [10]), 
            .\ADC_Data[5] ({\ADC_Data[5] }), .\ADC_Data[6][0] (\ADC_Data[6] [0]), 
            .\ADC_Data[6][1] (\ADC_Data[6] [1]), .\ADC_Data[6][2] (\ADC_Data[6] [2]), 
            .\ADC_Data[6][3] (\ADC_Data[6] [3]), .\ADC_Data[6][4] (\ADC_Data[6] [4]), 
            .\ADC_Data[6][5] (\ADC_Data[6] [5]), .\ADC_Data[6][6] (\ADC_Data[6] [6]), 
            .\ADC_Data[6][7] (\ADC_Data[6] [7]), .n7488(n7488), .ADC_Data_Received(ADC_Data_Received), 
            .n7536(n7536), .n8636(n8636));   /* synthesis lineinfo="@11(50[13],64[3])"*/
    (* lut_function="(!((B+(C (D)+!C !(D)))+!A))" *) LUT4 i2_4_lut_adj_507 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n11205));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i2_4_lut_adj_507.INIT = "0x0220";
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input [10:0]\Harmonic_Scale[1] , input [10:0]\Scale_Initial[1] , 
            input Scaler_Reset, input \Scaler_Start[1] , output [10:0]\Adder_Mult[1] , 
            input Main_Clock, input GND_net, input VCC_net, output \Scaler_Ready[1] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [10:0]n1;
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]o_Mult_10__N_827;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n7011, n9853, n14460, n9851, n14457, n9849, n14454, n9847, 
        n14451, n9845, n14448, n14445, n11123, n7521, GND_net_c, 
        VCC_net_c;
    
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[1] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n7011));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_827[10]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    FA2 add_1819_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n9853), .CI0(n9853), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14460), .CI1(n14460), .CO0(n14460), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1819_12.INIT0 = "0xc33c";
    defparam add_1819_12.INIT1 = "0xc33c";
    FA2 add_1819_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n9851), .CI0(n9851), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n14457), .CI1(n14457), .CO0(n14457), .CO1(n9853), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1819_10.INIT0 = "0xc33c";
    defparam add_1819_10.INIT1 = "0xc33c";
    FA2 add_1819_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n9849), .CI0(n9849), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n14454), .CI1(n14454), .CO0(n14454), .CO1(n9851), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1819_8.INIT0 = "0xc33c";
    defparam add_1819_8.INIT1 = "0xc33c";
    FA2 add_1819_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n9847), .CI0(n9847), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n14451), .CI1(n14451), .CO0(n14451), .CO1(n9849), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1819_6.INIT0 = "0xc33c";
    defparam add_1819_6.INIT1 = "0xc33c";
    FA2 add_1819_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n9845), .CI0(n9845), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n14448), .CI1(n14448), .CO0(n14448), .CO1(n9847), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1819_4.INIT0 = "0xc33c";
    defparam add_1819_4.INIT1 = "0xc33c";
    FA2 add_1819_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n14445), .CI1(n14445), .CO0(n14445), .CO1(n9845), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1819_2.INIT0 = "0xc33c";
    defparam add_1819_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_827[9]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_827[8]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_827[7]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_827[6]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_827[5]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_827[4]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_827[3]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_827[2]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_827[1]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n7521), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .D(\Scaler_Ready[1] ), 
            .Z(n11123));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4510_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .Z(n7521));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4510_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_Ready (.D(n11123), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_827[0]), 
            .SP(n7011), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input GND_net, input VCC_net, output n3605, output \SM_Sample_Output[0] , 
            input Main_Clock, output reset_n_c, output n6882, output DAC_Ready, 
            output \SM_Sample_Output[1] , output \SM_Sample_Output[2] , 
            output \SM_Sample_Output[3] , output n8426, input n10955, 
            output DAC_Send_adj_1, output reset_n_N_195, input \r_Adder_Total[0][17] , 
            input DAC_Send, output n6610, input \r_Adder_Total[0][18] , 
            output n19, input \r_Adder_Total[0][19] , output n11671, output n8778, 
            input \r_Adder_Total[0][20] , input \r_Adder_Total[0][22] , 
            output o_Debug_N_1098, input n3927, input \r_Adder_Total[1][0] , 
            output n12, input \r_Adder_Total[1][15] , input \r_Adder_Total[1][14] , 
            input n3929, input \r_Adder_Total[1][12] , input \r_Adder_Total[1][11] , 
            input \r_Adder_Total[1][10] , input \r_Adder_Total[1][9] , output n10754, 
            input \r_Adder_Total[1][8] , input reset_n, input \r_Adder_Total[1][7] , 
            input \r_Adder_Total[1][6] , input \r_Adder_Total[0][0] , input \r_Adder_Total[1][5] , 
            input \r_Adder_Total[1][1] , input \r_Adder_Total[1][16] , input \r_Adder_Total[1][4] , 
            input \r_Adder_Total[1][17] , input \r_Adder_Total[1][3] , input \r_Adder_Total[1][2] , 
            input \r_Adder_Total[0][24] , input \r_Adder_Total[1][18] , 
            input \r_Adder_Total[1][13] , input \r_Adder_Total[1][19] , 
            input \r_Adder_Total[1][20] , input \r_Adder_Total[1][22] , 
            input \r_Adder_Total[0][1] , input \r_Adder_Total[0][2] , input \r_Adder_Total[0][3] , 
            input \r_Adder_Total[0][4] , input \r_Adder_Total[1][24] , input \r_Adder_Total[0][23] , 
            input \r_Adder_Total[1][23] , input \r_Adder_Total[0][5] , input n5, 
            input \r_Adder_Total[1][21] , input \r_Adder_Total[0][6] , input \r_Adder_Total[0][7] , 
            input \r_Adder_Total[0][8] , input \r_Adder_Total[0][9] , input \r_Adder_Total[0][10] , 
            input \r_Adder_Total[0][11] , input \r_Adder_Total[0][21] , 
            input \r_Adder_Total[0][12] , input \r_Adder_Total[0][13] , 
            input \r_Adder_Total[0][14] , input \r_Adder_Total[0][15] , 
            input \r_Adder_Total[0][16] , output n13823, input n7498, 
            output \Output_Data[17] , output debug_c, output n2822, output \SM_DAC_Out[0] , 
            output n11194, output Clock_Counter, input n6117, input n2116, 
            output \SM_DAC_Out[2] , output \SM_DAC_Out[1] , output n2123, 
            output n11197, output \SM_DAC_Out[3] , output n8763, output n7216, 
            input n7643, output o_DAC_MOSI_c, input n7524, input n10901, 
            output n2156, output n8775, output o_DAC_CS_c, input n7495, 
            output o_DAC_SCK_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n14505;
    wire [24:0]r_Sample_R;   /* synthesis lineinfo="@7(17[20],17[30])"*/
    
    wire n9748;
    wire [24:0]n132;
    
    wire n9744, n14562;
    wire [24:0]r_Sample_L;   /* synthesis lineinfo="@7(16[20],16[30])"*/
    wire [24:0]n132_adj_1312;
    
    wire n9742, n14559;
    wire [19:0]n4877;
    
    wire n12317, n12293, n9740, n14556;
    wire [24:0]n132_adj_1313;
    
    wire n3879;
    wire [32:0]Sample_Mix;   /* synthesis lineinfo="@7(18[20],18[30])"*/
    
    wire n6718, n8782, n10, n8, n5848, n12315, n14, n12314, 
        n10713, n9738, n14553, n9736, n14550, n9734, n14547, n9732, 
        n14544, n12250, n9730, n14541, n12185, n9728, n14538, 
        n242, n12308, n12252, n12254, n9726, n14535, n9724, n14532;
    wire [24:0]n3250;
    wire [24:0]n3279;
    wire [24:0]n3336;
    
    wire n12256, n12258, n9722, n14529, n14469, n12248, n5379, 
        n12313, n8472;
    wire [24:0]n3309;
    
    wire n12312, n12246;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(19[13],19[24])"*/
    
    wire n7496, n12202, n12311, n12244, n12164, n12201, n12310, 
        n13226, n13229, n6, n13, n14_adj_1282, n3931, n12242, 
        n12307, n3579, n12309, n12200, n12240, n7497, n12199, 
        n13238, n13241, n12198, n12296, n12197, n13244, n13247, 
        n12303, n12196, n13250, n13253, n12304, n13256, n13259, 
        n12305, n13262, n13265, n12306, n13268, n13271, n13274, 
        n12195, n13277, n13280, n12192, n13283, n13286, n12191, 
        n13289, n3581, n13292, n12190, n13295, n12238, n13298, 
        n12189, n13301, n13304, n12188, n13307, n13310, n12187, 
        n13313, n13316, n12181, n13319, n6_adj_1297, Main_Clock_enable_1, 
        n12236, n14_adj_1298, n11017, n13322, n12318, n13325, n17, 
        n7228, n4, n4_adj_1300, n12234;
    wire [24:0]n3139;
    
    wire n5367;
    wire [24:0]n3168;
    
    wire n4_adj_1301, n12232, n12270, n12230, n12228, n12208, n12226, 
        n12210, n12211, n12218, n12224, n12220, n12222, n12268;
    wire [3:0]n4026;
    
    wire n5355, n12265, n9796, n14418, n9794, n14415, n9792, n14412, 
        n9790, n14409, n9788, n14406, n9786, n14403, n9784, n14400, 
        n9782, n14397, n9780, n14394, n9778, n14391, n9776, n14388, 
        n9774, n14385, n14382, n9770, n14676, n9768, n14673, n9766, 
        n14670, n9764, n14667, n9762, n14664, n9760, n14661, n9758, 
        n14658, n9756, n14655, n9754, n14652, n9752, n14649, n9750, 
        n14646, n14643, n11649, n13_adj_1311, GND_net_c, VCC_net_c;
    
    FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_R[0]), .C1(VCC_net), .D1(n14505), .CI1(n14505), 
        .CO0(n14505), .CO1(n9748), .S1(n132[0]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    FA2 add_9_add_5_25 (.A0(GND_net), .B0(r_Sample_L[23]), .C0(GND_net), 
        .D0(n9744), .CI0(n9744), .A1(GND_net), .B1(r_Sample_L[24]), 
        .C1(GND_net), .D1(n14562), .CI1(n14562), .CO0(n14562), .S0(n132_adj_1312[23]), 
        .S1(n132_adj_1312[24]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_25.INIT0 = "0xc33c";
    defparam add_9_add_5_25.INIT1 = "0xc33c";
    FA2 add_9_add_5_23 (.A0(GND_net), .B0(r_Sample_L[21]), .C0(GND_net), 
        .D0(n9742), .CI0(n9742), .A1(GND_net), .B1(r_Sample_L[22]), 
        .C1(GND_net), .D1(n14559), .CI1(n14559), .CO0(n14559), .CO1(n9744), 
        .S0(n132_adj_1312[21]), .S1(n132_adj_1312[22]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_23.INIT0 = "0xc33c";
    defparam add_9_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i1_4_lut (.A(r_Sample_L[0]), 
            .B(r_Sample_R[0]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[0]));
    defparam mux_1914_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i8725_2_lut (.A(r_Sample_R[15]), 
            .B(r_Sample_R[23]), .Z(n12317));
    defparam i8725_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i8597_2_lut (.A(r_Sample_R[2]), 
            .B(r_Sample_R[23]), .Z(n12293));
    defparam i8597_2_lut.INIT = "0x2222";
    FA2 add_9_add_5_21 (.A0(GND_net), .B0(r_Sample_L[19]), .C0(GND_net), 
        .D0(n9740), .CI0(n9740), .A1(GND_net), .B1(r_Sample_L[20]), 
        .C1(GND_net), .D1(n14556), .CI1(n14556), .CO0(n14556), .CO1(n9742), 
        .S0(n132_adj_1312[19]), .S1(n132_adj_1312[20]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_21.INIT0 = "0xc33c";
    defparam add_9_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i16_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n3605), .D(\SM_Sample_Output[0] ), 
            .Z(n4877[15]));
    defparam mux_1914_i16_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i24 (.D(n132_adj_1313[23]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[23]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i24.REGSET = "RESET";
    defparam Sample_Mix__i24.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3_4_lut (.A(reset_n_c), 
            .B(n6718), .C(n8782), .D(n10), .Z(n6882));
    defparam i3_4_lut.INIT = "0x2000";
    (* lut_function="(A ((C)+!B)+!A !(B))" *) LUT4 i1_3_lut (.A(DAC_Ready), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[0] ), .Z(n10));
    defparam i1_3_lut.INIT = "0xb3b3";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i2846_4_lut (.A(n8), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[0] ), 
            .Z(n5848));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i2846_4_lut.INIT = "0x30ca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[3] ), .Z(n6718));   /* synthesis lineinfo="@7(120[4],120[13])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i23 (.D(n132_adj_1313[22]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[22]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i23.REGSET = "RESET";
    defparam Sample_Mix__i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i987_4_lut (.A(\SM_Sample_Output[1] ), 
            .B(DAC_Ready), .C(n6718), .D(\SM_Sample_Output[0] ), .Z(n3605));
    defparam i987_4_lut.INIT = "0x0800";
    (* lut_function="(A+(B))" *) LUT4 i5415_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[2] ), .Z(n8426));
    defparam i5415_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i8556_2_lut (.A(r_Sample_R[4]), 
            .B(r_Sample_R[23]), .Z(n12315));
    defparam i8556_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_Sample_R[18]), 
            .B(r_Sample_R[21]), .C(r_Sample_R[19]), .D(r_Sample_R[17]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i22 (.D(n132_adj_1313[21]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[21]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i22.REGSET = "RESET";
    defparam Sample_Mix__i22.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i8557_2_lut (.A(r_Sample_R[5]), 
            .B(r_Sample_R[23]), .Z(n12314));
    defparam i8557_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ DAC_Send_c (.D(n10713), 
            .SP(n10955), .CK(Main_Clock), .SR(reset_n_N_195), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i21 (.D(n132_adj_1313[20]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[20]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i21.REGSET = "RESET";
    defparam Sample_Mix__i21.SRMODE = "CE_OVER_LSR";
    FA2 add_9_add_5_19 (.A0(GND_net), .B0(r_Sample_L[17]), .C0(GND_net), 
        .D0(n9738), .CI0(n9738), .A1(GND_net), .B1(r_Sample_L[18]), 
        .C1(GND_net), .D1(n14553), .CI1(n14553), .CO0(n14553), .CO1(n9740), 
        .S0(n132_adj_1312[17]), .S1(n132_adj_1312[18]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_19.INIT0 = "0xc33c";
    defparam add_9_add_5_19.INIT1 = "0xc33c";
    FA2 add_9_add_5_17 (.A0(GND_net), .B0(r_Sample_L[15]), .C0(VCC_net), 
        .D0(n9736), .CI0(n9736), .A1(GND_net), .B1(r_Sample_L[16]), 
        .C1(VCC_net), .D1(n14550), .CI1(n14550), .CO0(n14550), .CO1(n9738), 
        .S0(n132_adj_1312[15]), .S1(n132_adj_1312[16]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_17.INIT0 = "0xc33c";
    defparam add_9_add_5_17.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i20 (.D(n132_adj_1313[19]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[19]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i20.REGSET = "RESET";
    defparam Sample_Mix__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i19 (.D(n132_adj_1313[18]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[18]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i19.REGSET = "RESET";
    defparam Sample_Mix__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i18 (.D(n132_adj_1313[17]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[17]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i18.REGSET = "RESET";
    defparam Sample_Mix__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i17 (.D(n132_adj_1313[16]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[16]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i17.REGSET = "RESET";
    defparam Sample_Mix__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i16 (.D(n132_adj_1313[15]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[15]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i16.REGSET = "RESET";
    defparam Sample_Mix__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i15 (.D(n132_adj_1313[14]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[14]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i15.REGSET = "RESET";
    defparam Sample_Mix__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i14 (.D(n132_adj_1313[13]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[13]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i14.REGSET = "RESET";
    defparam Sample_Mix__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i13 (.D(n132_adj_1313[12]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[12]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i13.REGSET = "RESET";
    defparam Sample_Mix__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i12 (.D(n132_adj_1313[11]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[11]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i12.REGSET = "RESET";
    defparam Sample_Mix__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i11 (.D(n132_adj_1313[10]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[10]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i11.REGSET = "RESET";
    defparam Sample_Mix__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i10 (.D(n132_adj_1313[9]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[9]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i10.REGSET = "RESET";
    defparam Sample_Mix__i10.SRMODE = "CE_OVER_LSR";
    FA2 add_9_add_5_15 (.A0(GND_net), .B0(r_Sample_L[13]), .C0(VCC_net), 
        .D0(n9734), .CI0(n9734), .A1(GND_net), .B1(r_Sample_L[14]), 
        .C1(VCC_net), .D1(n14547), .CI1(n14547), .CO0(n14547), .CO1(n9736), 
        .S0(n132_adj_1312[13]), .S1(n132_adj_1312[14]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_15.INIT0 = "0xc33c";
    defparam add_9_add_5_15.INIT1 = "0xc33c";
    FA2 add_9_add_5_13 (.A0(GND_net), .B0(r_Sample_L[11]), .C0(VCC_net), 
        .D0(n9732), .CI0(n9732), .A1(GND_net), .B1(r_Sample_L[12]), 
        .C1(VCC_net), .D1(n14544), .CI1(n14544), .CO0(n14544), .CO1(n9734), 
        .S0(n132_adj_1312[11]), .S1(n132_adj_1312[12]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_13.INIT0 = "0xc33c";
    defparam add_9_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i9 (.D(n132_adj_1313[8]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[8]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i9.REGSET = "RESET";
    defparam Sample_Mix__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i8 (.D(n132_adj_1313[7]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[7]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i8.REGSET = "RESET";
    defparam Sample_Mix__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i1 (.D(n132_adj_1313[0]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[0]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i1.REGSET = "RESET";
    defparam Sample_Mix__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i7 (.D(n132_adj_1313[6]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[6]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i7.REGSET = "RESET";
    defparam Sample_Mix__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i8547_2_lut_3_lut (.A(\r_Adder_Total[0][17] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12250));
    defparam i8547_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i6 (.D(n132_adj_1313[5]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[5]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i6.REGSET = "RESET";
    defparam Sample_Mix__i6.SRMODE = "CE_OVER_LSR";
    FA2 add_9_add_5_11 (.A0(GND_net), .B0(r_Sample_L[9]), .C0(VCC_net), 
        .D0(n9730), .CI0(n9730), .A1(GND_net), .B1(r_Sample_L[10]), 
        .C1(VCC_net), .D1(n14541), .CI1(n14541), .CO0(n14541), .CO1(n9732), 
        .S0(n132_adj_1312[9]), .S1(n132_adj_1312[10]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_11.INIT0 = "0xc33c";
    defparam add_9_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A (B+(C (D))))" *) LUT4 i8675_3_lut_4_lut (.A(\SM_Sample_Output[3] ), 
            .B(\SM_Sample_Output[0] ), .C(DAC_Send), .D(DAC_Ready), .Z(n12185));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i8675_3_lut_4_lut.INIT = "0xdccc";
    FA2 add_9_add_5_9 (.A0(GND_net), .B0(r_Sample_L[7]), .C0(VCC_net), 
        .D0(n9728), .CI0(n9728), .A1(GND_net), .B1(r_Sample_L[8]), .C1(VCC_net), 
        .D1(n14538), .CI1(n14538), .CO0(n14538), .CO1(n9730), .S0(n132_adj_1312[7]), 
        .S1(n132_adj_1312[8]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_9.INIT0 = "0xc33c";
    defparam add_9_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i5 (.D(n132_adj_1313[4]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[4]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i5.REGSET = "RESET";
    defparam Sample_Mix__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut (.A(n242), .B(\SM_Sample_Output[0] ), 
            .C(\SM_Sample_Output[2] ), .Z(n6610));
    defparam i1_2_lut_3_lut.INIT = "0x4040";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i4 (.D(n132_adj_1313[3]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[3]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i4.REGSET = "RESET";
    defparam Sample_Mix__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i8563_2_lut (.A(r_Sample_R[10]), 
            .B(r_Sample_R[23]), .Z(n12308));
    defparam i8563_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i8548_2_lut_3_lut (.A(\r_Adder_Total[0][18] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12252));
    defparam i8548_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i3 (.D(n132_adj_1313[2]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[2]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i3.REGSET = "RESET";
    defparam Sample_Mix__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i2 (.D(n132_adj_1313[1]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[1]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i2.REGSET = "RESET";
    defparam Sample_Mix__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i0 (.D(n3336[0]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[0]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i0.REGSET = "RESET";
    defparam r_Sample_L__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C (D)+!C !(D)))+!A (B ((D)+!C)+!B (C+(D)))))" *) LUT4 i36_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[3] ), 
            .Z(n19));
    defparam i36_4_lut_4_lut.INIT = "0x0261";
    (* lut_function="(A (B (C)))" *) LUT4 i8549_2_lut_3_lut (.A(\r_Adder_Total[0][19] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12254));
    defparam i8549_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i8027_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[0] ), .C(DAC_Send), .D(DAC_Ready), .Z(n11671));
    defparam i8027_3_lut_4_lut.INIT = "0xfeee";
    FA2 add_9_add_5_7 (.A0(GND_net), .B0(r_Sample_L[5]), .C0(VCC_net), 
        .D0(n9726), .CI0(n9726), .A1(GND_net), .B1(r_Sample_L[6]), .C1(VCC_net), 
        .D1(n14535), .CI1(n14535), .CO0(n14535), .CO1(n9728), .S0(n132_adj_1312[5]), 
        .S1(n132_adj_1312[6]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_7.INIT0 = "0xc33c";
    defparam add_9_add_5_7.INIT1 = "0xc33c";
    FA2 add_9_add_5_5 (.A0(GND_net), .B0(r_Sample_L[3]), .C0(VCC_net), 
        .D0(n9724), .CI0(n9724), .A1(GND_net), .B1(r_Sample_L[4]), .C1(VCC_net), 
        .D1(n14532), .CI1(n14532), .CO0(n14532), .CO1(n9726), .S0(n132_adj_1312[3]), 
        .S1(n132_adj_1312[4]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_5.INIT0 = "0xc33c";
    defparam add_9_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_811_i17_4_lut (.A(n3250[16]), 
            .B(n3279[16]), .C(n8778), .D(\SM_Sample_Output[2] ), .Z(n3336[16]));
    defparam mux_811_i17_4_lut.INIT = "0x0cac";
    (* lut_function="(A (B (C)))" *) LUT4 i8550_2_lut_3_lut (.A(\r_Adder_Total[0][20] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12256));
    defparam i8550_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i17_3_lut (.A(Sample_Mix[16]), 
            .B(n132_adj_1312[16]), .C(\SM_Sample_Output[0] ), .Z(n3250[16]));
    defparam mux_800_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8551_2_lut_3_lut (.A(\r_Adder_Total[0][22] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12258));
    defparam i8551_2_lut_3_lut.INIT = "0x8080";
    FA2 add_9_add_5_3 (.A0(GND_net), .B0(r_Sample_L[1]), .C0(VCC_net), 
        .D0(n9722), .CI0(n9722), .A1(GND_net), .B1(r_Sample_L[2]), .C1(VCC_net), 
        .D1(n14529), .CI1(n14529), .CO0(n14529), .CO1(n9724), .S0(n132_adj_1312[1]), 
        .S1(n132_adj_1312[2]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_3.INIT0 = "0xc33c";
    defparam add_9_add_5_3.INIT1 = "0xc33c";
    FA2 add_9_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_L[0]), .C1(VCC_net), .D1(n14469), .CI1(n14469), 
        .CO0(n14469), .CO1(n9722), .S1(n132_adj_1312[0]));   /* synthesis lineinfo="@7(76[20],76[46])"*/
    defparam add_9_add_5_1.INIT0 = "0xc33c";
    defparam add_9_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i17_4_lut (.A(n12248), 
            .B(r_Sample_L[18]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[16]));
    defparam mux_804_i17_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_481 (.A(\SM_Sample_Output[1] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n5379));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i1_2_lut_3_lut_adj_481.INIT = "0x4040";
    (* lut_function="(!((B)+!A))" *) LUT4 i8720_2_lut (.A(r_Sample_R[6]), 
            .B(r_Sample_R[23]), .Z(n12313));
    defparam i8720_2_lut.INIT = "0x2222";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i5461_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[2] ), .C(\SM_Sample_Output[3] ), .Z(n8472));
    defparam i5461_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i16_3_lut (.A(n3309[15]), 
            .B(n3279[15]), .C(n8778), .Z(n3336[15]));
    defparam mux_811_i16_3_lut.INIT = "0xacac";
    (* lut_function="(!((B)+!A))" *) LUT4 i8558_2_lut (.A(r_Sample_R[3]), 
            .B(r_Sample_R[23]), .Z(n12312));
    defparam i8558_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i16_3_lut (.A(n3250[15]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[15]));
    defparam mux_809_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i16_4_lut (.A(n12246), 
            .B(r_Sample_L[17]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[15]));
    defparam mux_804_i16_4_lut.INIT = "0x0aca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i0 (.D(n4877[0]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i16_3_lut (.A(Sample_Mix[15]), 
            .B(n132_adj_1312[15]), .C(\SM_Sample_Output[0] ), .Z(n3250[15]));
    defparam mux_800_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i15_3_lut (.A(n3309[14]), 
            .B(n3279[14]), .C(n8778), .Z(n3336[14]));
    defparam mux_811_i15_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))+!A !(B+(C))))" *) LUT4 i19_4_lut_4_lut (.A(DAC_Ready), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[1] ), .D(DAC_Send), 
            .Z(n8));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i19_4_lut_4_lut.INIT = "0x5e5c";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4485_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3605), .C(n6882), .D(Output_Data[21]), .Z(n7496));
    defparam i4485_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i15_3_lut (.A(n3250[14]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[14]));
    defparam mux_809_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8616_2_lut_3_lut (.A(\r_Adder_Total[1][0] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12202));
    defparam i8616_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!((B)+!A))" *) LUT4 i8559_2_lut (.A(r_Sample_R[7]), 
            .B(r_Sample_R[23]), .Z(n12311));
    defparam i8559_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i15_4_lut (.A(n12244), 
            .B(r_Sample_L[16]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[14]));
    defparam mux_804_i15_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i15_3_lut (.A(Sample_Mix[14]), 
            .B(n132_adj_1312[14]), .C(\SM_Sample_Output[0] ), .Z(n3250[14]));
    defparam mux_800_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i1_3_lut (.A(n3309[0]), 
            .B(n3279[0]), .C(n8778), .Z(n3336[0]));
    defparam mux_811_i1_3_lut.INIT = "0xacac";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ SM_Sample_Output__i0 (.D(n5848), 
            .SP(n3931), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i1_3_lut (.A(n3250[0]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[0]));
    defparam mux_809_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i1_4_lut (.A(n12164), 
            .B(r_Sample_L[2]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[0]));
    defparam mux_804_i1_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i1_3_lut (.A(Sample_Mix[0]), 
            .B(n132_adj_1312[0]), .C(\SM_Sample_Output[0] ), .Z(n3250[0]));
    defparam mux_800_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i25_4_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[2] ), 
            .Z(n12));
    defparam i25_4_lut.INIT = "0x1245";
    (* lut_function="(A (B (C)))" *) LUT4 i8617_2_lut_3_lut (.A(\r_Adder_Total[1][15] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12201));
    defparam i8617_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!((B)+!A))" *) LUT4 i8561_2_lut (.A(r_Sample_R[8]), 
            .B(r_Sample_R[23]), .Z(n12310));
    defparam i8561_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i14_3_lut (.A(n3309[13]), 
            .B(n3279[13]), .C(n8778), .Z(n3336[13]));
    defparam mux_811_i14_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13226_bdd_4_lut (.A(n13226), 
            .B(n132[0]), .C(n12202), .D(\SM_Sample_Output[2] ), .Z(n13229));
    defparam n13226_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@7(52[10],52[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i5629_3_lut (.A(n13), 
            .B(r_Sample_L[24]), .C(n14_adj_1282), .Z(o_Debug_N_1098));   /* synthesis lineinfo="@7(93[10],93[33])"*/
    defparam i5629_3_lut.INIT = "0x3232";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_146  (.A(\SM_Sample_Output[0] ), 
            .B(n12293), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13226));
    defparam \SM_Sample_Output[0]_bdd_4_lut_146 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_L[22]), .C(r_Sample_L[20]), .D(r_Sample_L[23]), 
            .Z(n13));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i14_3_lut (.A(n3250[13]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[13]));
    defparam mux_809_i14_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i0 (.D(n13229), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[0]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i0.REGSET = "RESET";
    defparam r_Sample_R__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_482 (.A(r_Sample_L[18]), 
            .B(r_Sample_L[21]), .C(r_Sample_L[19]), .D(r_Sample_L[17]), 
            .Z(n14_adj_1282));
    defparam i6_4_lut_adj_482.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i14_4_lut (.A(n12242), 
            .B(r_Sample_L[15]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[13]));
    defparam mux_804_i14_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B)+!A))" *) LUT4 i8564_2_lut (.A(r_Sample_R[11]), 
            .B(r_Sample_R[23]), .Z(n12307));
    defparam i8564_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i14_3_lut (.A(Sample_Mix[13]), 
            .B(n132_adj_1312[13]), .C(\SM_Sample_Output[0] ), .Z(n3250[13]));
    defparam mux_800_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i15_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n3605), .D(\SM_Sample_Output[0] ), 
            .Z(n4877[14]));
    defparam mux_1914_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B))" *) LUT4 i965_2_lut (.A(\SM_Sample_Output[3] ), 
            .B(\SM_Sample_Output[0] ), .Z(n3579));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i965_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i8562_2_lut (.A(r_Sample_R[9]), 
            .B(r_Sample_R[23]), .Z(n12309));
    defparam i8562_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i13_3_lut (.A(n3309[12]), 
            .B(n3279[12]), .C(n8778), .Z(n3336[12]));
    defparam mux_811_i13_3_lut.INIT = "0xacac";
    (* lut_function="(A (B (C)))" *) LUT4 i8618_2_lut_3_lut (.A(\r_Adder_Total[1][14] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12200));
    defparam i8618_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i13_3_lut (.A(n3250[12]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[12]));
    defparam mux_809_i13_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i15 (.D(n4877[15]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i13_4_lut (.A(n12240), 
            .B(r_Sample_L[14]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[12]));
    defparam mux_804_i13_4_lut.INIT = "0x0aca";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i4486_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3605), .C(n6882), .D(Output_Data[20]), .Z(n7497));
    defparam i4486_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i13_3_lut (.A(Sample_Mix[12]), 
            .B(n132_adj_1312[12]), .C(\SM_Sample_Output[0] ), .Z(n3250[12]));
    defparam mux_800_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8619_2_lut_3_lut (.A(\r_Adder_Total[1][12] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12199));
    defparam i8619_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13238_bdd_4_lut (.A(n13238), 
            .B(n132[15]), .C(n12201), .D(\SM_Sample_Output[2] ), .Z(n13241));
    defparam n13238_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)))" *) LUT4 i8620_2_lut_3_lut (.A(\r_Adder_Total[1][11] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12198));
    defparam i8620_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_147  (.A(\SM_Sample_Output[0] ), 
            .B(n12296), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13238));
    defparam \SM_Sample_Output[0]_bdd_4_lut_147 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i14 (.D(n4877[14]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i8621_2_lut_3_lut (.A(\r_Adder_Total[1][10] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12197));
    defparam i8621_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13244_bdd_4_lut (.A(n13244), 
            .B(n132[14]), .C(n12200), .D(\SM_Sample_Output[2] ), .Z(n13247));
    defparam n13244_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_148  (.A(\SM_Sample_Output[0] ), 
            .B(n12303), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13244));
    defparam \SM_Sample_Output[0]_bdd_4_lut_148 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i13 (.D(n4877[13]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i12 (.D(n4877[12]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i11 (.D(n4877[11]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i10 (.D(n4877[10]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i9 (.D(n4877[9]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i8 (.D(n4877[8]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i7 (.D(n4877[7]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i6 (.D(n4877[6]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i5 (.D(n4877[5]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i4 (.D(n4877[4]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i3 (.D(n4877[3]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i8623_2_lut_3_lut (.A(\r_Adder_Total[1][9] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12196));
    defparam i8623_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i2 (.D(n4877[2]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i1 (.D(n4877[1]), 
            .SP(n6882), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i24 (.D(n3336[24]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[24]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i24.REGSET = "RESET";
    defparam r_Sample_L__i24.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i12_3_lut (.A(n3309[11]), 
            .B(n3279[11]), .C(n8778), .Z(n3336[11]));
    defparam mux_811_i12_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13250_bdd_4_lut (.A(n13250), 
            .B(n132[12]), .C(n12199), .D(\SM_Sample_Output[2] ), .Z(n13253));
    defparam n13250_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i14_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n3605), .D(\SM_Sample_Output[0] ), 
            .Z(n4877[13]));
    defparam mux_1914_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_149  (.A(\SM_Sample_Output[0] ), 
            .B(n12304), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13250));
    defparam \SM_Sample_Output[0]_bdd_4_lut_149 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13256_bdd_4_lut (.A(n13256), 
            .B(n132[11]), .C(n12198), .D(\SM_Sample_Output[2] ), .Z(n13259));
    defparam n13256_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B)))" *) LUT4 i9009_2_lut (.A(n10754), .B(reset_n_c), 
            .Z(n3931));
    defparam i9009_2_lut.INIT = "0x7777";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i13_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n3605), .D(\SM_Sample_Output[0] ), 
            .Z(n4877[12]));
    defparam mux_1914_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_150  (.A(\SM_Sample_Output[0] ), 
            .B(n12305), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13256));
    defparam \SM_Sample_Output[0]_bdd_4_lut_150 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13262_bdd_4_lut (.A(n13262), 
            .B(n132[10]), .C(n12197), .D(\SM_Sample_Output[2] ), .Z(n13265));
    defparam n13262_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_151  (.A(\SM_Sample_Output[0] ), 
            .B(n12306), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13262));
    defparam \SM_Sample_Output[0]_bdd_4_lut_151 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i12_3_lut (.A(n3250[11]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[11]));
    defparam mux_809_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i12_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n3605), .D(\SM_Sample_Output[0] ), 
            .Z(n4877[11]));
    defparam mux_1914_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i11_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n3605), .D(\SM_Sample_Output[0] ), 
            .Z(n4877[10]));
    defparam mux_1914_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13268_bdd_4_lut (.A(n13268), 
            .B(n132[9]), .C(n12196), .D(\SM_Sample_Output[2] ), .Z(n13271));
    defparam n13268_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_152  (.A(\SM_Sample_Output[0] ), 
            .B(n12307), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13268));
    defparam \SM_Sample_Output[0]_bdd_4_lut_152 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13274_bdd_4_lut (.A(n13274), 
            .B(n132[8]), .C(n12195), .D(\SM_Sample_Output[2] ), .Z(n13277));
    defparam n13274_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i10_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[9]));
    defparam mux_1914_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_153  (.A(\SM_Sample_Output[0] ), 
            .B(n12308), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13274));
    defparam \SM_Sample_Output[0]_bdd_4_lut_153 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13280_bdd_4_lut (.A(n13280), 
            .B(n132[7]), .C(n12192), .D(\SM_Sample_Output[2] ), .Z(n13283));
    defparam n13280_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_154  (.A(\SM_Sample_Output[0] ), 
            .B(n12309), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13280));
    defparam \SM_Sample_Output[0]_bdd_4_lut_154 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13286_bdd_4_lut (.A(n13286), 
            .B(n132[6]), .C(n12191), .D(\SM_Sample_Output[2] ), .Z(n13289));
    defparam n13286_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_155  (.A(\SM_Sample_Output[0] ), 
            .B(n12310), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13286));
    defparam \SM_Sample_Output[0]_bdd_4_lut_155 .INIT = "0xe4aa";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i9269_3_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[1] ), .Z(n3581));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i9269_3_lut.INIT = "0x0808";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13292_bdd_4_lut (.A(n13292), 
            .B(n132[5]), .C(n12190), .D(\SM_Sample_Output[2] ), .Z(n13295));
    defparam n13292_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_156  (.A(\SM_Sample_Output[0] ), 
            .B(n12311), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13292));
    defparam \SM_Sample_Output[0]_bdd_4_lut_156 .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i12_4_lut (.A(n12238), 
            .B(r_Sample_L[13]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[11]));
    defparam mux_804_i12_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13298_bdd_4_lut (.A(n13298), 
            .B(n132[1]), .C(n12189), .D(\SM_Sample_Output[2] ), .Z(n13301));
    defparam n13298_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_157  (.A(\SM_Sample_Output[0] ), 
            .B(n12312), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13298));
    defparam \SM_Sample_Output[0]_bdd_4_lut_157 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))" *) LUT4 i8565_2_lut (.A(r_Sample_R[12]), 
            .B(r_Sample_R[23]), .Z(n12306));
    defparam i8565_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i23 (.D(n3336[23]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[23]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i23.REGSET = "RESET";
    defparam r_Sample_L__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i22 (.D(n3336[22]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[22]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i22.REGSET = "RESET";
    defparam r_Sample_L__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i21 (.D(n3336[21]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[21]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i21.REGSET = "RESET";
    defparam r_Sample_L__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i20 (.D(n3336[20]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[20]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i20.REGSET = "RESET";
    defparam r_Sample_L__i20.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13304_bdd_4_lut (.A(n13304), 
            .B(n132[4]), .C(n12188), .D(\SM_Sample_Output[2] ), .Z(n13307));
    defparam n13304_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_158  (.A(\SM_Sample_Output[0] ), 
            .B(n12313), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13304));
    defparam \SM_Sample_Output[0]_bdd_4_lut_158 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i19 (.D(n3336[19]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[19]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i19.REGSET = "RESET";
    defparam r_Sample_L__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i18 (.D(n3336[18]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[18]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i17 (.D(n3336[17]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i16 (.D(n3336[16]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i15 (.D(n3336[15]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i14 (.D(n3336[14]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i13 (.D(n3336[13]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i12_3_lut (.A(Sample_Mix[11]), 
            .B(n132_adj_1312[11]), .C(\SM_Sample_Output[0] ), .Z(n3250[11]));
    defparam mux_800_i12_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i12 (.D(n3336[12]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i11 (.D(n3336[11]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i10 (.D(n3336[10]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13310_bdd_4_lut (.A(n13310), 
            .B(n132[3]), .C(n12187), .D(\SM_Sample_Output[2] ), .Z(n13313));
    defparam n13310_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i9 (.D(n3336[9]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_159  (.A(\SM_Sample_Output[0] ), 
            .B(n12314), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13310));
    defparam \SM_Sample_Output[0]_bdd_4_lut_159 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i8 (.D(n3336[8]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i7 (.D(n3336[7]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i6 (.D(n3336[6]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i5 (.D(n3336[5]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i9_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[8]));
    defparam mux_1914_i9_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i4 (.D(n3336[4]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i8698_2_lut_3_lut (.A(\r_Adder_Total[1][8] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12195));
    defparam i8698_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5771_2_lut_4_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[2] ), .C(\SM_Sample_Output[3] ), .D(\SM_Sample_Output[0] ), 
            .Z(n8782));
    defparam i5771_2_lut_4_lut.INIT = "0xfffe";
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i3 (.D(n3336[3]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13316_bdd_4_lut (.A(n13316), 
            .B(n132[2]), .C(n12181), .D(\SM_Sample_Output[2] ), .Z(n13319));
    defparam n13316_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i2 (.D(n3336[2]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i2.REGSET = "RESET";
    defparam r_Sample_L__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_L__i1 (.D(n3336[1]), 
            .SP(n3927), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[1]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_L__i1.REGSET = "RESET";
    defparam r_Sample_L__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i11_3_lut (.A(n3309[10]), 
            .B(n3279[10]), .C(n8778), .Z(n3336[10]));
    defparam mux_811_i11_3_lut.INIT = "0xacac";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n6882), .CK(Main_Clock), .SR(n7228), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut_160  (.A(\SM_Sample_Output[0] ), 
            .B(n12315), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13316));
    defparam \SM_Sample_Output[0]_bdd_4_lut_160 .INIT = "0xe4aa";
    (* lut_function="(A (B (C))+!A !(((D)+!C)+!B))" *) LUT4 i3_4_lut_adj_483 (.A(o_Debug_N_1098), 
            .B(n6_adj_1297), .C(reset_n_c), .D(n3581), .Z(Main_Clock_enable_1));
    defparam i3_4_lut_adj_483.INIT = "0x80c0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i11_3_lut (.A(n3250[10]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[10]));
    defparam mux_809_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8622_2_lut_3_lut (.A(\r_Adder_Total[1][7] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12192));
    defparam i8622_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i11_4_lut (.A(n12236), 
            .B(r_Sample_L[12]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[10]));
    defparam mux_804_i11_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i31_4_lut (.A(n14_adj_1298), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[1] ), 
            .Z(n11017));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i31_4_lut.INIT = "0x3a0a";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13322_bdd_4_lut (.A(n13322), 
            .B(n132[13]), .C(n12318), .D(\SM_Sample_Output[2] ), .Z(n13325));
    defparam n13322_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i8_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[7]));
    defparam mux_1914_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B+!((D)+!C))+!A (B+(C+(D)))))" *) LUT4 i2_4_lut (.A(n3581), 
            .B(n8472), .C(n3579), .D(n8426), .Z(n6_adj_1297));
    defparam i2_4_lut.INIT = "0x2203";
    (* lut_function="(!((B)+!A))" *) LUT4 i8566_2_lut (.A(r_Sample_R[13]), 
            .B(r_Sample_R[23]), .Z(n12305));
    defparam i8566_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \SM_Sample_Output[0]_bdd_4_lut  (.A(\SM_Sample_Output[0] ), 
            .B(n12317), .C(n242), .D(\SM_Sample_Output[2] ), .Z(n13322));
    defparam \SM_Sample_Output[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i32_4_lut (.A(\SM_Sample_Output[3] ), 
            .B(n17), .C(\SM_Sample_Output[0] ), .D(n5379), .Z(n14_adj_1298));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i32_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i11_3_lut (.A(Sample_Mix[10]), 
            .B(n132_adj_1312[10]), .C(\SM_Sample_Output[0] ), .Z(n3250[10]));
    defparam mux_800_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i5767_3_lut_4_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[2] ), 
            .Z(n8778));
    defparam i5767_3_lut_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B (C)))" *) LUT4 i8625_2_lut_3_lut (.A(\r_Adder_Total[1][6] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12191));
    defparam i8625_2_lut_3_lut.INIT = "0x8080";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ SM_Sample_Output__i1 (.D(n4026[1]), 
            .SP(n3931), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut (.A(n8472), 
            .B(\SM_Sample_Output[0] ), .C(n4), .D(n4_adj_1300), .Z(n10754));
    defparam i1_4_lut.INIT = "0xfbfa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i33_3_lut (.A(\SM_Sample_Output[3] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[1] ), .Z(n17));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i33_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8582_2_lut_3_lut (.A(\r_Adder_Total[0][0] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12164));
    defparam i8582_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i10_3_lut (.A(n3309[9]), 
            .B(n3279[9]), .C(n8778), .Z(n3336[9]));
    defparam mux_811_i10_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i10_3_lut (.A(n3250[9]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[9]));
    defparam mux_809_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i10_4_lut (.A(n12234), 
            .B(r_Sample_L[11]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[9]));
    defparam mux_804_i10_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i10_3_lut (.A(Sample_Mix[9]), 
            .B(n132_adj_1312[9]), .C(\SM_Sample_Output[0] ), .Z(n3250[9]));
    defparam mux_800_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8629_2_lut_3_lut (.A(\r_Adder_Total[1][5] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12190));
    defparam i8629_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8626_2_lut_3_lut (.A(\r_Adder_Total[1][1] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12189));
    defparam i8626_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_793_i17_4_lut (.A(n3139[16]), 
            .B(r_Sample_R[18]), .C(\SM_Sample_Output[2] ), .D(n5367), 
            .Z(n3168[16]));
    defparam mux_793_i17_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (D))+!A (B ((D)+!C)+!B !(C)))" *) LUT4 i1_4_lut_adj_484 (.A(n6), 
            .B(\SM_Sample_Output[1] ), .C(n8782), .D(n4_adj_1301), .Z(n4));
    defparam i1_4_lut_adj_484.INIT = "0xcd05";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_789_i17_4_lut (.A(\r_Adder_Total[1][16] ), 
            .B(n132[16]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3139[16]));
    defparam mux_789_i17_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B))" *) LUT4 i2363_2_lut (.A(r_Sample_R[23]), .B(\SM_Sample_Output[0] ), 
            .Z(n5367));
    defparam i2363_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i9_3_lut (.A(n3309[8]), 
            .B(n3279[8]), .C(n8778), .Z(n3336[8]));
    defparam mux_811_i9_3_lut.INIT = "0xacac";
    (* lut_function="(!((B)+!A))" *) LUT4 i8581_2_lut (.A(r_Sample_R[14]), 
            .B(r_Sample_R[23]), .Z(n12304));
    defparam i8581_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i9_3_lut (.A(n3250[8]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[8]));
    defparam mux_809_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i9_4_lut (.A(n12232), 
            .B(r_Sample_L[10]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[8]));
    defparam mux_804_i9_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i9_3_lut (.A(Sample_Mix[8]), 
            .B(n132_adj_1312[8]), .C(\SM_Sample_Output[0] ), .Z(n3250[8]));
    defparam mux_800_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_485 (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .Z(n4_adj_1301));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i1_3_lut_adj_485.INIT = "0x1414";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_793_i18_4_lut (.A(n3139[17]), 
            .B(r_Sample_R[19]), .C(\SM_Sample_Output[2] ), .D(n5367), 
            .Z(n3168[17]));
    defparam mux_793_i18_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C)))" *) LUT4 i8627_2_lut_3_lut (.A(\r_Adder_Total[1][4] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12188));
    defparam i8627_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_789_i18_4_lut (.A(\r_Adder_Total[1][17] ), 
            .B(n132[17]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3139[17]));
    defparam mux_789_i18_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)))" *) LUT4 i8696_2_lut_3_lut (.A(\r_Adder_Total[1][3] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12187));
    defparam i8696_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i8_3_lut (.A(n3309[7]), 
            .B(n3279[7]), .C(n8778), .Z(n3336[7]));
    defparam mux_811_i8_3_lut.INIT = "0xacac";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i7_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[6]));
    defparam mux_1914_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i8_3_lut (.A(n3250[7]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[7]));
    defparam mux_809_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_793_i19_4_lut (.A(n3139[18]), 
            .B(r_Sample_R[20]), .C(\SM_Sample_Output[2] ), .D(n5367), 
            .Z(n3168[18]));
    defparam mux_793_i19_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C)))" *) LUT4 i8673_2_lut_3_lut (.A(\r_Adder_Total[1][2] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12181));
    defparam i8673_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 mux_811_i25_4_lut (.A(n12270), 
            .B(\r_Adder_Total[0][24] ), .C(n8778), .D(n5379), .Z(n3336[24]));
    defparam mux_811_i25_4_lut.INIT = "0xaca0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i8_4_lut (.A(n12230), 
            .B(r_Sample_L[9]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[7]));
    defparam mux_804_i8_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i8647_4_lut (.A(Sample_Mix[24]), 
            .B(\SM_Sample_Output[2] ), .C(n132_adj_1312[24]), .D(\SM_Sample_Output[0] ), 
            .Z(n12270));
    defparam i8647_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i8_3_lut (.A(Sample_Mix[7]), 
            .B(n132_adj_1312[7]), .C(\SM_Sample_Output[0] ), .Z(n3250[7]));
    defparam mux_800_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_789_i19_4_lut (.A(\r_Adder_Total[1][18] ), 
            .B(n132[18]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3139[18]));
    defparam mux_789_i19_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i6_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[5]));
    defparam mux_1914_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C)))" *) LUT4 i8579_2_lut_3_lut (.A(\r_Adder_Total[1][13] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12318));
    defparam i8579_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i5_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[4]));
    defparam mux_1914_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_793_i20_4_lut (.A(n3139[19]), 
            .B(r_Sample_R[21]), .C(\SM_Sample_Output[2] ), .D(n5367), 
            .Z(n3168[19]));
    defparam mux_793_i20_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_789_i20_4_lut (.A(\r_Adder_Total[1][19] ), 
            .B(n132[19]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3139[19]));
    defparam mux_789_i20_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_793_i21_4_lut (.A(n3139[20]), 
            .B(r_Sample_R[22]), .C(\SM_Sample_Output[2] ), .D(n5367), 
            .Z(n3168[20]));
    defparam mux_793_i21_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_789_i21_4_lut (.A(\r_Adder_Total[1][20] ), 
            .B(n132[20]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3139[20]));
    defparam mux_789_i21_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i7_3_lut (.A(n3309[6]), 
            .B(n3279[6]), .C(n8778), .Z(n3336[6]));
    defparam mux_811_i7_3_lut.INIT = "0xacac";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i4_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[3]));
    defparam mux_1914_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i7_3_lut (.A(n3250[6]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[6]));
    defparam mux_809_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i3_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[2]));
    defparam mux_1914_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 i1_1_lut (.A(reset_n_c), .Z(reset_n_N_195));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i7_4_lut (.A(n12228), 
            .B(r_Sample_L[8]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[6]));
    defparam mux_804_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i7_3_lut (.A(Sample_Mix[6]), 
            .B(n132_adj_1312[6]), .C(\SM_Sample_Output[0] ), .Z(n3250[6]));
    defparam mux_800_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5699_4_lut (.A(n12208), 
            .B(\SM_Sample_Output[2] ), .C(n132[21]), .D(\SM_Sample_Output[0] ), 
            .Z(n3168[21]));
    defparam i5699_4_lut.INIT = "0x3022";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_793_i23_4_lut (.A(n3139[22]), 
            .B(r_Sample_R[24]), .C(\SM_Sample_Output[2] ), .D(n5367), 
            .Z(n3168[22]));
    defparam mux_793_i23_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_789_i23_4_lut (.A(\r_Adder_Total[1][22] ), 
            .B(n132[22]), .C(\SM_Sample_Output[0] ), .D(n6), .Z(n3139[22]));
    defparam mux_789_i23_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i6_3_lut (.A(n3309[5]), 
            .B(n3279[5]), .C(n8778), .Z(n3336[5]));
    defparam mux_811_i6_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i6_3_lut (.A(n3250[5]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[5]));
    defparam mux_809_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i6_4_lut (.A(n12226), 
            .B(r_Sample_L[7]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[5]));
    defparam mux_804_i6_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i6_3_lut (.A(Sample_Mix[5]), 
            .B(n132_adj_1312[5]), .C(\SM_Sample_Output[0] ), .Z(n3250[5]));
    defparam mux_800_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5700_4_lut (.A(n12210), 
            .B(\SM_Sample_Output[2] ), .C(n132[23]), .D(\SM_Sample_Output[0] ), 
            .Z(n3168[23]));
    defparam i5700_4_lut.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5701_4_lut (.A(n12211), 
            .B(\SM_Sample_Output[2] ), .C(n132[24]), .D(\SM_Sample_Output[0] ), 
            .Z(n3168[24]));
    defparam i5701_4_lut.INIT = "0x3022";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_486 (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[1] ), .C(DAC_Ready), .Z(n4_adj_1300));
    defparam i1_2_lut_3_lut_adj_486.INIT = "0x2020";
    (* lut_function="(A (B (C)))" *) LUT4 i8679_2_lut_3_lut (.A(\r_Adder_Total[0][1] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12218));
    defparam i8679_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i5_3_lut (.A(n3309[4]), 
            .B(n3279[4]), .C(n8778), .Z(n3336[4]));
    defparam mux_811_i5_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i5_3_lut (.A(n3250[4]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[4]));
    defparam mux_809_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i5_4_lut (.A(n12224), 
            .B(r_Sample_L[6]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[4]));
    defparam mux_804_i5_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C)))" *) LUT4 i8601_2_lut_3_lut (.A(\r_Adder_Total[0][2] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12220));
    defparam i8601_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i5_3_lut (.A(Sample_Mix[4]), 
            .B(n132_adj_1312[4]), .C(\SM_Sample_Output[0] ), .Z(n3250[4]));
    defparam mux_800_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8599_2_lut_3_lut (.A(\r_Adder_Total[0][3] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12222));
    defparam i8599_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i4_3_lut (.A(n3309[3]), 
            .B(n3279[3]), .C(n8778), .Z(n3336[3]));
    defparam mux_811_i4_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i4_3_lut (.A(n3250[3]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[3]));
    defparam mux_809_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1914_i2_4_lut (.A(r_Sample_L[1]), 
            .B(r_Sample_R[1]), .C(n3605), .D(\SM_Sample_Output[0] ), .Z(n4877[1]));
    defparam mux_1914_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i4_4_lut (.A(n12222), 
            .B(r_Sample_L[5]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[3]));
    defparam mux_804_i4_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i4_3_lut (.A(Sample_Mix[3]), 
            .B(n132_adj_1312[3]), .C(\SM_Sample_Output[0] ), .Z(n3250[3]));
    defparam mux_800_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8596_2_lut_3_lut (.A(\r_Adder_Total[0][4] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12224));
    defparam i8596_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8604_2_lut_3_lut (.A(\r_Adder_Total[1][24] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12211));
    defparam i8604_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 mux_811_i24_4_lut (.A(n12268), 
            .B(\r_Adder_Total[0][23] ), .C(n8778), .D(n5379), .Z(n3336[23]));
    defparam mux_811_i24_4_lut.INIT = "0xaca0";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i3_3_lut (.A(n3309[2]), 
            .B(n3279[2]), .C(n8778), .Z(n3336[2]));
    defparam mux_811_i3_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i3_3_lut (.A(n3250[2]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[2]));
    defparam mux_809_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i3_4_lut (.A(n12220), 
            .B(r_Sample_L[4]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[2]));
    defparam mux_804_i3_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C)))" *) LUT4 i8605_2_lut_3_lut (.A(\r_Adder_Total[1][23] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12210));
    defparam i8605_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8595_2_lut_3_lut (.A(\r_Adder_Total[0][5] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12226));
    defparam i8595_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i3_3_lut (.A(Sample_Mix[2]), 
            .B(n132_adj_1312[2]), .C(\SM_Sample_Output[0] ), .Z(n3250[2]));
    defparam mux_800_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_811_i2_3_lut (.A(n3309[1]), 
            .B(n3279[1]), .C(n8778), .Z(n3336[1]));
    defparam mux_811_i2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_809_i2_3_lut (.A(n3250[1]), 
            .B(o_Debug_N_1098), .C(\SM_Sample_Output[2] ), .Z(n3309[1]));
    defparam mux_809_i2_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ SM_Sample_Output__i2 (.D(n11017), 
            .SP(n3931), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i2_4_lut (.A(n12218), 
            .B(r_Sample_L[3]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[1]));
    defparam mux_804_i2_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i2_3_lut (.A(Sample_Mix[1]), 
            .B(n132_adj_1312[1]), .C(\SM_Sample_Output[0] ), .Z(n3250[1]));
    defparam mux_800_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i8708_4_lut (.A(Sample_Mix[23]), 
            .B(\SM_Sample_Output[2] ), .C(n132_adj_1312[23]), .D(\SM_Sample_Output[0] ), 
            .Z(n12268));
    defparam i8708_4_lut.INIT = "0x3022";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ SM_Sample_Output__i3 (.D(n4026[3]), 
            .SP(n5), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[3] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam SM_Sample_Output__i3.REGSET = "RESET";
    defparam SM_Sample_Output__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_811_i23_4_lut (.A(n3250[22]), 
            .B(n3279[22]), .C(n8778), .D(\SM_Sample_Output[2] ), .Z(n3336[22]));
    defparam mux_811_i23_4_lut.INIT = "0x0cac";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i1 (.D(n13301), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[1]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i1.REGSET = "RESET";
    defparam r_Sample_R__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i2 (.D(n13319), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i2.REGSET = "RESET";
    defparam r_Sample_R__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i3 (.D(n13313), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i4 (.D(n13307), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i5 (.D(n13295), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i6 (.D(n13289), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i7 (.D(n13283), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i8 (.D(n13277), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i9 (.D(n13271), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i10 (.D(n13265), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i11 (.D(n13259), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i12 (.D(n13253), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i13 (.D(n13325), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i14 (.D(n13247), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i15 (.D(n13241), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i16 (.D(n3168[16]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i17 (.D(n3168[17]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i18 (.D(n3168[18]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[18]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i19 (.D(n3168[19]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[19]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i19.REGSET = "RESET";
    defparam r_Sample_R__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i20 (.D(n3168[20]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[20]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i20.REGSET = "RESET";
    defparam r_Sample_R__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i21 (.D(n3168[21]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[21]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i21.REGSET = "RESET";
    defparam r_Sample_R__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i22 (.D(n3168[22]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[22]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i22.REGSET = "RESET";
    defparam r_Sample_R__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i23 (.D(n3168[23]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[23]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i23.REGSET = "RESET";
    defparam r_Sample_R__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ r_Sample_R__i24 (.D(n3168[24]), 
            .SP(n3929), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[24]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam r_Sample_R__i24.REGSET = "RESET";
    defparam r_Sample_R__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i17 (.D(n7498), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3_4_lut_adj_487 (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[3] ), .C(reset_n_c), .D(n5355), .Z(n3879));
    defparam i3_4_lut_adj_487.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i2353_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n5355));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i2353_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i8674_2_lut (.A(r_Sample_R[16]), 
            .B(r_Sample_R[23]), .Z(n12303));
    defparam i8674_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i8612_2_lut_3_lut (.A(\r_Adder_Total[1][21] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12208));
    defparam i8612_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8594_2_lut_3_lut (.A(\r_Adder_Total[0][6] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12228));
    defparam i8594_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i23_3_lut (.A(Sample_Mix[22]), 
            .B(n132_adj_1312[22]), .C(\SM_Sample_Output[0] ), .Z(n3250[22]));
    defparam mux_800_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i8589_2_lut_3_lut (.A(\r_Adder_Total[0][7] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12230));
    defparam i8589_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8587_2_lut_3_lut (.A(\r_Adder_Total[0][8] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12232));
    defparam i8587_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8585_2_lut_3_lut (.A(\r_Adder_Total[0][9] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12234));
    defparam i8585_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i5691_2_lut_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .C(\SM_Sample_Output[2] ), .Z(n4026[3]));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i5691_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i23_4_lut (.A(n12258), 
            .B(r_Sample_L[24]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[22]));
    defparam mux_804_i23_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C)))" *) LUT4 i8580_2_lut_3_lut (.A(\r_Adder_Total[0][10] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12236));
    defparam i8580_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8573_2_lut_3_lut (.A(\r_Adder_Total[0][11] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12238));
    defparam i8573_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A+!(B (C (D))+!B (C))))" *) LUT4 i2_4_lut_adj_488 (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n10713));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam i2_4_lut_adj_488.INIT = "0x5010";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 mux_811_i22_4_lut (.A(n12265), 
            .B(\r_Adder_Total[0][21] ), .C(n8778), .D(n5379), .Z(n3336[21]));
    defparam mux_811_i22_4_lut.INIT = "0xaca0";
    (* lut_function="(A (B (C)))" *) LUT4 i8568_2_lut_3_lut (.A(\r_Adder_Total[0][12] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12240));
    defparam i8568_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8560_2_lut_3_lut (.A(\r_Adder_Total[0][13] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12242));
    defparam i8560_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8554_2_lut_3_lut (.A(\r_Adder_Total[0][14] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12244));
    defparam i8554_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8553_2_lut_3_lut (.A(\r_Adder_Total[0][15] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12246));
    defparam i8553_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i8598_2_lut_3_lut (.A(\r_Adder_Total[0][16] ), 
            .B(DAC_Send), .C(DAC_Ready), .Z(n12248));
    defparam i8598_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i8706_4_lut (.A(Sample_Mix[21]), 
            .B(\SM_Sample_Output[2] ), .C(n132_adj_1312[21]), .D(\SM_Sample_Output[0] ), 
            .Z(n12265));
    defparam i8706_4_lut.INIT = "0x3022";
    (* lut_function="(A (B))" *) LUT4 i4217_2_lut (.A(n6882), .B(n3605), 
            .Z(n7228));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam i4217_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i5461_rep_27_3_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[3] ), .C(\SM_Sample_Output[2] ), .Z(n13823));
    defparam i5461_rep_27_3_lut.INIT = "0xc8c8";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_811_i21_4_lut (.A(n3250[20]), 
            .B(n3279[20]), .C(n8778), .D(\SM_Sample_Output[2] ), .Z(n3336[20]));
    defparam mux_811_i21_4_lut.INIT = "0x0cac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i21_3_lut (.A(Sample_Mix[20]), 
            .B(n132_adj_1312[20]), .C(\SM_Sample_Output[0] ), .Z(n3250[20]));
    defparam mux_800_i21_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i21_4_lut (.A(n12256), 
            .B(r_Sample_L[22]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[20]));
    defparam mux_804_i21_4_lut.INIT = "0x0aca";
    FA2 add_1439_add_5_25 (.A0(GND_net), .B0(r_Sample_L[23]), .C0(r_Sample_R[23]), 
        .D0(n9796), .CI0(n9796), .A1(GND_net), .B1(r_Sample_L[24]), 
        .C1(r_Sample_R[24]), .D1(n14418), .CI1(n14418), .CO0(n14418), 
        .S0(n132_adj_1313[23]), .S1(n132_adj_1313[24]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_25.INIT0 = "0xc33c";
    defparam add_1439_add_5_25.INIT1 = "0xc33c";
    FA2 add_1439_add_5_23 (.A0(GND_net), .B0(r_Sample_L[21]), .C0(r_Sample_R[21]), 
        .D0(n9794), .CI0(n9794), .A1(GND_net), .B1(r_Sample_L[22]), 
        .C1(r_Sample_R[22]), .D1(n14415), .CI1(n14415), .CO0(n14415), 
        .CO1(n9796), .S0(n132_adj_1313[21]), .S1(n132_adj_1313[22]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_23.INIT0 = "0xc33c";
    defparam add_1439_add_5_23.INIT1 = "0xc33c";
    FA2 add_1439_add_5_21 (.A0(GND_net), .B0(r_Sample_L[19]), .C0(r_Sample_R[19]), 
        .D0(n9792), .CI0(n9792), .A1(GND_net), .B1(r_Sample_L[20]), 
        .C1(r_Sample_R[20]), .D1(n14412), .CI1(n14412), .CO0(n14412), 
        .CO1(n9794), .S0(n132_adj_1313[19]), .S1(n132_adj_1313[20]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_21.INIT0 = "0xc33c";
    defparam add_1439_add_5_21.INIT1 = "0xc33c";
    FA2 add_1439_add_5_19 (.A0(GND_net), .B0(r_Sample_L[17]), .C0(r_Sample_R[17]), 
        .D0(n9790), .CI0(n9790), .A1(GND_net), .B1(r_Sample_L[18]), 
        .C1(r_Sample_R[18]), .D1(n14409), .CI1(n14409), .CO0(n14409), 
        .CO1(n9792), .S0(n132_adj_1313[17]), .S1(n132_adj_1313[18]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_19.INIT0 = "0xc33c";
    defparam add_1439_add_5_19.INIT1 = "0xc33c";
    FA2 add_1439_add_5_17 (.A0(GND_net), .B0(r_Sample_L[15]), .C0(r_Sample_R[15]), 
        .D0(n9788), .CI0(n9788), .A1(GND_net), .B1(r_Sample_L[16]), 
        .C1(r_Sample_R[16]), .D1(n14406), .CI1(n14406), .CO0(n14406), 
        .CO1(n9790), .S0(n132_adj_1313[15]), .S1(n132_adj_1313[16]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_17.INIT0 = "0xc33c";
    defparam add_1439_add_5_17.INIT1 = "0xc33c";
    FA2 add_1439_add_5_15 (.A0(GND_net), .B0(r_Sample_L[13]), .C0(r_Sample_R[13]), 
        .D0(n9786), .CI0(n9786), .A1(GND_net), .B1(r_Sample_L[14]), 
        .C1(r_Sample_R[14]), .D1(n14403), .CI1(n14403), .CO0(n14403), 
        .CO1(n9788), .S0(n132_adj_1313[13]), .S1(n132_adj_1313[14]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_15.INIT0 = "0xc33c";
    defparam add_1439_add_5_15.INIT1 = "0xc33c";
    FA2 add_1439_add_5_13 (.A0(GND_net), .B0(r_Sample_L[11]), .C0(r_Sample_R[11]), 
        .D0(n9784), .CI0(n9784), .A1(GND_net), .B1(r_Sample_L[12]), 
        .C1(r_Sample_R[12]), .D1(n14400), .CI1(n14400), .CO0(n14400), 
        .CO1(n9786), .S0(n132_adj_1313[11]), .S1(n132_adj_1313[12]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_13.INIT0 = "0xc33c";
    defparam add_1439_add_5_13.INIT1 = "0xc33c";
    FA2 add_1439_add_5_11 (.A0(GND_net), .B0(r_Sample_L[9]), .C0(r_Sample_R[9]), 
        .D0(n9782), .CI0(n9782), .A1(GND_net), .B1(r_Sample_L[10]), 
        .C1(r_Sample_R[10]), .D1(n14397), .CI1(n14397), .CO0(n14397), 
        .CO1(n9784), .S0(n132_adj_1313[9]), .S1(n132_adj_1313[10]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_11.INIT0 = "0xc33c";
    defparam add_1439_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_811_i20_4_lut (.A(n3250[19]), 
            .B(n3279[19]), .C(n8778), .D(\SM_Sample_Output[2] ), .Z(n3336[19]));
    defparam mux_811_i20_4_lut.INIT = "0x0cac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i20_3_lut (.A(Sample_Mix[19]), 
            .B(n132_adj_1312[19]), .C(\SM_Sample_Output[0] ), .Z(n3250[19]));
    defparam mux_800_i20_3_lut.INIT = "0xcaca";
    FA2 add_1439_add_5_9 (.A0(GND_net), .B0(r_Sample_L[7]), .C0(r_Sample_R[7]), 
        .D0(n9780), .CI0(n9780), .A1(GND_net), .B1(r_Sample_L[8]), .C1(r_Sample_R[8]), 
        .D1(n14394), .CI1(n14394), .CO0(n14394), .CO1(n9782), .S0(n132_adj_1313[7]), 
        .S1(n132_adj_1313[8]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_9.INIT0 = "0xc33c";
    defparam add_1439_add_5_9.INIT1 = "0xc33c";
    FA2 add_1439_add_5_7 (.A0(GND_net), .B0(r_Sample_L[5]), .C0(r_Sample_R[5]), 
        .D0(n9778), .CI0(n9778), .A1(GND_net), .B1(r_Sample_L[6]), .C1(r_Sample_R[6]), 
        .D1(n14391), .CI1(n14391), .CO0(n14391), .CO1(n9780), .S0(n132_adj_1313[5]), 
        .S1(n132_adj_1313[6]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_7.INIT0 = "0xc33c";
    defparam add_1439_add_5_7.INIT1 = "0xc33c";
    FA2 add_1439_add_5_5 (.A0(GND_net), .B0(r_Sample_L[3]), .C0(r_Sample_R[3]), 
        .D0(n9776), .CI0(n9776), .A1(GND_net), .B1(r_Sample_L[4]), .C1(r_Sample_R[4]), 
        .D1(n14388), .CI1(n14388), .CO0(n14388), .CO1(n9778), .S0(n132_adj_1313[3]), 
        .S1(n132_adj_1313[4]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_5.INIT0 = "0xc33c";
    defparam add_1439_add_5_5.INIT1 = "0xc33c";
    FA2 add_1439_add_5_3 (.A0(GND_net), .B0(r_Sample_L[1]), .C0(r_Sample_R[1]), 
        .D0(n9774), .CI0(n9774), .A1(GND_net), .B1(r_Sample_L[2]), .C1(r_Sample_R[2]), 
        .D1(n14385), .CI1(n14385), .CO0(n14385), .CO1(n9776), .S0(n132_adj_1313[1]), 
        .S1(n132_adj_1313[2]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_3.INIT0 = "0xc33c";
    defparam add_1439_add_5_3.INIT1 = "0xc33c";
    FA2 add_1439_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_L[0]), .C1(r_Sample_R[0]), .D1(n14382), .CI1(n14382), 
        .CO0(n14382), .CO1(n9774), .S1(n132_adj_1313[0]));   /* synthesis lineinfo="@7(62[20],62[43])"*/
    defparam add_1439_add_5_1.INIT0 = "0xc33c";
    defparam add_1439_add_5_1.INIT1 = "0xc33c";
    FA2 add_10_add_5_25 (.A0(GND_net), .B0(r_Sample_R[23]), .C0(GND_net), 
        .D0(n9770), .CI0(n9770), .A1(GND_net), .B1(r_Sample_R[24]), 
        .C1(GND_net), .D1(n14676), .CI1(n14676), .CO0(n14676), .S0(n132[23]), 
        .S1(n132[24]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_25.INIT0 = "0xc33c";
    defparam add_10_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i20_4_lut (.A(n12254), 
            .B(r_Sample_L[21]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[19]));
    defparam mux_804_i20_4_lut.INIT = "0x0aca";
    FA2 add_10_add_5_23 (.A0(GND_net), .B0(r_Sample_R[21]), .C0(GND_net), 
        .D0(n9768), .CI0(n9768), .A1(GND_net), .B1(r_Sample_R[22]), 
        .C1(GND_net), .D1(n14673), .CI1(n14673), .CO0(n14673), .CO1(n9770), 
        .S0(n132[21]), .S1(n132[22]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_23.INIT0 = "0xc33c";
    defparam add_10_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i8718_2_lut (.A(r_Sample_R[17]), 
            .B(r_Sample_R[23]), .Z(n12296));
    defparam i8718_2_lut.INIT = "0x2222";
    FA2 add_10_add_5_21 (.A0(GND_net), .B0(r_Sample_R[19]), .C0(GND_net), 
        .D0(n9766), .CI0(n9766), .A1(GND_net), .B1(r_Sample_R[20]), 
        .C1(GND_net), .D1(n14670), .CI1(n14670), .CO0(n14670), .CO1(n9768), 
        .S0(n132[19]), .S1(n132[20]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_21.INIT0 = "0xc33c";
    defparam add_10_add_5_21.INIT1 = "0xc33c";
    FA2 add_10_add_5_19 (.A0(GND_net), .B0(r_Sample_R[17]), .C0(GND_net), 
        .D0(n9764), .CI0(n9764), .A1(GND_net), .B1(r_Sample_R[18]), 
        .C1(GND_net), .D1(n14667), .CI1(n14667), .CO0(n14667), .CO1(n9766), 
        .S0(n132[17]), .S1(n132[18]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_19.INIT0 = "0xc33c";
    defparam add_10_add_5_19.INIT1 = "0xc33c";
    FA2 add_10_add_5_17 (.A0(GND_net), .B0(r_Sample_R[15]), .C0(VCC_net), 
        .D0(n9762), .CI0(n9762), .A1(GND_net), .B1(r_Sample_R[16]), 
        .C1(VCC_net), .D1(n14664), .CI1(n14664), .CO0(n14664), .CO1(n9764), 
        .S0(n132[15]), .S1(n132[16]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_17.INIT0 = "0xc33c";
    defparam add_10_add_5_17.INIT1 = "0xc33c";
    FA2 add_10_add_5_15 (.A0(GND_net), .B0(r_Sample_R[13]), .C0(VCC_net), 
        .D0(n9760), .CI0(n9760), .A1(GND_net), .B1(r_Sample_R[14]), 
        .C1(VCC_net), .D1(n14661), .CI1(n14661), .CO0(n14661), .CO1(n9762), 
        .S0(n132[13]), .S1(n132[14]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_15.INIT0 = "0xc33c";
    defparam add_10_add_5_15.INIT1 = "0xc33c";
    FA2 add_10_add_5_13 (.A0(GND_net), .B0(r_Sample_R[11]), .C0(VCC_net), 
        .D0(n9758), .CI0(n9758), .A1(GND_net), .B1(r_Sample_R[12]), 
        .C1(VCC_net), .D1(n14658), .CI1(n14658), .CO0(n14658), .CO1(n9760), 
        .S0(n132[11]), .S1(n132[12]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_13.INIT0 = "0xc33c";
    defparam add_10_add_5_13.INIT1 = "0xc33c";
    FA2 add_10_add_5_11 (.A0(GND_net), .B0(r_Sample_R[9]), .C0(VCC_net), 
        .D0(n9756), .CI0(n9756), .A1(GND_net), .B1(r_Sample_R[10]), 
        .C1(VCC_net), .D1(n14655), .CI1(n14655), .CO0(n14655), .CO1(n9758), 
        .S0(n132[9]), .S1(n132[10]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_11.INIT0 = "0xc33c";
    defparam add_10_add_5_11.INIT1 = "0xc33c";
    FA2 add_10_add_5_9 (.A0(GND_net), .B0(r_Sample_R[7]), .C0(VCC_net), 
        .D0(n9754), .CI0(n9754), .A1(GND_net), .B1(r_Sample_R[8]), .C1(VCC_net), 
        .D1(n14652), .CI1(n14652), .CO0(n14652), .CO1(n9756), .S0(n132[7]), 
        .S1(n132[8]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    FA2 add_10_add_5_7 (.A0(GND_net), .B0(r_Sample_R[5]), .C0(VCC_net), 
        .D0(n9752), .CI0(n9752), .A1(GND_net), .B1(r_Sample_R[6]), .C1(VCC_net), 
        .D1(n14649), .CI1(n14649), .CO0(n14649), .CO1(n9754), .S0(n132[5]), 
        .S1(n132[6]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    FA2 add_10_add_5_5 (.A0(GND_net), .B0(r_Sample_R[3]), .C0(VCC_net), 
        .D0(n9750), .CI0(n9750), .A1(GND_net), .B1(r_Sample_R[4]), .C1(VCC_net), 
        .D1(n14646), .CI1(n14646), .CO0(n14646), .CO1(n9752), .S0(n132[3]), 
        .S1(n132[4]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_811_i19_4_lut (.A(n3250[18]), 
            .B(n3279[18]), .C(n8778), .D(\SM_Sample_Output[2] ), .Z(n3336[18]));
    defparam mux_811_i19_4_lut.INIT = "0x0cac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i19_3_lut (.A(Sample_Mix[18]), 
            .B(n132_adj_1312[18]), .C(\SM_Sample_Output[0] ), .Z(n3250[18]));
    defparam mux_800_i19_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i20 (.D(n7497), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Output_Data__i21 (.D(n7496), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) IOL_B o_Debug (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(n3581), .CE(Main_Clock_enable_1), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(Main_Clock), 
            .PADDO(debug_c));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam o_Debug.LATCHIN = "LATCH_REG";
    defparam o_Debug.DDROUT = "NO";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i19_4_lut (.A(n12252), 
            .B(r_Sample_L[20]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[18]));
    defparam mux_804_i19_4_lut.INIT = "0x0aca";
    FA2 add_10_add_5_3 (.A0(GND_net), .B0(r_Sample_R[1]), .C0(VCC_net), 
        .D0(n9748), .CI0(n9748), .A1(GND_net), .B1(r_Sample_R[2]), .C1(VCC_net), 
        .D1(n14643), .CI1(n14643), .CO0(n14643), .CO1(n9750), .S0(n132[1]), 
        .S1(n132[2]));   /* synthesis lineinfo="@7(77[20],77[46])"*/
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C)+!B)+!A (B (C (D))+!B ((D)+!C))))" *) LUT4 mux_1320_i2_4_lut (.A(DAC_Ready), 
            .B(n12185), .C(n8426), .D(n11649), .Z(n4026[1]));   /* synthesis lineinfo="@7(46[4],133[11])"*/
    defparam mux_1320_i2_4_lut.INIT = "0x0c5c";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i5620_3_lut (.A(n13_adj_1311), 
            .B(r_Sample_R[24]), .C(n14), .Z(n242));   /* synthesis lineinfo="@7(97[10],97[33])"*/
    defparam i5620_3_lut.INIT = "0x3232";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut_adj_489 (.A(r_Sample_R[16]), 
            .B(r_Sample_R[22]), .C(r_Sample_R[20]), .D(r_Sample_R[23]), 
            .Z(n13_adj_1311));
    defparam i5_4_lut_adj_489.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i8005_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n11649));
    defparam i8005_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((C)+!B)))" *) LUT4 mux_811_i18_4_lut (.A(n3250[17]), 
            .B(n3279[17]), .C(n8778), .D(\SM_Sample_Output[2] ), .Z(n3336[17]));
    defparam mux_811_i18_4_lut.INIT = "0x0cac";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_800_i18_3_lut (.A(Sample_Mix[17]), 
            .B(n132_adj_1312[17]), .C(\SM_Sample_Output[0] ), .Z(n3250[17]));
    defparam mux_800_i18_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_804_i18_4_lut (.A(n12250), 
            .B(r_Sample_L[19]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3279[17]));
    defparam mux_804_i18_4_lut.INIT = "0x0aca";
    DAC_SPI_Out dac (.n2822(n2822), .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), .n11194(n11194), 
            .Clock_Counter(Clock_Counter), .n6117(n6117), .n2116(n2116), 
            .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), 
            .n2123(n2123), .n11197(n11197), .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), 
            .n8763(n8763), .Main_Clock(Main_Clock), .DAC_Send(DAC_Send_adj_1), 
            .reset_n_c(reset_n_c), .n7216(n7216), .\Output_Data[0] (Output_Data[0]), 
            .n7643(n7643), .o_DAC_MOSI_c(o_DAC_MOSI_c), .reset_n_N_195(reset_n_N_195), 
            .DAC_Ready(DAC_Ready), .\Output_Data[21] (Output_Data[21]), 
            .\Output_Data[20] (Output_Data[20]), .\Output_Data[17] (\Output_Data[17] ), 
            .\Output_Data[16] (Output_Data[16]), .\Output_Data[15] (Output_Data[15]), 
            .\Output_Data[14] (Output_Data[14]), .\Output_Data[13] (Output_Data[13]), 
            .\Output_Data[12] (Output_Data[12]), .\Output_Data[11] (Output_Data[11]), 
            .\Output_Data[10] (Output_Data[10]), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[1] (Output_Data[1]), 
            .n7524(n7524), .n10901(n10901), .n2156(n2156), .n8775(n8775), 
            .o_DAC_CS_c(o_DAC_CS_c), .n7495(n7495), .o_DAC_SCK_c(o_DAC_SCK_c));   /* synthesis lineinfo="@7(23[14],23[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=124 *) FD1P3XZ Sample_Mix__i25 (.D(n132_adj_1313[24]), 
            .SP(n3879), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[24]));   /* synthesis lineinfo="@7(37[9],135[5])"*/
    defparam Sample_Mix__i25.REGSET = "RESET";
    defparam Sample_Mix__i25.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (output n2822, output \SM_DAC_Out[0] , output n11194, 
            output Clock_Counter, input n6117, input n2116, output \SM_DAC_Out[2] , 
            output \SM_DAC_Out[1] , output n2123, output n11197, output \SM_DAC_Out[3] , 
            output n8763, input Main_Clock, input DAC_Send, input reset_n_c, 
            output n7216, input \Output_Data[0] , input n7643, output o_DAC_MOSI_c, 
            input reset_n_N_195, output DAC_Ready, input \Output_Data[21] , 
            input \Output_Data[20] , input \Output_Data[17] , input \Output_Data[16] , 
            input \Output_Data[15] , input \Output_Data[14] , input \Output_Data[13] , 
            input \Output_Data[12] , input \Output_Data[11] , input \Output_Data[10] , 
            input \Output_Data[9] , input \Output_Data[8] , input \Output_Data[7] , 
            input \Output_Data[6] , input \Output_Data[5] , input \Output_Data[4] , 
            input \Output_Data[3] , input \Output_Data[2] , input \Output_Data[1] , 
            input n7524, input n10901, output n2156, output n8775, output o_DAC_CS_c, 
            input n7495, output o_DAC_SCK_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire o_SPI_Data_N_1194, n10789, n15, n13223;
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n13235, n13217, n8460, n8765, n6605, n24, n11212, n10, 
        n7111, n12135, n12136, n13214;
    wire [4:0]n25;
    
    wire n7372, n8, n6, n13220, n12112, n12111;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n12121, n12120, n3881, n12114, n6621, n4, n6874, n12115, 
        n13232, n6111, o_Ready_N_1196, n3699, n22, n13, n15_adj_1253, 
        n4_adj_1254, n7060, n11655, n11639, GND_net, VCC_net;
    
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut (.A(n2822), .B(o_SPI_Data_N_1194), 
            .C(\SM_DAC_Out[0] ), .Z(n10789));
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15), 
            .B(n13223), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1194));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n13235), 
            .B(n13217), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))+!A !(D)))" *) LUT4 i9015_2_lut_4_lut (.A(n11194), 
            .B(Clock_Counter), .C(n6117), .D(n2116), .Z(n8460));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i9015_2_lut_4_lut.INIT = "0x7f00";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i9022_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n8765), .D(n6605), .Z(n2123));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i9022_4_lut.INIT = "0xfdff";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n24), .B(Clock_Counter), 
            .Z(n11197));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i5754_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n8765));
    defparam i5754_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i5752_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n8763));
    defparam i5752_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut_adj_470 (.A(n11212), 
            .B(\SM_DAC_Out[2] ), .C(n10), .Z(n7111));
    defparam i2_3_lut_adj_470.INIT = "0x2020";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[2]_bdd_4_lut  (.A(Current_Bit[2]), 
            .B(n12135), .C(n12136), .D(Current_Bit[1]), .Z(n13214));
    defparam \Current_Bit[2]_bdd_4_lut .INIT = "0xe4aa";
    FD1P3XZ Current_Bit_1223__i3 (.D(n25[3]), .SP(n7111), .CK(Main_Clock), 
            .SR(n7372), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1223__i3.REGSET = "RESET";
    defparam Current_Bit_1223__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i4361_4_lut (.A(n7111), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n7372));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4361_4_lut.INIT = "0xaa8a";
    FD1P3XZ Current_Bit_1223__i2 (.D(n25[2]), .SP(n7111), .CK(Main_Clock), 
            .SR(n7372), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1223__i2.REGSET = "RESET";
    defparam Current_Bit_1223__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_77_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_77_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_471 (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6605));
    defparam i1_2_lut_adj_471.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_472 (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_472.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4205_2_lut_4_lut (.A(n11194), 
            .B(Clock_Counter), .C(n6117), .D(n2116), .Z(n7216));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4205_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13220_bdd_4_lut (.A(n13220), 
            .B(n12112), .C(n12111), .D(Current_Bit[0]), .Z(n13223));
    defparam n13220_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8349_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n12121));
    defparam i8349_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8348_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n12120));
    defparam i8348_3_lut.INIT = "0xcaca";
    FD1P3XZ Current_Bit_1223__i1 (.D(n25[1]), .SP(n7111), .CK(Main_Clock), 
            .SR(n7372), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1223__i1.REGSET = "RESET";
    defparam Current_Bit_1223__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1223__i0 (.D(n13), .SP(n7111), .CK(Main_Clock), 
            .SR(n7372), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1223__i0.REGSET = "RESET";
    defparam Current_Bit_1223__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8342_3_lut (.A(r_Data_To_Send[17]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[2]), .Z(n12114));
    defparam i8342_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_473 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n6621));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_473.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i6594_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6594_2_lut.INIT = "0x6666";
    (* lut_function="((B+!((D)+!C))+!A)" *) LUT4 i2_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Send), .C(n24), .D(n4), .Z(n6874));
    defparam i2_4_lut_4_lut.INIT = "0xddfd";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n12114), .C(n12115), .D(Current_Bit[0]), .Z(n13220));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8343_3_lut (.A(r_Data_To_Send[19]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[2]), .Z(n12115));
    defparam i8343_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8340_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[22]), .C(Current_Bit[2]), .Z(n12112));
    defparam i8340_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13232_bdd_4_lut (.A(n13232), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n13235));
    defparam n13232_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8339_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[20]), .C(Current_Bit[2]), .Z(n12111));
    defparam i8339_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n13232));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .Z(n11194));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i1_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n11197), .C(n6111), .D(n2822), .Z(o_Ready_N_1196));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_4_lut.INIT = "0xc044";
    (* lut_function="(!((B)+!A))" *) LUT4 i1058_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2822), .Z(n3699));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1058_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n6621), .D(n11212), .Z(n3881));
    defparam i2_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+(B+(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut_adj_474 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[0] ), .D(\SM_DAC_Out[3] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut_adj_474.INIT = "0x0110";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i6615_3_lut_4_lut (.A(Current_Bit[2]), 
            .B(n6), .C(Current_Bit[3]), .D(Current_Bit[4]), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6615_3_lut_4_lut.INIT = "0x7f80";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ o_SPI_Data (.D(n10789), 
            .SP(n7643), .CK(Main_Clock), .SR(reset_n_N_195), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8363_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n12135));
    defparam i8363_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n2116), .CK(Main_Clock), .SR(n8460), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8364_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n12136));
    defparam i8364_3_lut.INIT = "0xcaca";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ SM_DAC_Out_i0 (.D(n2123), 
            .SP(n2116), .CK(Main_Clock), .SR(n7216), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i6601_2_lut_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6601_2_lut_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_adj_475 (.A(reset_n_c), 
            .B(Clock_Counter), .C(\SM_DAC_Out[3] ), .Z(n11212));
    defparam i1_2_lut_3_lut_adj_475.INIT = "0x0808";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ o_Ready (.D(o_Ready_N_1196), 
            .SP(n6874), .CK(Main_Clock), .SR(reset_n_N_195), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[0] ), .D(\SM_DAC_Out[3] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut.INIT = "0x0116";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2822));
    defparam i1_3_lut_4_lut.INIT = "0x0102";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13214_bdd_4_lut (.A(n13214), 
            .B(n12121), .C(n12120), .D(Current_Bit[1]), .Z(n13217));
    defparam n13214_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3881), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ SM_DAC_Out_i3 (.D(n7524), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_476 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15_adj_1253), .D(n4_adj_1254), .Z(n7060));
    defparam i1_4_lut_4_lut_adj_476.INIT = "0xd555";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A !(B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2822), .C(\SM_DAC_Out[2] ), .D(Clock_Counter), .Z(n4));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x74ff";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ SM_DAC_Out_i1 (.D(n10901), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ o_SPI_CS (.D(n3699), 
            .SP(n7060), .CK(Main_Clock), .SR(reset_n_N_195), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut_adj_477 (.A(\SM_DAC_Out[0] ), 
            .B(n2822), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4_adj_1254));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut_adj_477.INIT = "0xb080";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut_adj_478 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2822), .Z(n15_adj_1253));
    defparam i2_3_lut_adj_478.INIT = "0xdfdf";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i6608_2_lut_3_lut_4_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[3]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i6608_2_lut_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n2156));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_479 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n6111));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_479.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 i13_1_lut (.A(Current_Bit[0]), .Z(n13));
    defparam i13_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i5764_2_lut (.A(\SM_DAC_Out[0] ), .B(n2156), 
            .Z(n8775));
    defparam i5764_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=23, LSE_RLINE=23 *) FD1P3XZ Clock_Counter_c (.D(n7495), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut_adj_480 (.A(Clock_Counter), 
            .B(n11655), .C(n22), .D(n11639), .Z(o_DAC_SCK_c));
    defparam i1_4_lut_adj_480.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8011_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[2]), .C(Current_Bit[4]), .Z(n11655));
    defparam i8011_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i7995_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n11639));
    defparam i7995_2_lut.INIT = "0xeeee";
    FD1P3XZ Current_Bit_1223__i4 (.D(n25[4]), .SP(n7111), .CK(Main_Clock), 
            .SR(n7372), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1223__i4.REGSET = "RESET";
    defparam Current_Bit_1223__i4.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11)_U1 
//

module \Adder(DIVISOR_BITS=11)_U1  (input reset_n_c, output \SM_Adder[0] , 
            input Main_Clock, input Adder_Clear, input \Adder_Start[0] , 
            output \Adder_Total[0][1] , output \Adder_Total[0][2] , output \Adder_Total[0][0] , 
            output \Adder_Total[0][3] , input [10:0]\Adder_Mult[0] , input GND_net, 
            input [15:0]Sample_Value, output n23, output n22, output n21, 
            output n20, output n19, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, output n6, 
            output n5, output n4, output n3, output \Adder_Total[0][23] , 
            output _2, output \Adder_Total[0][24] , input n7567, input n7566, 
            output _14, input n7565, output _15, input n7564, output _16, 
            input n7563, output _17, input n7562, output _18, input n7561, 
            output _19, input n7560, output _20, input n7559, output _21, 
            input n7558, output _22, input n7557, output _23, input n7556, 
            output _24, input n7555, output _25, input n7554, output _26, 
            input n7553, output _27, input n7552, output _28, input n7551, 
            output _29, input n7550, output _30, input n7549, output _31, 
            input n7548, output _32, input n7537, output _33, output \Adder_Total[0][21] , 
            output \Adder_Total[0][22] , output \Adder_Total[0][19] , output \Adder_Total[0][20] , 
            output \Adder_Total[0][17] , output \Adder_Total[0][18] , output \Adder_Total[0][15] , 
            output \Adder_Total[0][16] , output \Adder_Total[0][13] , output \Adder_Total[0][14] , 
            output \Adder_Total[0][11] , output \Adder_Total[0][12] , output \Adder_Total[0][9] , 
            output \Adder_Total[0][10] , output \Adder_Total[0][7] , output \Adder_Total[0][8] , 
            output \Adder_Total[0][5] , output \Adder_Total[0][6] , output \Adder_Total[0][4] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [31:0]n167;
    
    wire n7455, n7453, n7465, n7451, n7449;
    wire [1:0]n8_c;
    
    wire n7447, n7445, n7443, n7441, n7439, n7471, n7437, n7469, 
        n7435, n7433, n7431, n7429, n3911, n7427, n7211, n7467, 
        n9678, n14736, n9676, n14733, n7425, n9674, n14730, n9672, 
        n14727, n9670, n14724, n9668, n14721, n9666, n14718, n9664, 
        n14715, n9662, n14712, n9660, n14709, n9658, n14619, n9656, 
        n14616, n14613, n7463, n7461, n7459, n7457, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i5665_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7455));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5665_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5663_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7453));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5663_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5671_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7465));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5671_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5662_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7451));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5662_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5661_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7449));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5661_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i1 (.D(n7471), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][1] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5660_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7447));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5660_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5657_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7445));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5657_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5656_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7443));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5656_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5655_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7441));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5655_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5654_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7439));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5654_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5675_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7471));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5675_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5652_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7437));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5652_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5674_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7469));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5674_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5651_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7435));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5651_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5650_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7433));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5650_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5649_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7431));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5649_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5647_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7429));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5647_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i2872_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n3911));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i2872_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i5375_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[0] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5375_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i5646_2_lut (.A(n167[23]), .B(reset_n_c), 
            .Z(n7427));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5646_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i2 (.D(n7469), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i0 (.D(n7211), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i3 (.D(n7467), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res3__i21 (.D(n7567), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_2));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i21.REGSET = "RESET";
    defparam Working_Total_res1_res3__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5447_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7211));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5447_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[0] [10]), .A9(\Adder_Mult[0] [9]), 
          .A8(\Adder_Mult[0] [8]), .A7(\Adder_Mult[0] [7]), .A6(\Adder_Mult[0] [6]), 
          .A5(\Adder_Mult[0] [5]), .A4(\Adder_Mult[0] [4]), .A3(\Adder_Mult[0] [3]), 
          .A2(\Adder_Mult[0] [2]), .A1(\Adder_Mult[0] [1]), .A0(\Adder_Mult[0] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O31(n3), .O30(n4), .O29(n5), .O28(n6), 
          .O27(n7), .O26(n8), .O25(n9), .O24(n10), .O23(n11), .O22(n12), 
          .O21(n13), .O20(n14), .O19(n15), .O18(n16), .O17(n17), .O16(n18), 
          .O15(n19), .O14(n20), .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\Adder_Total[0][23] ), .C0(_2), 
        .D0(n9678), .CI0(n9678), .A1(GND_net), .B1(\Adder_Total[0][24] ), 
        .C1(_2), .D1(n14736), .CI1(n14736), .CO0(n14736), .S0(n167[23]), 
        .S1(n167[24]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5672_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7467));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5672_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i20 (.D(n7566), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_14));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i20.REGSET = "RESET";
    defparam Working_Total_res1_res3__i20.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i19 (.D(n7565), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_15));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i19.REGSET = "RESET";
    defparam Working_Total_res1_res3__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i18 (.D(n7564), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_16));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i18.REGSET = "RESET";
    defparam Working_Total_res1_res3__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i17 (.D(n7563), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_17));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i17.REGSET = "RESET";
    defparam Working_Total_res1_res3__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i16 (.D(n7562), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_18));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i16.REGSET = "RESET";
    defparam Working_Total_res1_res3__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i15 (.D(n7561), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_19));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i15.REGSET = "RESET";
    defparam Working_Total_res1_res3__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i14 (.D(n7560), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_20));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i14.REGSET = "RESET";
    defparam Working_Total_res1_res3__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i13 (.D(n7559), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_21));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i13.REGSET = "RESET";
    defparam Working_Total_res1_res3__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i12 (.D(n7558), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_22));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i12.REGSET = "RESET";
    defparam Working_Total_res1_res3__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i11 (.D(n7557), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_23));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i11.REGSET = "RESET";
    defparam Working_Total_res1_res3__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i10 (.D(n7556), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_24));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i10.REGSET = "RESET";
    defparam Working_Total_res1_res3__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i9 (.D(n7555), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_25));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i9.REGSET = "RESET";
    defparam Working_Total_res1_res3__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i8 (.D(n7554), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_26));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i8.REGSET = "RESET";
    defparam Working_Total_res1_res3__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i7 (.D(n7553), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_27));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i7.REGSET = "RESET";
    defparam Working_Total_res1_res3__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i6 (.D(n7552), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_28));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i6.REGSET = "RESET";
    defparam Working_Total_res1_res3__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i5 (.D(n7551), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_29));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i5.REGSET = "RESET";
    defparam Working_Total_res1_res3__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i4 (.D(n7550), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_30));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i4.REGSET = "RESET";
    defparam Working_Total_res1_res3__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i3 (.D(n7549), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_31));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i3.REGSET = "RESET";
    defparam Working_Total_res1_res3__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i2 (.D(n7548), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_32));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i2.REGSET = "RESET";
    defparam Working_Total_res1_res3__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i1 (.D(n7537), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_33));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i1.REGSET = "RESET";
    defparam Working_Total_res1_res3__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i24 (.D(n7425), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][24] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i24.REGSET = "RESET";
    defparam o_Accumulator__i24.SRMODE = "ASYNC";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[0][21] ), .C0(_2), 
        .D0(n9676), .CI0(n9676), .A1(GND_net), .B1(\Adder_Total[0][22] ), 
        .C1(_2), .D1(n14733), .CI1(n14733), .CO0(n14733), .CO1(n9678), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5645_2_lut (.A(n167[24]), .B(reset_n_c), 
            .Z(n7425));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5645_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[0][19] ), .C0(_14), 
        .D0(n9674), .CI0(n9674), .A1(GND_net), .B1(\Adder_Total[0][20] ), 
        .C1(_2), .D1(n14730), .CI1(n14730), .CO0(n14730), .CO1(n9676), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(_16), 
        .D0(n9672), .CI0(n9672), .A1(GND_net), .B1(\Adder_Total[0][18] ), 
        .C1(_15), .D1(n14727), .CI1(n14727), .CO0(n14727), .CO1(n9674), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(_18), 
        .D0(n9670), .CI0(n9670), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(_17), .D1(n14724), .CI1(n14724), .CO0(n14724), .CO1(n9672), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(_20), 
        .D0(n9668), .CI0(n9668), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(_19), .D1(n14721), .CI1(n14721), .CO0(n14721), .CO1(n9670), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(_22), 
        .D0(n9666), .CI0(n9666), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(_21), .D1(n14718), .CI1(n14718), .CO0(n14718), .CO1(n9668), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(_24), 
        .D0(n9664), .CI0(n9664), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(_23), .D1(n14715), .CI1(n14715), .CO0(n14715), .CO1(n9666), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(_26), 
        .D0(n9662), .CI0(n9662), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(_25), .D1(n14712), .CI1(n14712), .CO0(n14712), .CO1(n9664), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(_28), 
        .D0(n9660), .CI0(n9660), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(_27), .D1(n14709), .CI1(n14709), .CO0(n14709), .CO1(n9662), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(_30), 
        .D0(n9658), .CI0(n9658), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(_29), .D1(n14619), .CI1(n14619), .CO0(n14619), .CO1(n9660), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0][1] ), .C0(_32), 
        .D0(n9656), .CI0(n9656), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(_31), .D1(n14616), .CI1(n14616), .CO0(n14616), .CO1(n9658), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0][0] ), .C1(_33), .D1(n14613), .CI1(n14613), 
        .CO0(n14613), .CO1(n9656), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i4 (.D(n7465), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i5 (.D(n7463), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5670_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7463));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5670_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i6 (.D(n7461), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i7 (.D(n7459), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5669_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7461));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5669_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i8 (.D(n7457), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i9 (.D(n7455), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5668_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7459));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5668_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i10 (.D(n7453), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i11 (.D(n7451), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i12 (.D(n7449), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i13 (.D(n7447), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5666_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7457));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5666_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i14 (.D(n7445), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i15 (.D(n7443), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i16 (.D(n7441), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i17 (.D(n7439), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i18 (.D(n7437), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][18] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i19 (.D(n7435), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][19] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i20 (.D(n7433), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][20] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i21 (.D(n7431), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][21] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i22 (.D(n7429), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][22] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i23 (.D(n7427), 
            .SP(n3911), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][23] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i23.REGSET = "RESET";
    defparam o_Accumulator__i23.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (output [10:0]\Adder_Mult[0] , input Main_Clock, input [10:0]\Scale_Initial[0] , 
            input Scaler_Reset, input [10:0]\Harmonic_Scale[0] , input GND_net, 
            input VCC_net, input \Scaler_Start[0] , output \Scaler_Ready[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [10:0]o_Mult_10__N_827;
    
    wire n7087;
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]n1;
    
    wire n9842, n14376, n9840, n14373, n9838, n14370, n9836, n14367, 
        n9834, n14364, n14361;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n11121, n7540, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_827[4]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_827[3]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_827[2]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_827[1]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_827[0]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_827[7]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_827[6]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    FA2 add_1820_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n9842), .CI0(n9842), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14376), .CI1(n14376), .CO0(n14376), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1820_12.INIT0 = "0xc33c";
    defparam add_1820_12.INIT1 = "0xc33c";
    FA2 add_1820_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n9840), .CI0(n9840), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n14373), .CI1(n14373), .CO0(n14373), .CO1(n9842), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1820_10.INIT0 = "0xc33c";
    defparam add_1820_10.INIT1 = "0xc33c";
    FA2 add_1820_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n9838), .CI0(n9838), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n14370), .CI1(n14370), .CO0(n14370), .CO1(n9840), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1820_8.INIT0 = "0xc33c";
    defparam add_1820_8.INIT1 = "0xc33c";
    FA2 add_1820_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n9836), .CI0(n9836), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n14367), .CI1(n14367), .CO0(n14367), .CO1(n9838), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1820_6.INIT0 = "0xc33c";
    defparam add_1820_6.INIT1 = "0xc33c";
    FA2 add_1820_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n9834), .CI0(n9834), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n14364), .CI1(n14364), .CO0(n14364), .CO1(n9836), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1820_4.INIT0 = "0xc33c";
    defparam add_1820_4.INIT1 = "0xc33c";
    FA2 add_1820_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n14361), .CI1(n14361), .CO0(n14361), .CO1(n9834), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1820_2.INIT0 = "0xc33c";
    defparam add_1820_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .D(\Scaler_Ready[0] ), 
            .Z(n11121));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4529_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .Z(n7540));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4529_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n7087));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_827[10]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_827[9]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_827[8]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n7540), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_Ready (.D(n11121), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_827[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_827[5]), 
            .SP(n7087), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11) 
//

module \Adder(DIVISOR_BITS=11)  (input reset_n_c, output \Adder_Total[1][1] , 
            input Main_Clock, input Adder_Clear, output \Adder_Total[1][2] , 
            output \Adder_Total[1][3] , output \Adder_Total[1][4] , output \Adder_Total[1][5] , 
            output \Adder_Total[1][6] , output \Adder_Total[1][7] , output \Adder_Total[1][8] , 
            output \Adder_Total[1][9] , output \Adder_Total[1][10] , output \Adder_Total[1][11] , 
            output \Adder_Total[1][12] , input GND_net, output \Adder_Total[1][23] , 
            output _34, output \Adder_Total[1][24] , output \Adder_Total[1][13] , 
            output \Adder_Total[1][14] , output \Adder_Total[1][15] , output \Adder_Total[1][16] , 
            output \Adder_Total[1][17] , output \Adder_Total[1][18] , output \Adder_Total[1][19] , 
            output \Adder_Total[1][21] , output \Adder_Total[1][22] , output \Adder_Total[1][20] , 
            output _46, output _48, output _47, output _50, output _49, 
            output _52, output _51, output _54, output _53, output _56, 
            output _55, output _58, output _57, output _60, output _59, 
            output _62, output _61, output _64, output _63, output \Adder_Total[1][0] , 
            output \<NoName> , input \SM_Adder[0] , input [1:0]Adder_Start, 
            output n3875, output n3877, input [10:0]\Adder_Mult[1] , input [15:0]Sample_Value, 
            output n23, output n22, output n21, output n20, output n19, 
            output n18, output n17, output n16, output n15, output n14, 
            output n13, output n12, output n11, output n10, output n9, 
            output n8, output n7, output n6, output n5, output n4, 
            output n3, input n7518, input n7517, input n7516, input n7515, 
            input n7514, input n7513, input n7512, input n7511, input n7510, 
            input n7509, input n7508, input n7507, input n7506, input n7505, 
            input n7504, input n7503, input n7502, input n7501, input n7500, 
            input n7499, input n7494);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [31:0]n167;
    
    wire n7257, n7293, n3916, n7291, n7289, n7283, n7281, n7287, 
        n7285, n7255, n7279, n7253, n7277, n7275, n7251, n7273, 
        n7271, n9711, n14496, n7269, n7267, n7265, n7263;
    wire [1:0]n8_c;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n7261, n7259, n9709, n14493, n7249, n9707, n14490, n9705, 
        n14487, n7247, n9703, n14484, n9701, n14481, n9699, n14472, 
        n9697, n14466, n9695, n14442, n9693, n14430, n9691, n14427, 
        n9689, n14424, n14421, n7204, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i5545_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7257));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5545_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i2 (.D(n7291), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i3 (.D(n7289), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i4 (.D(n7287), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5560_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7283));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5560_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5559_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7281));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5559_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i5 (.D(n7285), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i6 (.D(n7283), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5544_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7255));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5544_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5558_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7279));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5558_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5543_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7253));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5543_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i7 (.D(n7281), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i8 (.D(n7279), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i9 (.D(n7277), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i10 (.D(n7275), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i11 (.D(n7273), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5557_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7277));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5557_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5555_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7275));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5555_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5542_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7251));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5542_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i12 (.D(n7271), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i13 (.D(n7269), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\Adder_Total[1][23] ), .C0(_34), 
        .D0(n9711), .CI0(n9711), .A1(GND_net), .B1(\Adder_Total[1][24] ), 
        .C1(_34), .D1(n14496), .CI1(n14496), .CO0(n14496), .S0(n167[23]), 
        .S1(n167[24]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i14 (.D(n7267), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i15 (.D(n7265), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i16 (.D(n7263), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i17 (.D(n7261), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i18 (.D(n7259), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][18] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i19 (.D(n7257), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][19] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i20 (.D(n7255), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][20] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[1][21] ), .C0(_34), 
        .D0(n9709), .CI0(n9709), .A1(GND_net), .B1(\Adder_Total[1][22] ), 
        .C1(_34), .D1(n14493), .CI1(n14493), .CO0(n14493), .CO1(n9711), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i21 (.D(n7253), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][21] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i22 (.D(n7251), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][22] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i23 (.D(n7249), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][23] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i23.REGSET = "RESET";
    defparam o_Accumulator__i23.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i24 (.D(n7247), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][24] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i24.REGSET = "RESET";
    defparam o_Accumulator__i24.SRMODE = "ASYNC";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[1][19] ), .C0(_46), 
        .D0(n9707), .CI0(n9707), .A1(GND_net), .B1(\Adder_Total[1][20] ), 
        .C1(_34), .D1(n14490), .CI1(n14490), .CO0(n14490), .CO1(n9709), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(_48), 
        .D0(n9705), .CI0(n9705), .A1(GND_net), .B1(\Adder_Total[1][18] ), 
        .C1(_47), .D1(n14487), .CI1(n14487), .CO0(n14487), .CO1(n9707), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i0 (.D(n7204), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(_50), 
        .D0(n9703), .CI0(n9703), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(_49), .D1(n14484), .CI1(n14484), .CO0(n14484), .CO1(n9705), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(_52), 
        .D0(n9701), .CI0(n9701), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(_51), .D1(n14481), .CI1(n14481), .CO0(n14481), .CO1(n9703), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(_54), 
        .D0(n9699), .CI0(n9699), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(_53), .D1(n14472), .CI1(n14472), .CO0(n14472), .CO1(n9701), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5554_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7273));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5554_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(_56), 
        .D0(n9697), .CI0(n9697), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(_55), .D1(n14466), .CI1(n14466), .CO0(n14466), .CO1(n9699), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(_58), 
        .D0(n9695), .CI0(n9695), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(_57), .D1(n14442), .CI1(n14442), .CO0(n14442), .CO1(n9697), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(_60), 
        .D0(n9693), .CI0(n9693), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(_59), .D1(n14430), .CI1(n14430), .CO0(n14430), .CO1(n9695), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(_62), 
        .D0(n9691), .CI0(n9691), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(_61), .D1(n14427), .CI1(n14427), .CO0(n14427), .CO1(n9693), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1][1] ), .C0(_64), 
        .D0(n9689), .CI0(n9689), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(_63), .D1(n14424), .CI1(n14424), .CO0(n14424), .CO1(n9691), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1][0] ), .C1(\<NoName> ), .D1(n14421), .CI1(n14421), 
        .CO0(n14421), .CO1(n9689), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5553_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7271));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5553_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5552_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7269));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5552_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5551_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7267));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5551_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5550_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7265));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5550_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5549_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7263));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5549_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5548_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7261));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5548_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5546_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7259));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5546_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5541_2_lut (.A(n167[23]), .B(reset_n_c), 
            .Z(n7249));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5541_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5540_2_lut (.A(n167[24]), .B(reset_n_c), 
            .Z(n7247));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5540_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[0]), .Z(n3875));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_469 (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[1]), .Z(n3877));
    defparam i2_3_lut_4_lut_adj_469.INIT = "0x0200";
    (* lut_function="(A+!(B))" *) LUT4 i1266_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n3916));
    defparam i1266_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i5392_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7204));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5392_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[1] [10]), .A9(\Adder_Mult[1] [9]), 
          .A8(\Adder_Mult[1] [8]), .A7(\Adder_Mult[1] [7]), .A6(\Adder_Mult[1] [6]), 
          .A5(\Adder_Mult[1] [5]), .A4(\Adder_Mult[1] [4]), .A3(\Adder_Mult[1] [3]), 
          .A2(\Adder_Mult[1] [2]), .A1(\Adder_Mult[1] [1]), .A0(\Adder_Mult[1] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O31(n3), .O30(n4), .O29(n5), .O28(n6), 
          .O27(n7), .O26(n8), .O25(n9), .O24(n10), .O23(n11), .O22(n12), 
          .O21(n13), .O20(n14), .O19(n15), .O18(n16), .O17(n17), .O16(n18), 
          .O15(n19), .O14(n20), .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i5565_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7293));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5565_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5564_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7291));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5564_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5563_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7289));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5563_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i2 (.D(n7518), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_64));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i2.REGSET = "RESET";
    defparam Working_Total_res2_res4__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i3 (.D(n7517), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_63));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i3.REGSET = "RESET";
    defparam Working_Total_res2_res4__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i5485_3_lut_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[1]), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5485_3_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i5562_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7287));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5562_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5561_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7285));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5561_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i4 (.D(n7516), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_62));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i4.REGSET = "RESET";
    defparam Working_Total_res2_res4__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i5 (.D(n7515), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_61));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i5.REGSET = "RESET";
    defparam Working_Total_res2_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i6 (.D(n7514), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_60));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i6.REGSET = "RESET";
    defparam Working_Total_res2_res4__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i7 (.D(n7513), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_59));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i7.REGSET = "RESET";
    defparam Working_Total_res2_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i8 (.D(n7512), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_58));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i8.REGSET = "RESET";
    defparam Working_Total_res2_res4__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i9 (.D(n7511), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_57));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i9.REGSET = "RESET";
    defparam Working_Total_res2_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i10 (.D(n7510), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_56));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i10.REGSET = "RESET";
    defparam Working_Total_res2_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i11 (.D(n7509), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_55));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i11.REGSET = "RESET";
    defparam Working_Total_res2_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i12 (.D(n7508), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_54));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i12.REGSET = "RESET";
    defparam Working_Total_res2_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i13 (.D(n7507), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_53));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i13.REGSET = "RESET";
    defparam Working_Total_res2_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i14 (.D(n7506), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_52));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i14.REGSET = "RESET";
    defparam Working_Total_res2_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i15 (.D(n7505), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_51));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i15.REGSET = "RESET";
    defparam Working_Total_res2_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i16 (.D(n7504), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_50));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i16.REGSET = "RESET";
    defparam Working_Total_res2_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i17 (.D(n7503), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_49));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i17.REGSET = "RESET";
    defparam Working_Total_res2_res4__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i18 (.D(n7502), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_48));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i18.REGSET = "RESET";
    defparam Working_Total_res2_res4__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i19 (.D(n7501), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_47));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i19.REGSET = "RESET";
    defparam Working_Total_res2_res4__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i20 (.D(n7500), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_46));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i20.REGSET = "RESET";
    defparam Working_Total_res2_res4__i20.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i21 (.D(n7499), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_34));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i21.REGSET = "RESET";
    defparam Working_Total_res2_res4__i21.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i1 (.D(n7494), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(\<NoName> ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i1.REGSET = "RESET";
    defparam Working_Total_res2_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i1 (.D(n7293), 
            .SP(n3916), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][1] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (output [2:0]SM_Sample_Position, input n10849, output Freq_Too_High, 
            input Main_Clock, input reset_n_N_195, input reset_n_c, input n7663, 
            input n7625, input [7:0]Harmonic, input [15:0]Freq_Scale, 
            input Next_Sample, input [15:0]Frequency, input GND_net, input n7, 
            input VCC_net, output Sample_Ready, output o_Freq_Too_High_N_392, 
            output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n5924;
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@8(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@8(24[13],24[20])"*/
    wire [2:0]SM_Sample_Position_2__N_333;
    
    wire n7298;
    wire [17:0]n89;
    wire [17:0]Accumulated_Offset;   /* synthesis lineinfo="@8(49[20],49[38])"*/
    wire [15:0]n5295;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(48[13],48[36])"*/
    wire [15:0]n2306;
    
    wire n9519, n9870, n14739;
    wire [17:0]n1;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(47[13],47[34])"*/
    
    wire n7_c, n9520, n3, Sample_Pos_WE, n9868, n14511, n9866, 
        n14502, n9864, n14499, n9862, n14478, n6712, n9860, n14475, 
        n9858, n14439, n9523, n9856, n14436, n14433, n9524, n9521, 
        n9522, n11200, n6880, n6906, n7296, n9527, n9528;
    wire [15:0]n87_adj_1249;
    
    wire n6943, n7312, n9525, n9526, n11059;
    wire [15:0]n69;
    
    wire n7001, n9531, n9622, n14679, n9547, n9548, n9545, n9546, 
        n9624, n9532, n9529, n9530, n4_adj_1219, n10761, n6_adj_1220, 
        n12_adj_1221, n8_adj_1222, n9831, n14607;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@8(22[14],22[29])"*/
    
    wire n9829, n14604, n9827, n14601, n9549, n9550, n9543, n9544, 
        n9541, n9542, n12184, n11681, n11683, n9825, n14598, n9823, 
        n14595, n14610, n14682, n9626, n9535, n9536, n9533, n6576, 
        n9534, n9821, n14592, n9819, n14589, n9817, n14586, n14379, 
        n9539, n9540, n9537, n9653, n14706, n9651, n14703, n9649, 
        n14583, n9647, n14580, n9645, n14577, n9643, n14574, n9641, 
        n14571, n9639, n14568, n9538, n14565, n9636, n14700, n9634, 
        n14697, n9632, n14694, n9630, n14691, n9628, n14688, n14685, 
        VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(SM_Sample_Position[2]), 
            .B(SM_Sample_Position[1]), .C(reset_n_c), .Z(n5924));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i2_3_lut.INIT = "0x4040";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_333[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_195), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n89[3]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4300_2_lut (.A(n5924), .B(SM_Sample_Position[0]), 
            .Z(n7298));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4300_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n89[4]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i14_3_lut (.A(n5295[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n89[13]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i14_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n89[5]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n89[6]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n89[7]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5396_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2306[0]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5396_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6933_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n9519));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6933_3_lut.INIT = "0xcaca";
    FA2 add_2309_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), .D0(n9870), 
        .CI0(n9870), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n14739), 
        .CI1(n14739), .CO0(n14739), .S0(n5295[15]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_17.INIT0 = "0xc33c";
    defparam add_2309_17.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i6931_2_lut (.A(Accumulated_Frequency[15]), 
            .B(n7_c), .Z(n9520));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6931_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n89[11]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    FA2 add_2309_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), .D0(n9868), 
        .CI0(n9868), .A1(GND_net), .B1(GND_net), .C1(n1[14]), .D1(n14511), 
        .CI1(n14511), .CO0(n14511), .CO1(n9870), .S0(n5295[13]), .S1(n5295[14]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_15.INIT0 = "0xc33c";
    defparam add_2309_15.INIT1 = "0xc33c";
    FA2 add_2309_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), .D0(n9866), 
        .CI0(n9866), .A1(GND_net), .B1(GND_net), .C1(n1[12]), .D1(n14502), 
        .CI1(n14502), .CO0(n14502), .CO1(n9868), .S0(n5295[11]), .S1(n5295[12]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_13.INIT0 = "0xc33c";
    defparam add_2309_13.INIT1 = "0xc33c";
    FA2 add_2309_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), .D0(n9864), 
        .CI0(n9864), .A1(GND_net), .B1(GND_net), .C1(n1[10]), .D1(n14499), 
        .CI1(n14499), .CO0(n14499), .CO1(n9866), .S0(n5295[9]), .S1(n5295[10]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_11.INIT0 = "0xc33c";
    defparam add_2309_11.INIT1 = "0xc33c";
    FA2 add_2309_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), .D0(n9862), 
        .CI0(n9862), .A1(GND_net), .B1(GND_net), .C1(n1[8]), .D1(n14478), 
        .CI1(n14478), .CO0(n14478), .CO1(n9864), .S0(n5295[7]), .S1(n5295[8]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_9.INIT0 = "0xc33c";
    defparam add_2309_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n89[12]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n6712));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n89[13]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    FA2 add_2309_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), .D0(n9860), 
        .CI0(n9860), .A1(GND_net), .B1(GND_net), .C1(n1[6]), .D1(n14475), 
        .CI1(n14475), .CO0(n14475), .CO1(n9862), .S0(n5295[5]), .S1(n5295[6]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_7.INIT0 = "0xc33c";
    defparam add_2309_7.INIT1 = "0xc33c";
    FA2 add_2309_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), .D0(n9858), 
        .CI0(n9858), .A1(GND_net), .B1(GND_net), .C1(n1[4]), .D1(n14439), 
        .CI1(n14439), .CO0(n14439), .CO1(n9860), .S0(n5295[3]), .S1(n5295[4]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_5.INIT0 = "0xc33c";
    defparam add_2309_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6927_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n9523));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6927_3_lut.INIT = "0xcaca";
    FA2 add_2309_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), .D0(n9856), 
        .CI0(n9856), .A1(GND_net), .B1(GND_net), .C1(n1[2]), .D1(n14436), 
        .CI1(n14436), .CO0(n14436), .CO1(n9858), .S0(n5295[1]), .S1(n5295[2]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_3.INIT0 = "0xc33c";
    defparam add_2309_3.INIT1 = "0xc33c";
    FA2 add_2309_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(n1[0]), .D1(n14433), .CI1(n14433), .CO0(n14433), 
        .CO1(n9856), .S1(n5295[0]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2309_1.INIT0 = "0xc33c";
    defparam add_2309_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i6925_2_lut (.A(Accumulated_Frequency[13]), 
            .B(n7_c), .Z(n9524));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6925_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i5_3_lut (.A(n5295[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n89[4]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6930_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n9521));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6930_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_333[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_195), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i6_3_lut (.A(n5295[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n89[5]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6928_2_lut (.A(Accumulated_Frequency[14]), 
            .B(n7_c), .Z(n9522));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6928_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i7_3_lut (.A(n5295[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n89[6]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i8_3_lut (.A(n5295[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n89[7]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n89[8]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_195), 
            .B(SM_Sample_Position[0]), .C(n11200), .D(SM_Sample_Position[2]), 
            .Z(n6880));
    defparam i1_4_lut.INIT = "0xbabb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n89[14]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n7625), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n6906), .CK(Main_Clock), .SR(n7296), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1249[10]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6921_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n9527));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6921_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6919_2_lut (.A(Accumulated_Frequency[11]), 
            .B(n7_c), .Z(n9528));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6919_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1249[11]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6924_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n9525));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6924_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6922_2_lut (.A(Accumulated_Frequency[12]), 
            .B(n7_c), .Z(n9526));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6922_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n6880), .CK(Main_Clock), .SR(n11059), .Q(Sample_Ready));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i0 (.D(n69[0]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6915_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n9531));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6915_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_1222_add_4_3 (.A0(GND_net), .B0(n9547), .C0(n9548), 
        .D0(n9622), .CI0(n9622), .A1(GND_net), .B1(n9545), .C1(n9546), 
        .D1(n14679), .CI1(n14679), .CO0(n14679), .CO1(n9624), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n7663), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n89[9]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((D)+!C)+!A (B+((D)+!C)))" *) LUT4 i2_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(n11200), .C(SM_Sample_Position[2]), .D(reset_n_N_195), 
            .Z(n6906));
    defparam i2_3_lut_4_lut.INIT = "0xff4f";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(n11200), .C(reset_n_N_195), .D(SM_Sample_Position[2]), 
            .Z(n11059));
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i16_3_lut (.A(n5295[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n89[15]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6913_2_lut (.A(Accumulated_Frequency[9]), 
            .B(n7_c), .Z(n9532));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6913_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i3_3_lut (.A(n5295[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n89[2]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6918_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n9529));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6918_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6916_2_lut (.A(Accumulated_Frequency[10]), 
            .B(n7_c), .Z(n9530));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6916_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1333_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4_adj_1219), .Z(o_Freq_Too_High_N_392));
    defparam i1333_4_lut.INIT = "0xfcec";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut_adj_468 (.A(Accumulated_Frequency[12]), 
            .B(n10761), .C(n6_adj_1220), .D(Accumulated_Frequency[10]), 
            .Z(n4_adj_1219));
    defparam i1_4_lut_adj_468.INIT = "0xeaaa";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n12_adj_1221), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Frequency[7]), 
            .D(Accumulated_Frequency[6]), .Z(n10761));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6_adj_1220));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1338_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8_adj_1222), .D(Accumulated_Frequency[0]), 
            .Z(n12_adj_1221));
    defparam i1338_4_lut.INIT = "0xccc8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8_adj_1222));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .Z(n6943));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i5575_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i5575_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i15_3_lut (.A(n5295[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n89[14]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i10_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n9831), .CI0(n9831), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14607), .CI1(n14607), .CO0(n14607), .S0(n87[15]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i11_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n9829), .CI0(n9829), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n14604), .CI1(n14604), .CO0(n14604), 
        .CO1(n9831), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i8_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n9827), .CI0(n9827), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n14601), .CI1(n14601), .CO0(n14601), 
        .CO1(n9829), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6936_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n9549));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6936_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6934_2_lut (.A(Accumulated_Frequency[0]), 
            .B(n7_c), .Z(n9550));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6934_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1249[1]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6897_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n9543));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6897_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6895_2_lut (.A(Accumulated_Frequency[3]), 
            .B(n7_c), .Z(n9544));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6895_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1249[2]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6900_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n9541));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6900_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6898_2_lut (.A(Accumulated_Frequency[4]), 
            .B(n7_c), .Z(n9542));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6898_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1249[3]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1249[4]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1249[5]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1249[6]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1249[7]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1249[8]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_21_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_333[1]));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam mux_21_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i33_4_lut (.A(SM_Sample_Position[0]), 
            .B(n12184), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_333[0]));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i33_4_lut.INIT = "0xb5a5";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1249[9]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i8670_4_lut (.A(Harmonic[0]), 
            .B(SM_Sample_Position[1]), .C(n11681), .D(n11683), .Z(n12184));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i8670_4_lut.INIT = "0xcccd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8037_3_lut (.A(Harmonic[7]), .B(Harmonic[6]), 
            .C(Harmonic[2]), .Z(n11681));
    defparam i8037_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i1_3_lut (.A(n5295[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n89[0]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i5510_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2306[15]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5510_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8039_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[5]), .C(Harmonic[3]), .D(Harmonic[1]), .Z(n11683));
    defparam i8039_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i5513_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2306[13]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5513_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5511_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2306[14]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5511_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1249[12]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5515_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2306[11]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5515_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i1 (.D(n69[1]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5514_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2306[12]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5514_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i2 (.D(n69[2]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5518_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2306[9]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5518_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i5516_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2306[10]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5516_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5520_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2306[7]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5520_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5519_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2306[8]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5519_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i3 (.D(n69[3]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i4 (.D(n69[4]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i5 (.D(n69[5]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i6 (.D(n69[6]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i7 (.D(n69[7]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i8 (.D(n69[8]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i9 (.D(n69[9]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i10 (.D(n69[10]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i11 (.D(n69[11]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i12 (.D(n69[12]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i13 (.D(n69[13]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i14 (.D(n69[14]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1222__i15 (.D(n69[15]), 
            .SP(n7001), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_1222__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1249[13]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1249[14]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i4313_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n7312));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4313_2_lut_3_lut_4_lut.INIT = "0x0002";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n9825), .CI0(n9825), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n14598), .CI1(n14598), .CO0(n14598), 
        .CO1(n9827), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n9823), .CI0(n9823), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n14595), .CI1(n14595), .CO0(n14595), 
        .CO1(n9825), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1222_add_4_1 (.A0(GND_net), .B0(GND_net), 
        .C0(GND_net), .A1(GND_net), .B1(n9549), .C1(n9550), .D1(n14610), 
        .CI1(n14610), .CO0(n14610), .CO1(n9622), .S1(n69[0]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1222_add_4_5 (.A0(GND_net), .B0(n9543), .C0(n9544), 
        .D0(n9624), .CI0(n9624), .A1(GND_net), .B1(n9541), .C1(n9542), 
        .D1(n14682), .CI1(n14682), .CO0(n14682), .CO1(n9626), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5522_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2306[5]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5522_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5521_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2306[6]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5521_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5524_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2306[3]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5524_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6909_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n9535));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6909_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1249[15]), 
            .SP(n6943), .CK(Main_Clock), .SR(n7312), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n89[0]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5523_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2306[4]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5523_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5527_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2306[1]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5527_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i6907_2_lut (.A(Accumulated_Frequency[7]), 
            .B(n7_c), .Z(n9536));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6907_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i5525_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2306[2]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5525_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i4285_2_lut (.A(n6906), .B(n5924), 
            .Z(n7296));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4285_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6912_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n9533));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6912_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(Next_Sample), .B(SM_Sample_Position[1]), 
            .Z(n11200));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i11_3_lut (.A(n5295[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n89[10]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9312_2_lut_4_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[2]), 
            .Z(n7_c));
    defparam i9312_2_lut_4_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i8987_2_lut_3_lut_3_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .Z(n6576));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i8987_2_lut_3_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i2_3_lut (.A(n5295[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n89[1]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6910_2_lut (.A(Accumulated_Frequency[8]), 
            .B(n7_c), .Z(n9534));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6910_2_lut.INIT = "0x2222";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n9821), .CI0(n9821), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n14592), .CI1(n14592), .CO0(n14592), 
        .CO1(n9823), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n9819), .CI0(n9819), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n14589), .CI1(n14589), .CO0(n14589), 
        .CO1(n9821), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i9142_4_lut (.A(SM_Sample_Position[2]), 
            .B(n6712), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n7001));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i9142_4_lut.INIT = "0x1131";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n9817), .CI0(n9817), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n14586), .CI1(n14586), .CO0(n14586), 
        .CO1(n9819), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n14379), 
        .CI1(n14379), .CO0(n14379), .CO1(n9817), .S1(n87[0]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i4_3_lut (.A(n5295[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n89[3]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6903_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n9539));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6903_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i12_3_lut (.A(n5295[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n89[11]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6901_2_lut (.A(Accumulated_Frequency[5]), 
            .B(n7_c), .Z(n9540));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6901_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6906_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n9537));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6906_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n89[10]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    FA2 add_487_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2306[15]), .D0(n9653), .CI0(n9653), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n14706), .CI1(n14706), .CO0(n14706), .S0(n87_adj_1249[15]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_17.INIT0 = "0xc33c";
    defparam add_487_add_5_17.INIT1 = "0xc33c";
    FA2 add_487_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2306[13]), .D0(n9651), .CI0(n9651), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2306[14]), .D1(n14703), .CI1(n14703), .CO0(n14703), .CO1(n9653), 
        .S0(n87_adj_1249[13]), .S1(n87_adj_1249[14]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_15.INIT0 = "0xc33c";
    defparam add_487_add_5_15.INIT1 = "0xc33c";
    FA2 add_487_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2306[11]), .D0(n9649), .CI0(n9649), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2306[12]), .D1(n14583), .CI1(n14583), .CO0(n14583), .CO1(n9651), 
        .S0(n87_adj_1249[11]), .S1(n87_adj_1249[12]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_13.INIT0 = "0xc33c";
    defparam add_487_add_5_13.INIT1 = "0xc33c";
    FA2 add_487_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2306[9]), .D0(n9647), .CI0(n9647), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2306[10]), .D1(n14580), .CI1(n14580), .CO0(n14580), .CO1(n9649), 
        .S0(n87_adj_1249[9]), .S1(n87_adj_1249[10]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_11.INIT0 = "0xc33c";
    defparam add_487_add_5_11.INIT1 = "0xc33c";
    FA2 add_487_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2306[7]), .D0(n9645), .CI0(n9645), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2306[8]), .D1(n14577), .CI1(n14577), .CO0(n14577), .CO1(n9647), 
        .S0(n87_adj_1249[7]), .S1(n87_adj_1249[8]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_9.INIT0 = "0xc33c";
    defparam add_487_add_5_9.INIT1 = "0xc33c";
    FA2 add_487_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2306[5]), .D0(n9643), .CI0(n9643), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2306[6]), .D1(n14574), .CI1(n14574), .CO0(n14574), .CO1(n9645), 
        .S0(n87_adj_1249[5]), .S1(n87_adj_1249[6]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_7.INIT0 = "0xc33c";
    defparam add_487_add_5_7.INIT1 = "0xc33c";
    FA2 add_487_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2306[3]), .D0(n9641), .CI0(n9641), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2306[4]), .D1(n14571), .CI1(n14571), .CO0(n14571), .CO1(n9643), 
        .S0(n87_adj_1249[3]), .S1(n87_adj_1249[4]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_5.INIT0 = "0xc33c";
    defparam add_487_add_5_5.INIT1 = "0xc33c";
    FA2 add_487_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2306[1]), .D0(n9639), .CI0(n9639), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2306[2]), .D1(n14568), .CI1(n14568), .CO0(n14568), .CO1(n9641), 
        .S0(n87_adj_1249[1]), .S1(n87_adj_1249[2]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_3.INIT0 = "0xc33c";
    defparam add_487_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n89[1]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1249[0]), 
            .SP(n6576), .CK(Main_Clock), .SR(n7_c), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6939_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n9547));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6939_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6937_2_lut (.A(Accumulated_Frequency[1]), 
            .B(n7_c), .Z(n9548));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6937_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6904_2_lut (.A(Accumulated_Frequency[6]), 
            .B(n7_c), .Z(n9538));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6904_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6894_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n9545));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6894_3_lut.INIT = "0xcaca";
    FA2 add_487_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2306[0]), .D1(n14565), .CI1(n14565), 
        .CO0(n14565), .CO1(n9639), .S1(n87_adj_1249[0]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_487_add_5_1.INIT0 = "0xc33c";
    defparam add_487_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1222_add_4_17 (.A0(GND_net), .B0(n9519), .C0(n9520), 
        .D0(n9636), .CI0(n9636), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14700), .CI1(n14700), .CO0(n14700), .S0(n69[15]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1222_add_4_15 (.A0(GND_net), .B0(n9523), .C0(n9524), 
        .D0(n9634), .CI0(n9634), .A1(GND_net), .B1(n9521), .C1(n9522), 
        .D1(n14697), .CI1(n14697), .CO0(n14697), .CO1(n9636), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1222_add_4_13 (.A0(GND_net), .B0(n9527), .C0(n9528), 
        .D0(n9632), .CI0(n9632), .A1(GND_net), .B1(n9525), .C1(n9526), 
        .D1(n14694), .CI1(n14694), .CO0(n14694), .CO1(n9634), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_13.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1222_add_4_11 (.A0(GND_net), .B0(n9531), .C0(n9532), 
        .D0(n9630), .CI0(n9630), .A1(GND_net), .B1(n9529), .C1(n9530), 
        .D1(n14691), .CI1(n14691), .CO0(n14691), .CO1(n9632), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i10_3_lut (.A(n5295[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n89[9]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6940_2_lut (.A(Accumulated_Frequency[2]), 
            .B(n7_c), .Z(n9546));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6940_2_lut.INIT = "0x2222";
    FA2 Accumulated_Frequency_1222_add_4_9 (.A0(GND_net), .B0(n9535), .C0(n9536), 
        .D0(n9628), .CI0(n9628), .A1(GND_net), .B1(n9533), .C1(n9534), 
        .D1(n14688), .CI1(n14688), .CO0(n14688), .CO1(n9630), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i13_3_lut (.A(n5295[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n89[12]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i13_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1222_add_4_7 (.A0(GND_net), .B0(n9539), .C0(n9540), 
        .D0(n9626), .CI0(n9626), .A1(GND_net), .B1(n9537), .C1(n9538), 
        .D1(n14685), .CI1(n14685), .CO0(n14685), .CO1(n9628), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1222_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1222_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i9_3_lut (.A(n5295[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n89[8]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i7_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n89[15]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n89[2]), 
            .SP(n5924), .CK(Main_Clock), .SR(n7298), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@8(27[16],35[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@8(38[11],45[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n10849), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire wr_en_i_N_396;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_396));   /* synthesis lineinfo="@6(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_396), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (input reset_n_c, output [15:0]\ADC_Data[0] , input i_ADC_Data_c, 
            output CS_Stable, output SM_ADC_In, input i_ADC_Clock_c, output n6872, 
            output \Receive_Byte[0] , output \ADC_Data[1][0] , input Main_Clock, 
            output \ADC_Data[1][1] , output \ADC_Data[1][2] , output \ADC_Data[1][3] , 
            output \ADC_Data[1][4] , output \ADC_Data[1][5] , output \ADC_Data[1][6] , 
            output \ADC_Data[1][7] , output \ADC_Data[1][8] , output \ADC_Data[1][9] , 
            input i_ADC_CS, output \ADC_Data[1][10] , output \ADC_Data[2][0] , 
            output \ADC_Data[2][1] , output \ADC_Data[2][2] , output \ADC_Data[2][3] , 
            output \ADC_Data[2][4] , output \ADC_Data[2][5] , output \ADC_Data[2][6] , 
            output \ADC_Data[2][7] , output \ADC_Data[2][8] , output \ADC_Data[2][9] , 
            output \ADC_Data[2][10] , output \ADC_Data[3][0] , output \ADC_Data[3][1] , 
            output n7214, output \ADC_Data[3][2] , output \ADC_Data[3][3] , 
            output \ADC_Data[3][4] , output \ADC_Data[3][5] , output \ADC_Data[3][6] , 
            output \ADC_Data[3][7] , output \ADC_Data[3][8] , output \ADC_Data[3][9] , 
            output \ADC_Data[3][10] , output \ADC_Data[4][0] , output \ADC_Data[4][1] , 
            output \ADC_Data[4][2] , output \ADC_Data[4][3] , output \ADC_Data[4][4] , 
            output \ADC_Data[4][5] , input reset_n_N_195, output \ADC_Data[4][6] , 
            output \ADC_Data[4][7] , output \ADC_Data[4][8] , output \ADC_Data[4][9] , 
            output \ADC_Data[4][10] , output [15:0]\ADC_Data[5] , output \ADC_Data[6][0] , 
            output \ADC_Data[6][1] , output \ADC_Data[6][2] , output \ADC_Data[6][3] , 
            output \ADC_Data[6][4] , output \ADC_Data[6][5] , output \ADC_Data[6][6] , 
            output \ADC_Data[6][7] , input n7488, output ADC_Data_Received, 
            input n7536, output n8636);
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(32[6],32[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(49[7],49[24])"*/
    
    wire n8747, n7479, Data_State, n6773, i_ADC_CS_c, CS_State, 
        CS_State_N_674, CS_Stable_N_684, n12, n9, n6763, Clock_State, 
        n4959, n6772, n4951, n4957, n8416, n11, n9_adj_1202, n6625, 
        n6759, n9_adj_1203, n6758, n10, n8736, n6819;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(22[12],22[23])"*/
    wire [3:0]n434;
    
    wire n6820, n7, o_Data_Received_N_665, n2, n11_adj_1204, n6795, 
        n6822, n9_adj_1205, n6757, n9_adj_1206, n6823, n9_adj_1207, 
        n6824, n6727, n6740, n3903, n6821, n6756;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(36[12],36[24])"*/
    wire [2:0]n17;
    
    wire n6771;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n7232, n6755, n6770, n6769, n6754, n6768, n10_adj_1208, 
        n6812, n6730, n6813, n11635, n11619, n6815, n6816, n6764, 
        n6817, n6739, n6766, n6796, n6814, n6752, n6751, n6742, 
        n6765, n6729, n6798, n11_adj_1209, n6793, n9_adj_1210, n6732, 
        n6799, n6762, n6761, n5441, n6743, n6805, n6806, n6733, 
        n6775, n6776, n6777, n6778, n6779, n6780, n6744, n6734, 
        n6782, n6783, n6735;
    wire [3:0]n441;
    
    wire n6785, n6808, n6786, n6745, n6788, n6789, n6790, n6787, 
        n10_adj_1211, n6731, n6809, n6736, n6792, n6737, n6810, 
        n6728, n6800, n6797, n6746, n6738, n6802, n6803, n6807, 
        n6747, n11187, n6748, n6749, n1, n8401, GND_net, VCC_net;
    
    (* lut_function="(A (B))" *) LUT4 i4468_2_lut (.A(reset_n_c), .B(n8747), 
            .Z(n7479));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i4468_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n6772), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_674));   /* synthesis lineinfo="@2(58[8],58[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_684));   /* synthesis lineinfo="@2(55[8],55[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9253_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n6763));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9253_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_684), .D(CS_State_N_674), 
            .Z(n8747));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfff6";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1975_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n4959));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i1975_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n6771), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1967_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n4951));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1967_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1973_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n4957));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1973_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9238_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11), .C(n9_adj_1202), .D(n6625), .Z(n6759));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9238_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9235_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11), .C(n9_adj_1203), .D(n6625), .Z(n6758));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9235_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9055_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8736), .C(n9_adj_1202), .D(n6625), .Z(n6819));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9055_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1366_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n434[1]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1366_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9052_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8736), .C(n9_adj_1203), .D(n6625), .Z(n6820));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9052_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i9294_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_665), .Z(n2));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9294_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9287_2_lut_4_lut (.A(n10), 
            .B(n11), .C(n6625), .D(n9_adj_1203), .Z(n6772));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9287_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9136_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1204), .C(n9_adj_1202), .D(n6625), .Z(n6795));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9136_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9046_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8736), .C(n9), .D(n6625), .Z(n6822));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9046_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9232_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11), .C(n9_adj_1205), .D(n6625), .Z(n6757));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9232_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9043_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8736), .C(n9_adj_1206), .D(n6625), .Z(n6823));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9043_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9040_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8736), .C(n9_adj_1207), .D(n6625), .Z(n6824));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9040_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i9058_2_lut_3_lut (.A(n10), 
            .B(n8736), .C(n6727), .Z(n6740));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9058_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A))" *) LUT4 i1259_1_lut (.A(CS_Stable), .Z(n3903));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1259_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9049_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8736), .C(n9_adj_1205), .D(n6625), .Z(n6821));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9049_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9229_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11), .C(n9), .D(n6625), .Z(n6756));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9229_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_665), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n6872));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* lut_function="(!(A))" *) LUT4 i6570_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i6570_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9284_2_lut_4_lut (.A(n10), 
            .B(n11), .C(n6625), .D(n9_adj_1205), .Z(n6771));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9284_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i2_3_lut_4_lut_adj_465 (.A(Receive_Byte[3]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[1]), .D(\Receive_Byte[0] ), 
            .Z(n7));   /* synthesis lineinfo="@2(98[12],98[44])"*/
    defparam i2_3_lut_4_lut_adj_465.INIT = "0xffbf";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i9031_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_665), .Z(n7232));
    defparam i9031_4_lut.INIT = "0x4505";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9226_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11), .C(n9_adj_1206), .D(n6625), .Z(n6755));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9226_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n6770), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9281_2_lut_4_lut (.A(n10), 
            .B(n11), .C(n6625), .D(n9), .Z(n6770));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9281_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9278_2_lut_4_lut (.A(n10), 
            .B(n11), .C(n6625), .D(n9_adj_1206), .Z(n6769));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9278_2_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n6769), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9223_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11), .C(n9_adj_1207), .D(n6625), .Z(n6754));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9223_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9275_2_lut_4_lut (.A(n10), 
            .B(n11), .C(n6625), .D(n9_adj_1207), .Z(n6768));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9275_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9079_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11_adj_1204), .C(n9_adj_1202), .D(n6625), .Z(n6812));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9079_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9241_2_lut_3_lut (.A(n8416), 
            .B(n11), .C(n6727), .Z(n6730));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9241_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9076_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11_adj_1204), .C(n9_adj_1203), .D(n6625), .Z(n6813));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9076_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B)))" *) LUT4 i9025_2_lut (.A(n11635), .B(reset_n_c), 
            .Z(n11619));
    defparam i9025_2_lut.INIT = "0x7777";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9070_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11_adj_1204), .C(n9), .D(n6625), .Z(n6815));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9070_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9067_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11_adj_1204), .C(n9_adj_1206), .D(n6625), .Z(n6816));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9067_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9256_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1205), .Z(n6764));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9256_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n6768), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9064_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11_adj_1204), .C(n9_adj_1207), .D(n6625), .Z(n6817));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9064_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i7991_4_lut (.A(n8747), .B(Count_Stable[1]), 
            .C(Count_Stable[2]), .D(Count_Stable[0]), .Z(n11635));
    defparam i7991_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9082_2_lut_3_lut (.A(n10_adj_1208), 
            .B(n11_adj_1204), .C(n6727), .Z(n6739));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9082_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_1183_i12_2_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1183_i12_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9262_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1202), .Z(n6766));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9262_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9133_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1204), .C(n9_adj_1203), .D(n6625), .Z(n6796));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9133_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9073_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11_adj_1204), .C(n9_adj_1205), .D(n6625), .Z(n6814));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9073_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n6742), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9214_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11), .C(n9_adj_1202), .D(n6625), .Z(n6752));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9214_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9211_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11), .C(n9_adj_1203), .D(n6625), .Z(n6751));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9211_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n6732), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9259_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1203), .Z(n6765));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9259_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9217_2_lut_3_lut (.A(n10_adj_1208), 
            .B(n11), .C(n6727), .Z(n6729));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9217_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9127_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1204), .C(n9), .D(n6625), .Z(n6798));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9127_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9145_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11_adj_1209), .C(n9_adj_1203), .D(n6625), .Z(n6793));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9145_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_1161_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1210));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1161_i9_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n6766), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9124_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1204), .C(n9_adj_1206), .D(n6625), .Z(n6799));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9124_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n6765), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n6764), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n6763), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n6762), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n6761), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n5441), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n6730), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1221__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7479), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1221__i2.REGSET = "RESET";
    defparam Count_Stable_1221__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n6759), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n6758), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n6757), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_1154_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1207));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1154_i9_2_lut_3_lut.INIT = "0xefef";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n6756), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n434[1]), 
            .SP(n3903), .CK(Clock_Stable), .SR(n7232), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n6755), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n6754), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n6743), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n6729), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(Data_State), 
            .SP(n6752), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1221__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7479), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1221__i1.REGSET = "RESET";
    defparam Count_Stable_1221__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n434[2]), 
            .SP(n3903), .CK(Clock_Stable), .SR(n7232), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9103_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1204), .C(n9_adj_1202), .D(n6625), .Z(n6805));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9103_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+!(B (C)))" *) LUT4 equal_1179_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1203));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1179_i9_2_lut_3_lut.INIT = "0xbfbf";
    (* lut_function="(A+((C)+!B))" *) LUT4 equal_1133_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1205));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1133_i9_2_lut_3_lut.INIT = "0xfbfb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(Data_State), 
            .SP(n6751), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n6733), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9100_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1204), .C(n9_adj_1203), .D(n6625), .Z(n6806));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9100_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n6775), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n6776), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5725_2_lut (.A(Receive_Byte[2]), .B(Receive_Byte[1]), 
            .Z(n8736));
    defparam i5725_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n6777), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n6778), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n6779), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n6780), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n6744), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n6734), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(Data_State), 
            .SP(n6782), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(Data_State), 
            .SP(n6783), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n6735), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n434[3]), 
            .SP(n3903), .CK(Clock_Stable), .SR(n7232), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1395_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n441[1]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1395_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n6785), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n6786), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9094_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1204), .C(n9), .D(n6625), .Z(n6808));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9094_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9169_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1209), .C(n9_adj_1203), .D(n6625), .Z(n6786));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9169_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9154_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1209), .C(n9_adj_1210), .D(n6625), .Z(n6745));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9154_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9172_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1209), .C(n9_adj_1202), .D(n6625), .Z(n6785));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9172_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9163_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1209), .C(n9), .D(n6625), .Z(n6788));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9163_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9160_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1209), .C(n9_adj_1206), .D(n6625), .Z(n6789));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9160_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9157_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1209), .C(n9_adj_1207), .D(n6625), .Z(n6790));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9157_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9175_2_lut_3_lut (.A(n8416), 
            .B(n11_adj_1209), .C(n6727), .Z(n6735));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9175_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9166_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1209), .C(n9_adj_1205), .D(n6625), .Z(n6787));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9166_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i4197_3_lut (.A(n6872), .B(n7), 
            .C(SM_ADC_In), .Z(n7214));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4197_3_lut.INIT = "0x2a2a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n6787), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n6788), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n6789), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n6790), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1221__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7479), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1221__i0.REGSET = "RESET";
    defparam Count_Stable_1221__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9181_2_lut_3_lut_4_lut (.A(n10_adj_1211), 
            .B(n11_adj_1209), .C(n9_adj_1202), .D(n6625), .Z(n6782));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9181_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n6731), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n6745), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9091_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1204), .C(n9_adj_1206), .D(n6625), .Z(n6809));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9091_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n6736), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n6792), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n6793), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n6737), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n6795), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9088_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1204), .C(n9_adj_1207), .D(n6625), .Z(n6810));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9088_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9178_2_lut_3_lut_4_lut (.A(n10_adj_1211), 
            .B(n11_adj_1209), .C(n9_adj_1203), .D(n6625), .Z(n6783));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9178_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9184_2_lut_3_lut (.A(n10_adj_1211), 
            .B(n11_adj_1209), .C(n6727), .Z(n6734));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9184_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i9106_2_lut_3_lut (.A(n8416), 
            .B(n11_adj_1204), .C(n6727), .Z(n6728));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9106_2_lut_3_lut.INIT = "0x0202";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n6796), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9121_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1204), .C(n9_adj_1207), .D(n6625), .Z(n6800));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9121_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n6797), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n6798), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n6799), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n11619), .CK(Main_Clock), .SR(reset_n_N_195), .Q(CS_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9139_2_lut_3_lut (.A(n10), .B(n11_adj_1204), 
            .C(n6727), .Z(n6737));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9139_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n6800), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n441[1]), 
            .SP(n6872), .CK(Clock_Stable), .SR(n7214), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n6746), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(Data_State), 
            .SP(n6738), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(Data_State), 
            .SP(n6802), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n441[2]), 
            .SP(n6872), .CK(Clock_Stable), .SR(n7214), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9187_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1209), .C(n9_adj_1210), .D(n6625), .Z(n6744));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9187_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(Data_State), 
            .SP(n6803), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(Data_State), 
            .SP(n6728), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9202_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1209), .C(n9_adj_1203), .D(n6625), .Z(n6776));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9202_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n441[3]), 
            .SP(n6872), .CK(Clock_Stable), .SR(n7214), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9205_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1209), .C(n9_adj_1202), .D(n6625), .Z(n6775));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9205_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9196_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1209), .C(n9), .D(n6625), .Z(n6778));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9196_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+!(B))" *) LUT4 equal_1185_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1204));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1185_i11_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9193_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1209), .C(n9_adj_1206), .D(n6625), .Z(n6779));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9193_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9130_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1204), .C(n9_adj_1205), .D(n6625), .Z(n6797));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9130_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(Data_State), 
            .SP(n6805), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9190_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1209), .C(n9_adj_1207), .D(n6625), .Z(n6780));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9190_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(Data_State), 
            .SP(n6806), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(Data_State), 
            .SP(n6807), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(Data_State), 
            .SP(n6808), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9208_2_lut_3_lut (.A(n10), .B(n11_adj_1209), 
            .C(n6727), .Z(n6733));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9208_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(Data_State), 
            .SP(n6809), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9199_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1209), .C(n9_adj_1205), .D(n6625), .Z(n6777));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9199_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i9097_2_lut_3_lut_4_lut (.A(n8416), 
            .B(n11_adj_1204), .C(n9_adj_1205), .D(n6625), .Z(n6807));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9097_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 equal_1176_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1202));
    defparam equal_1176_i9_2_lut_3_lut.INIT = "0xf7f7";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1402_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n441[2]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1402_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_466 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n6625), .Z(n6727));
    defparam i2_3_lut_4_lut_adj_466.INIT = "0xff7f";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9272_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1210), .D(n6625), .Z(n6742));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9272_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9018_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6727), .Z(n6731));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9018_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9247_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1207), .Z(n6761));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9247_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(Data_State), 
            .SP(n6810), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1409_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n441[3]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1409_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(Data_State), 
            .SP(n6747), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(Data_State), 
            .SP(n6739), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C))+!A)" *) LUT4 equal_1147_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1206));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1147_i9_2_lut_3_lut.INIT = "0xfdfd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(Data_State), 
            .SP(n6812), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(Data_State), 
            .SP(n6813), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(Data_State), 
            .SP(n6814), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n11187), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(Data_State), 
            .SP(n6815), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(Data_State), 
            .SP(n6816), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(Data_State), 
            .SP(n6817), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i9250_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1206), .Z(n6762));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9250_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+!(B))" *) LUT4 equal_1173_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10_adj_1208));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1173_i10_2_lut.INIT = "0xbbbb";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_1135_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1135_i9_2_lut_3_lut.INIT = "0xdfdf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(Data_State), 
            .SP(n6748), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i97  (.D(Data_State), 
            .SP(n6740), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i97 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i97 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n4959), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i98  (.D(Data_State), 
            .SP(n6819), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i98 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i98 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n4957), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i99  (.D(Data_State), 
            .SP(n6820), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i99 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i99 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n4951), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n6625));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i100  (.D(Data_State), 
            .SP(n6821), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i100 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i100 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i101  (.D(Data_State), 
            .SP(n6822), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i101 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i101 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i102  (.D(Data_State), 
            .SP(n6823), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i102 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i102 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i103  (.D(Data_State), 
            .SP(n6824), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i103 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i103 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i104  (.D(Data_State), 
            .SP(n6749), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i104 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i104 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 equal_1135_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1135_i10_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n3903), .CK(Clock_Stable), .SR(n8401), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9109_2_lut_3_lut_4_lut (.A(n10_adj_1211), 
            .B(n11_adj_1204), .C(n9_adj_1203), .D(n6625), .Z(n6803));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9109_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ o_Data_Received (.D(n7488), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 equal_1211_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1211_i11_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9118_2_lut_3_lut_4_lut (.A(n6625), 
            .B(n9_adj_1210), .C(n11_adj_1204), .D(n10), .Z(n6746));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9118_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9112_2_lut_3_lut_4_lut (.A(n10_adj_1211), 
            .B(n11_adj_1204), .C(n9_adj_1202), .D(n6625), .Z(n6802));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9112_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9115_2_lut_3_lut (.A(n10_adj_1211), 
            .B(n11_adj_1204), .C(n6727), .Z(n6738));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9115_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n7536), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i9265_2_lut (.A(n12), .B(n6727), 
            .Z(n6732));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9265_2_lut.INIT = "0x1111";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_665));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1373_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n434[2]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1373_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1380_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n434[3]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1380_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="((B)+!A)" *) LUT4 equal_1131_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1209));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1131_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(A+!(B))" *) LUT4 i5625_2_lut (.A(n7), .B(o_Data_Received_N_665), 
            .Z(n8636));
    defparam i5625_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_467 (.A(reset_n_c), 
            .B(n11635), .Z(n11187));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1_2_lut_adj_467.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i6572_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i6572_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B))" *) LUT4 equal_1214_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10_adj_1211));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1214_i10_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i9220_2_lut_3_lut_4_lut (.A(n6625), 
            .B(n9_adj_1210), .C(n11), .D(n8416), .Z(n6743));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9220_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i9085_2_lut_3_lut_4_lut (.A(n6625), 
            .B(n9_adj_1210), .C(n11_adj_1204), .D(n8416), .Z(n6747));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9085_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9061_2_lut_3_lut_4_lut (.A(n6625), 
            .B(n9_adj_1210), .C(n11_adj_1204), .D(n10_adj_1208), .Z(n6748));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9061_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i9037_2_lut_3_lut_4_lut (.A(n6625), 
            .B(n9_adj_1210), .C(n8736), .D(n10), .Z(n6749));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9037_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A))" *) LUT4 i5794_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i5794_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9148_2_lut_3_lut_4_lut (.A(n10_adj_1208), 
            .B(n11_adj_1209), .C(n9_adj_1202), .D(n6625), .Z(n6792));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9148_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i8991_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n8401));
    defparam i8991_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i9151_2_lut_3_lut (.A(n10_adj_1208), 
            .B(n11_adj_1209), .C(n6727), .Z(n6736));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9151_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9290_2_lut_4_lut (.A(n10), 
            .B(n11), .C(n6625), .D(n9_adj_1202), .Z(n6773));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i9290_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i9244_4_lut (.A(n9_adj_1210), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12), .Z(n5441));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i9244_4_lut.INIT = "0x0313";
    (* lut_function="(A (B))" *) LUT4 i5405_2_lut (.A(Receive_Bit[3]), .B(\Receive_Byte[0] ), 
            .Z(n8416));
    defparam i5405_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i6579_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i6579_3_lut.INIT = "0x6a6a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n6773), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule
