onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -label clk /mips_multi_tb/clk
add wave -noupdate -label clk_rom /mips_multi_tb/clk_rom
add wave -noupdate -label data -radix hexadecimal /mips_multi_tb/data
add wave -noupdate -label debug /mips_multi_tb/debug
add wave -noupdate -label rst /mips_multi_tb/rst
add wave -noupdate -label {saida pc} -radix hexadecimal /mips_multi_tb/i1/pcout_v
add wave -noupdate -label opcode /mips_multi_tb/i1/op_field_v
add wave -noupdate -label instrução -radix hexadecimal /mips_multi_tb/i1/instruction_v
add wave -noupdate -label rdmout -radix hexadecimal /mips_multi_tb/i1/rdmout_v
add wave -noupdate -label {store out} -radix hexadecimal /mips_multi_tb/i1/store_out_v
add wave -noupdate /mips_multi_tb/i1/mem_wr_s
add wave -noupdate /mips_multi_tb/i1/wich_store_v
add wave -noupdate -radix hexadecimal /mips_multi_tb/i1/sb_field_v
add wave -noupdate -radix hexadecimal /mips_multi_tb/i1/sh_field_v
add wave -noupdate /mips_multi_tb/i1/a1_field_v
add wave -noupdate -label aluA -radix hexadecimal /mips_multi_tb/i1/aluA_v
add wave -noupdate -label aluB -radix hexadecimal /mips_multi_tb/i1/aluB_v
add wave -noupdate /mips_multi_tb/i1/alu_sel_v
add wave -noupdate -label {saida ula} -radix hexadecimal /mips_multi_tb/i1/alu_out_v
add wave -noupdate -label {reg Ula} -radix hexadecimal /mips_multi_tb/i1/rULA_out_v
add wave -noupdate -radix hexadecimal /mips_multi_tb/i1/regdata_v
add wave -noupdate -label {entrada reg A} -radix hexadecimal /mips_multi_tb/i1/regAin_v
add wave -noupdate -label {entrada reg B} -radix hexadecimal /mips_multi_tb/i1/regBin_v
add wave -noupdate /mips_multi_tb/i1/ctr_lui_mux
add wave -noupdate /mips_multi_tb/i1/wich_load_v
add wave -noupdate /mips_multi_tb/i1/iwreg_v
add wave -noupdate /mips_multi_tb/i1/unsig_s
add wave -noupdate -label rs /mips_multi_tb/i1/rs_field_v
add wave -noupdate -label rt /mips_multi_tb/i1/rt_field_v
add wave -noupdate -label {operação ula} /mips_multi_tb/i1/alu_op_v
add wave -noupdate -label funct /mips_multi_tb/i1/func_field_v
add wave -noupdate /mips_multi_tb/i1/ext_type_v
add wave -noupdate -label reg32 -radix hexadecimal -childformat {{/mips_multi_tb/i1/bcoreg/breg32(31) -radix hexadecimal -childformat {{/mips_multi_tb/i1/bcoreg/breg32(31)(31) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(30) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(29) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(28) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(27) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(26) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(25) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(24) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(23) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(22) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(21) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(20) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(19) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(18) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(17) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(16) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(15) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(14) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(13) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(12) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(11) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(10) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(9) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(8) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(7) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(6) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(5) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(4) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(3) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(2) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(1) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(0) -radix hexadecimal}}} {/mips_multi_tb/i1/bcoreg/breg32(30) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(29) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(28) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(27) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(26) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(25) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(24) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(23) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(22) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(21) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(20) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(19) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(18) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(17) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(16) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(15) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(14) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(13) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(12) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(11) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(10) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(9) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(8) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(7) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(6) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(5) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(4) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(3) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(2) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(1) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(0) -radix hexadecimal}} -expand -subitemconfig {/mips_multi_tb/i1/bcoreg/breg32(31) {-height 15 -radix hexadecimal -childformat {{/mips_multi_tb/i1/bcoreg/breg32(31)(31) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(30) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(29) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(28) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(27) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(26) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(25) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(24) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(23) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(22) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(21) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(20) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(19) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(18) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(17) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(16) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(15) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(14) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(13) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(12) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(11) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(10) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(9) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(8) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(7) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(6) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(5) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(4) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(3) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(2) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(1) -radix hexadecimal} {/mips_multi_tb/i1/bcoreg/breg32(31)(0) -radix hexadecimal}}} /mips_multi_tb/i1/bcoreg/breg32(31)(31) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(30) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(29) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(28) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(27) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(26) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(25) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(24) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(23) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(22) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(21) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(20) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(19) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(18) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(17) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(16) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(15) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(14) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(13) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(12) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(11) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(10) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(9) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(8) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(7) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(6) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(5) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(4) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(3) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(2) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(1) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(31)(0) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(30) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(29) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(28) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(27) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(26) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(25) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(24) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(23) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(22) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(21) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(20) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(19) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(18) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(17) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(16) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(15) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(14) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(13) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(12) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(11) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(10) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(9) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(8) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(7) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(6) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(5) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(4) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(3) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(2) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(1) {-height 15 -radix hexadecimal} /mips_multi_tb/i1/bcoreg/breg32(0) {-height 15 -radix hexadecimal}} /mips_multi_tb/i1/bcoreg/breg32
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {591 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 206
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {556 ps} {708 ps}
