// Seed: 4228499128
`define pp_1 0
module module_0 (
    id_1
);
  input id_1;
  logic id_2, id_3, id_4, id_5 = 1;
  assign id_3 = id_5 || 1;
  assign id_2 = id_5;
  assign id_4 = id_3;
  type_10 id_6 (
      1,
      1'b0,
      1,
      1,
      1,
      1'b0 == 1,
      id_5
  );
  assign id_1 = 1;
  logic id_7;
  logic id_8;
endmodule
`timescale 1ps / 1ps `resetall `timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
