<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
   <TITLE>Icache Parity Error Status Register Bit Descriptions</TITLE>
   <!-- This file created by Carmen Wheatcroft - Workstation Doc Group-->
   <!-- Copyright (c) 1998 Digital Equipment Corporation-->
</HEAD>

<BODY TEXT="#000000" BGCOLOR="#FFFFFF">

<TABLE BORDER=1 >
<CAPTION><STRONG>Icache Parity Error Status Register (IC_PERR_STAT)</STRONG></A></CAPTION>
<TR><TD COLSPAN=3>Address: IPR Ibox, Index=11A<BR>
The Icache parity error status (ICPERR_STAT) register is a read/write register.  The Icache parity error 
status bits may be cleared by writing a 1 to the appropriate bits.
</TD></TR>

<TR VALIGN=TOP><TD>TMR</TD><TD ALIGN=CENTER>&lt;13&gt;RW</TD><TD>Timeout reset error.</TD></TR>
<TR VALIGN=TOP><TD>TPE</TD><TD ALIGN=CENTER>&lt;12&gt;RW</TD><TD>Tag parity error.</TD></TR>
<TR VALIGN=TOP><TD>DPE</TD><TD ALIGN=CENTER>&lt;11&gt;RW</TD><TD>Data parity error.</TD></TR>

</TABLE>

</BODY>
</HTML>
