
fractals1.elf:     file format elf32-littlenios2
fractals1.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x084001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x08400000 paddr 0x08400000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x08400020 paddr 0x08400020 align 2**12
         filesz 0x00008b50 memsz 0x00008b50 flags r-x
    LOAD off    0x00009b70 vaddr 0x08408b70 paddr 0x0840a308 align 2**12
         filesz 0x00001798 memsz 0x00001798 flags rw-
    LOAD off    0x0000baa0 vaddr 0x0840baa0 paddr 0x0840baa0 align 2**12
         filesz 0x00000000 memsz 0x000002cc flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  08400000  08400000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  08400020  08400020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00008698  084001b4  084001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000324  0840884c  0840884c  0000984c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001798  08408b70  0840a308  00009b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002cc  0840baa0  0840baa0  0000baa0  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  0000b308  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000a38  00000000  00000000  0000b330  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 0000117b  00000000  00000000  0000bd68  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000126af  00000000  00000000  0000cee3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005823  00000000  00000000  0001f592  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000d90d  00000000  00000000  00024db5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000012a8  00000000  00000000  000326c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000016b5  00000000  00000000  0003396c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000448a  00000000  00000000  00035021  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000030  00000000  00000000  000394ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000538  00000000  00000000  000394e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003c4ff  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  0003c502  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0003c507  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  0003c508  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0003c50c  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0003c510  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   0000000b  00000000  00000000  0003c514  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    0000000b  00000000  00000000  0003c51f  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   0000000b  00000000  00000000  0003c52a  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 0000000b  00000000  00000000  0003c535  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000020  00000000  00000000  0003c540  2**0
                  CONTENTS, READONLY
 28 .jdi          0001085c  00000000  00000000  0003c560  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     00113e1c  00000000  00000000  0004cdbc  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
08400000 l    d  .entry	00000000 .entry
08400020 l    d  .exceptions	00000000 .exceptions
084001b4 l    d  .text	00000000 .text
0840884c l    d  .rodata	00000000 .rodata
08408b70 l    d  .rwdata	00000000 .rwdata
0840baa0 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
084001fc l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 w_pow.c
00000000 l    df *ABS*	00000000 e_pow.c
084088b4 l     O .rodata	00000010 bp
084088c4 l     O .rodata	00000010 dp_l
084088d4 l     O .rodata	00000010 dp_h
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_fabs.c
00000000 l    df *ABS*	00000000 s_finite.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 s_nan.c
00000000 l    df *ABS*	00000000 s_rint.c
084088e4 l     O .rodata	00000010 TWO52
00000000 l    df *ABS*	00000000 s_scalbn.c
00000000 l    df *ABS*	00000000 s_copysign.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
08402ba4 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
08403b10 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 impure.c
08408b70 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 alt_load.c
08404614 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
08408f70 l     O .rwdata	00001060 jtag_uart_1
08409fd0 l     O .rwdata	0000003c mailbox_0
0840a00c l     O .rwdata	0000003c mailbox_1
0840a048 l     O .rwdata	0000003c mailbox_2
0840a084 l     O .rwdata	0000003c mailbox_3
0840a0c0 l     O .rwdata	00000054 video_pixel_buffer_dma_0
08404998 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
08404bd8 l     F .text	00000228 altera_avalon_jtag_uart_irq
08404e00 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_mailbox.c
084055d4 l     F .text	0000006c alt_avalon_mutex_reg
08405640 l     F .text	00000060 alt_get_errno
084057d4 l     F .text	00000050 alt_mailbox_increment_ptr
00000000 l    df *ABS*	00000000 altera_avalon_mutex.c
084059a4 l     F .text	0000007c alt_mutex_trylock
08405a78 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
08407464 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
08407508 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
084075e8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
08407aa0 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
08407bdc l     F .text	000000dc alt_file_locked
08407e40 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
08408634 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
084087e8 l     F .text	00000040 alt_sim_halt
00007000 g       *ABS*	00000000 __alt_mem_onchip_memory2_3
08404680 g     F .text	0000006c alt_main
08405824 g     F .text	000000a8 altera_avalon_mailbox_pend
08406914 g     F .text	000003d0 alt_up_pixel_buffer_dma_draw_vline
0840badc g     O .bss	00000100 alt_irq
0840243c g     F .text	00000018 fabs
0840baa4 g     O .bss	00000004 mailbox_0
0840a308 g       *ABS*	00000000 __flash_rwdata_start
084036c4 g     F .text	00000088 __eqdf2
0840baa8 g     O .bss	00000004 mailbox_2
084058cc g     F .text	000000d8 altera_avalon_mailbox_get
084028cc g     F .text	00000174 __divsf3
08405b38 g     F .text	00000040 altera_avalon_mutex_trylock
0840a2c4 g     O .rwdata	00000004 n
08405ce8 g     F .text	000001a0 alt_up_pixel_buffer_dma_draw
084037d4 g     F .text	00000088 __gtdf2
08404584 g     F .text	00000010 __errno
08405ca8 g     F .text	00000040 alt_up_pixel_buffer_dma_open_dev
08400000 g     F .entry	0000001c __reset
08405bd4 g     F .text	0000007c altera_avalon_mutex_is_mine
08400020 g       *ABS*	00000000 __flash_exceptions_start
0840bad8 g     O .bss	00000004 errno
08403a64 g     F .text	00000038 __make_dp
08404044 g     F .text	0000002c __make_fp
0840bac4 g     O .bss	00000004 alt_argv
084122bc g       *ABS*	00000000 _gp
08405e88 g     F .text	00000058 alt_up_pixel_buffer_dma_change_back_buffer_address
00005000 g       *ABS*	00000000 __alt_mem_onchip_memory2_2
0840a13c g     O .rwdata	00000180 alt_fd_list
0840baac g     O .bss	00000004 mailbox_1
08407710 g     F .text	00000094 alt_find_dev
084083ec g     F .text	000000a0 memcpy
0840396c g     F .text	000000f8 __floatsidf
08407b64 g     F .text	00000078 alt_io_redirect
0840385c g     F .text	00000088 __ltdf2
0840884c g       *ABS*	00000000 __DTOR_END__
084080a4 g     F .text	00000020 altera_nios2_irq_init
08405718 g     F .text	000000bc altera_avalon_mailbox_post
08405f38 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
08405018 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00003000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
08403c4c g     F .text	00000008 __udivsi3
084056f8 g     F .text	00000020 altera_avalon_mailbox_close
084065c4 g     F .text	00000350 alt_up_pixel_buffer_dma_draw_hline
08402a40 g     F .text	00000078 __lesf2
0840829c g     F .text	00000090 alt_icache_flush
08406da8 g     F .text	000000d0 helper_plot_pixel
0840a2f4 g     O .rwdata	00000004 alt_max_fd
08404384 g     F .text	00000138 __unpack_d
08402b50 g     F .text	00000054 __extendsfdf2
08403034 g     F .text	00000074 __adddf3
08405f6c g     F .text	00000164 alt_up_pixel_buffer_dma_clear_screen
08405c50 g     F .text	00000058 altera_avalon_mutex_first_lock
0840a2c8 g     O .rwdata	00000004 __fdlib_version
0840a2d0 g     O .rwdata	00000004 _global_impure_ptr
0840bd6c g       *ABS*	00000000 __bss_end
084079a8 g     F .text	000000f8 alt_iic_isr_register
084060d0 g     F .text	000004f4 alt_up_pixel_buffer_dma_draw_box
08407f98 g     F .text	0000010c alt_tick
0840baa0 g     O .bss	00000004 message
08407960 g     F .text	00000048 alt_ic_irq_enabled
08407f00 g     F .text	00000098 alt_alarm_stop
0840bacc g     O .bss	00000004 alt_irq_active
084000ec g     F .exceptions	000000c8 alt_irq_handler
0840a114 g     O .rwdata	00000028 alt_dev_null
08400788 g     F .text	00000148 barrier
08405a20 g     F .text	00000058 altera_avalon_mutex_open
084024b8 g     F .text	00000210 rint
08403ed4 g     F .text	000000c8 __unpack_f
084074c4 g     F .text	00000044 alt_dcache_flush_all
08406ce4 g     F .text	000000c4 alt_up_pixel_buffer_dma_draw_rectangle
0840a308 g       *ABS*	00000000 __ram_rwdata_end
0840a2ec g     O .rwdata	00000008 alt_dev_list
08406e78 g     F .text	0000039c alt_up_pixel_buffer_dma_draw_line
0840a2dc g     O .rwdata	00000008 alt_mutex_list
08408b70 g       *ABS*	00000000 __ram_rodata_end
084038e4 g     F .text	00000088 __ledf2
08403c54 g     F .text	00000008 __umodsi3
0840bd6c g       *ABS*	00000000 end
08403d74 g     F .text	00000160 __pack_f
08404b18 g     F .text	000000c0 altera_avalon_jtag_uart_init
08408848 g       *ABS*	00000000 __CTOR_LIST__
08800000 g       *ABS*	00000000 __alt_stack_pointer
08403cf4 g     F .text	00000080 __clzsi2
0840523c g     F .text	00000240 altera_avalon_jtag_uart_write
0840547c g     F .text	00000158 alt_avalon_mailbox_init
08408638 g     F .text	000001b0 __call_exitprocs
084001b4 g     F .text	0000004c _start
0840bad0 g     O .bss	00000004 _alt_tick_rate
0840bad4 g     O .bss	00000004 _alt_nticks
08404720 g     F .text	00000278 alt_sys_init
08402ab8 g     F .text	00000098 __floatsisf
08408500 g     F .text	00000134 __register_exitproc
08405b78 g     F .text	0000005c altera_avalon_mutex_unlock
08400e74 g     F .text	00001300 __ieee754_pow
08404eb0 g     F .text	00000074 altera_avalon_jtag_uart_close
084009ec g     F .text	00000488 pow
08408b70 g       *ABS*	00000000 __ram_rwdata_start
0840884c g       *ABS*	00000000 __ram_rodata_start
00004000 g       *ABS*	00000000 __alt_mem_onchip_memory2_1
084049d0 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
084081e4 g     F .text	000000b8 alt_get_fd
084044bc g     F .text	000000c8 __fpcmp_parts_d
08408378 g     F .text	00000074 memcmp
08404a80 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0840bab0 g     O .bss	00000004 col
0840bd6c g       *ABS*	00000000 __alt_stack_base
08404ac8 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
0840346c g     F .text	00000258 __divdf3
084030a8 g     F .text	000003c4 __muldf3
084088f4 g     O .rodata	00000010 __thenan_sf
084080c4 g     F .text	00000120 alt_find_file
08407534 g     F .text	000000b4 alt_dev_llist_insert
0840baa0 g       *ABS*	00000000 __bss_start
08400200 g     F .text	00000588 main
0840bac8 g     O .bss	00000004 alt_envp
08405ee0 g     F .text	00000058 alt_up_pixel_buffer_dma_swap_buffers
08404a28 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
084024a0 g     F .text	00000008 matherr
08403a9c g     F .text	00000074 __truncdfsf2
0840bbdc g     O .bss	00000190 _atexit0
08405af8 g     F .text	00000040 altera_avalon_mutex_lock
0840a2f8 g     O .rwdata	00000004 alt_errno
08403b8c g     F .text	00000060 __divsi3
08408904 g     O .rodata	00000014 __thenan_df
0840884c g       *ABS*	00000000 __CTOR_END__
08402454 g     F .text	0000001c finite
0840884c g       *ABS*	00000000 __flash_rodata_start
0840884c g       *ABS*	00000000 __DTOR_LIST__
084028a8 g     F .text	00000024 copysign
0840374c g     F .text	00000088 __nedf2
11000000 g       *ABS*	00000000 __alt_mem_sram_0
084046ec g     F .text	00000034 alt_irq_init
08407ea0 g     F .text	00000060 alt_release_fd
08408918 g     O .rodata	00000100 __clz_tab
0840832c g     F .text	00000014 atexit
0840bab4 g     O .bss	00000004 my_pixel_buffer
0840bab8 g     O .bss	00000004 mailbox_3
0840a2cc g     O .rwdata	00000004 _impure_ptr
0840bac0 g     O .bss	00000004 alt_argc
084026c8 g     F .text	000001e0 scalbn
084076ac g     F .text	00000064 _do_dtors
08000000 g       *ABS*	00000000 __alt_mem_sdram_0
08400020 g       .exceptions	00000000 alt_irq_entry
0840a2d4 g     O .rwdata	00000008 alt_mailbox_list
0840a2bc g     O .rwdata	00000004 num_rows
0840a2e4 g     O .rwdata	00000008 alt_fs_list
084024a8 g     F .text	00000010 nan
08400020 g       *ABS*	00000000 __ram_exceptions_start
08402174 g     F .text	000002c8 __ieee754_sqrt
084077d4 g     F .text	00000050 alt_ic_isr_register
0840a308 g       *ABS*	00000000 _edata
0840bd6c g       *ABS*	00000000 _end
08400900 g     F .text	000000ec post
084001b4 g       *ABS*	00000000 __ram_exceptions_end
08404f24 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
084078c0 g     F .text	000000a0 alt_ic_irq_disable
08408340 g     F .text	00000038 exit
08403bec g     F .text	00000060 __modsi3
08800000 g       *ABS*	00000000 __alt_data_end
08400020 g     F .exceptions	00000000 alt_exception
084056a0 g     F .text	00000058 altera_avalon_mailbox_open
08403f9c g     F .text	000000a8 __fpcmp_parts_f
08408828 g     F .text	00000020 _exit
08402470 g     F .text	00000030 __isnand
08407214 g     F .text	00000154 alt_alarm_start
08403c5c g     F .text	00000098 __muldi3
0840848c g     F .text	00000074 strlen
08407cb8 g     F .text	00000188 open
084077a4 g     F .text	00000030 alt_icache_flush_all
084008d0 g     F .text	00000030 pend
0840a2fc g     O .rwdata	00000004 alt_priority_mask
0840a2c0 g     O .rwdata	00000004 num_cols
08407824 g     F .text	0000009c alt_ic_irq_enable
08405ad8 g     F .text	00000020 altera_avalon_mutex_close
08402fb4 g     F .text	00000080 __subdf3
0840a300 g     O .rwdata	00000008 alt_alarm_list
08407648 g     F .text	00000064 _do_ctors
08407368 g     F .text	000000fc close
08404594 g     F .text	00000080 alt_load
0840babc g     O .bss	00000004 row
08404070 g     F .text	00000314 __pack_d
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

08400000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 8400000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 8400004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 8400008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 840000c:	00bffd16 	blt	zero,r2,8400004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 8400010:	00421034 	movhi	at,2112
    ori r1, r1, %lo(_start)
 8400014:	08406d14 	ori	at,at,436
    jmp r1
 8400018:	0800683a 	jmp	at
 840001c:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x3000>

Disassembly of section .exceptions:

08400020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 8400020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 8400024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 8400028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 840002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 8400030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 8400034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 8400038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 840003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 8400040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 8400044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 8400048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 840004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 8400050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 8400054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 8400058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 840005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 8400060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 8400064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 8400068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 840006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 8400070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 8400074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 8400078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 840007c:	10000326 	beq	r2,zero,840008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 8400080:	20000226 	beq	r4,zero,840008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 8400084:	84000ec0 	call	84000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 8400088:	00000306 	br	8400098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 840008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 8400090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 8400094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 8400098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 840009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 84000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 84000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 84000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 84000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 84000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 84000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 84000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 84000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 84000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 84000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 84000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 84000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 84000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 84000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 84000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 84000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 84000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 84000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 84000e8:	ef80083a 	eret

084000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 84000ec:	defff904 	addi	sp,sp,-28
 84000f0:	dfc00615 	stw	ra,24(sp)
 84000f4:	df000515 	stw	fp,20(sp)
 84000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 84000fc:	0005313a 	rdctl	r2,ipending
 8400100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 8400104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 8400108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 840010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 8400110:	00800044 	movi	r2,1
 8400114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 8400118:	e0ffff17 	ldw	r3,-4(fp)
 840011c:	e0bffe17 	ldw	r2,-8(fp)
 8400120:	1884703a 	and	r2,r3,r2
 8400124:	1005003a 	cmpeq	r2,r2,zero
 8400128:	1000161e 	bne	r2,zero,8400184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 840012c:	e0bffd17 	ldw	r2,-12(fp)
 8400130:	00c21074 	movhi	r3,2113
 8400134:	18eeb704 	addi	r3,r3,-17700
 8400138:	100490fa 	slli	r2,r2,3
 840013c:	10c5883a 	add	r2,r2,r3
 8400140:	11400017 	ldw	r5,0(r2)
 8400144:	e0bffd17 	ldw	r2,-12(fp)
 8400148:	00c21074 	movhi	r3,2113
 840014c:	18eeb704 	addi	r3,r3,-17700
 8400150:	100490fa 	slli	r2,r2,3
 8400154:	10c5883a 	add	r2,r2,r3
 8400158:	10800104 	addi	r2,r2,4
 840015c:	11000017 	ldw	r4,0(r2)
 8400160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 8400164:	0005313a 	rdctl	r2,ipending
 8400168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 840016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 8400170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 8400174:	e0bfff17 	ldw	r2,-4(fp)
 8400178:	1004c03a 	cmpne	r2,r2,zero
 840017c:	103fe31e 	bne	r2,zero,840010c <alt_irq_handler+0x20>
 8400180:	00000706 	br	84001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 8400184:	e0bffe17 	ldw	r2,-8(fp)
 8400188:	1085883a 	add	r2,r2,r2
 840018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 8400190:	e0bffd17 	ldw	r2,-12(fp)
 8400194:	10800044 	addi	r2,r2,1
 8400198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 840019c:	003fde06 	br	8400118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 84001a0:	e037883a 	mov	sp,fp
 84001a4:	dfc00117 	ldw	ra,4(sp)
 84001a8:	df000017 	ldw	fp,0(sp)
 84001ac:	dec00204 	addi	sp,sp,8
 84001b0:	f800283a 	ret

Disassembly of section .text:

084001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 84001b4:	00810014 	movui	r2,1024
#endif

0:
    initd 0(r2)
 84001b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 84001bc:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 84001c0:	00bffd16 	blt	zero,r2,84001b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 84001c4:	06c22034 	movhi	sp,2176
    ori sp, sp, %lo(__alt_stack_pointer)
 84001c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 84001cc:	06821074 	movhi	gp,2113
    ori gp, gp, %lo(_gp)
 84001d0:	d688af14 	ori	gp,gp,8892
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 84001d4:	00821034 	movhi	r2,2112
    ori r2, r2, %lo(__bss_start)
 84001d8:	10aea814 	ori	r2,r2,47776

    movhi r3, %hi(__bss_end)
 84001dc:	00c21034 	movhi	r3,2112
    ori r3, r3, %lo(__bss_end)
 84001e0:	18ef5b14 	ori	r3,r3,48492

    beq r2, r3, 1f
 84001e4:	10c00326 	beq	r2,r3,84001f4 <_start+0x40>

0:
    stw zero, (r2)
 84001e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 84001ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 84001f0:	10fffd36 	bltu	r2,r3,84001e8 <_start+0x34>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 84001f4:	84045940 	call	8404594 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 84001f8:	84046800 	call	8404680 <alt_main>

084001fc <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 84001fc:	003fff06 	br	84001fc <alt_after_alt_main>

08400200 <main>:
void barrier(int id);
void pend(alt_mailbox_dev*);
void post(int id, alt_u32 mess);


int main() {
 8400200:	deffe904 	addi	sp,sp,-92
 8400204:	dfc01615 	stw	ra,88(sp)
 8400208:	df001515 	stw	fp,84(sp)
 840020c:	dc401415 	stw	r17,80(sp)
 8400210:	dc001315 	stw	r16,76(sp)
 8400214:	df001304 	addi	fp,sp,76

	mailbox_0 = altera_avalon_mailbox_open("/dev/mailbox_0");
 8400218:	01021074 	movhi	r4,2113
 840021c:	21221304 	addi	r4,r4,-30644
 8400220:	84056a00 	call	84056a0 <altera_avalon_mailbox_open>
 8400224:	d0a5fa15 	stw	r2,-26648(gp)
	mailbox_1 = altera_avalon_mailbox_open("/dev/mailbox_1");
 8400228:	01021074 	movhi	r4,2113
 840022c:	21221704 	addi	r4,r4,-30628
 8400230:	84056a00 	call	84056a0 <altera_avalon_mailbox_open>
 8400234:	d0a5fc15 	stw	r2,-26640(gp)
	mailbox_2 = altera_avalon_mailbox_open("/dev/mailbox_2");
 8400238:	01021074 	movhi	r4,2113
 840023c:	21221b04 	addi	r4,r4,-30612
 8400240:	84056a00 	call	84056a0 <altera_avalon_mailbox_open>
 8400244:	d0a5fb15 	stw	r2,-26644(gp)
	mailbox_3 = altera_avalon_mailbox_open("/dev/mailbox_3");
 8400248:	01021074 	movhi	r4,2113
 840024c:	21221f04 	addi	r4,r4,-30596
 8400250:	84056a00 	call	84056a0 <altera_avalon_mailbox_open>
 8400254:	d0a5ff15 	stw	r2,-26628(gp)

	int cpuid = __builtin_rdctl(5);
 8400258:	0005317a 	rdctl	r2,cpuid
 840025c:	e0bffe15 	stw	r2,-8(fp)

	//alt_up_pixel_buffer_dma_dev *my_pixel_buffer; //declare global var
	my_pixel_buffer=alt_up_pixel_buffer_dma_open_dev("/dev/video_pixel_buffer_dma_0"); //assign it
 8400260:	01021074 	movhi	r4,2113
 8400264:	21222304 	addi	r4,r4,-30580
 8400268:	8405ca80 	call	8405ca8 <alt_up_pixel_buffer_dma_open_dev>
 840026c:	d0a5fe15 	stw	r2,-26632(gp)
	alt_up_pixel_buffer_dma_clear_screen(my_pixel_buffer,0);//clear_screen();
 8400270:	d125fe17 	ldw	r4,-26632(gp)
 8400274:	000b883a 	mov	r5,zero
 8400278:	8405f6c0 	call	8405f6c <alt_up_pixel_buffer_dma_clear_screen>

	int zoom = 1;
 840027c:	00800044 	movi	r2,1
 8400280:	e0bffd15 	stw	r2,-12(fp)
	float min_x, max_x, min_y, max_y;
	min_x = -2.5;
 8400284:	00b00834 	movhi	r2,49184
 8400288:	e0bffc15 	stw	r2,-16(fp)
	max_x = 1.0;
 840028c:	008fe034 	movhi	r2,16256
 8400290:	e0bffb15 	stw	r2,-20(fp)
	min_y = -1.0;
 8400294:	00afe034 	movhi	r2,49024
 8400298:	e0bffa15 	stw	r2,-24(fp)
	max_y = 1.0;
 840029c:	008fe034 	movhi	r2,16256
 84002a0:	e0bff915 	stw	r2,-28(fp)

	float target_x, target_y;
	int iteration;
	int is_target; //false

	barrier(cpuid);
 84002a4:	e13ffe17 	ldw	r4,-8(fp)
 84002a8:	84007880 	call	8400788 <barrier>
	while (1) {
		//printf("barrier 1")
		barrier(cpuid);
 84002ac:	e13ffe17 	ldw	r4,-8(fp)
 84002b0:	84007880 	call	8400788 <barrier>
		//printf("%d", cpuid);
		is_target = 0;
 84002b4:	e03fee15 	stw	zero,-72(fp)

		for (i = cpuid; i < num_rows; i+=4) {
 84002b8:	e0bffe17 	ldw	r2,-8(fp)
 84002bc:	e0bff815 	stw	r2,-32(fp)
 84002c0:	00008806 	br	84004e4 <main+0x2e4>
			for (j = 0; j < num_cols; j++) {
 84002c4:	e03ff715 	stw	zero,-36(fp)
 84002c8:	00007e06 	br	84004c4 <main+0x2c4>
				x = 0;
 84002cc:	e03ff615 	stw	zero,-40(fp)
				y = 0;
 84002d0:	e03ff515 	stw	zero,-44(fp)
				z = 0;
 84002d4:	e03ff415 	stw	zero,-48(fp)
				x0 = j/320.0*(max_x - min_x) + min_x;
 84002d8:	e13ff717 	ldw	r4,-36(fp)
 84002dc:	8402ab80 	call	8402ab8 <__floatsisf>
 84002e0:	1009883a 	mov	r4,r2
 84002e4:	0150e834 	movhi	r5,17312
 84002e8:	84028cc0 	call	84028cc <__divsf3>
 84002ec:	1009883a 	mov	r4,r2
 84002f0:	e0fffb17 	ldw	r3,-20(fp)
 84002f4:	e0bffc17 	ldw	r2,-16(fp)
 84002f8:	1885ffb2 	custom	254,r2,r3,r2
 84002fc:	2087ff32 	custom	252,r3,r4,r2
 8400300:	e0bffc17 	ldw	r2,-16(fp)
 8400304:	1885ff72 	custom	253,r2,r3,r2
 8400308:	e0bff315 	stw	r2,-52(fp)
				y0 = (239.0-i)/240.0*(max_y - min_y) + min_y;
 840030c:	e13ff817 	ldw	r4,-32(fp)
 8400310:	8402ab80 	call	8402ab8 <__floatsisf>
 8400314:	1007883a 	mov	r3,r2
 8400318:	0090dbf4 	movhi	r2,17263
 840031c:	10c5ffb2 	custom	254,r2,r2,r3
 8400320:	1009883a 	mov	r4,r2
 8400324:	0150dc34 	movhi	r5,17264
 8400328:	84028cc0 	call	84028cc <__divsf3>
 840032c:	1009883a 	mov	r4,r2
 8400330:	e0fff917 	ldw	r3,-28(fp)
 8400334:	e0bffa17 	ldw	r2,-24(fp)
 8400338:	1885ffb2 	custom	254,r2,r3,r2
 840033c:	2087ff32 	custom	252,r3,r4,r2
 8400340:	e0bffa17 	ldw	r2,-24(fp)
 8400344:	1885ff72 	custom	253,r2,r3,r2
 8400348:	e0bff215 	stw	r2,-56(fp)
				//printf("x0: %f...", x0);
				//printf("y0: %f\n", y0);
				iteration = 0;
 840034c:	e03fef15 	stw	zero,-68(fp)

				while( (x*x + y*y) <= 4 && iteration < 500) {
 8400350:	00002006 	br	84003d4 <main+0x1d4>
					float xtemp = x*x - y*y + x0;
 8400354:	e0fff617 	ldw	r3,-40(fp)
 8400358:	e0bff617 	ldw	r2,-40(fp)
 840035c:	1889ff32 	custom	252,r4,r3,r2
 8400360:	e0fff517 	ldw	r3,-44(fp)
 8400364:	e0bff517 	ldw	r2,-44(fp)
 8400368:	1885ff32 	custom	252,r2,r3,r2
 840036c:	2087ffb2 	custom	254,r3,r4,r2
 8400370:	e0bff317 	ldw	r2,-52(fp)
 8400374:	1885ff72 	custom	253,r2,r3,r2
 8400378:	e0bfed15 	stw	r2,-76(fp)
					y = 2*x*y + y0;
 840037c:	e0bff617 	ldw	r2,-40(fp)
 8400380:	1087ff72 	custom	253,r3,r2,r2
 8400384:	e0bff517 	ldw	r2,-44(fp)
 8400388:	1887ff32 	custom	252,r3,r3,r2
 840038c:	e0bff217 	ldw	r2,-56(fp)
 8400390:	1885ff72 	custom	253,r2,r3,r2
 8400394:	e0bff515 	stw	r2,-44(fp)
					x = xtemp;
 8400398:	e0bfed17 	ldw	r2,-76(fp)
 840039c:	e0bff615 	stw	r2,-40(fp)
					iteration++;
 84003a0:	e0bfef17 	ldw	r2,-68(fp)
 84003a4:	10800044 	addi	r2,r2,1
 84003a8:	e0bfef15 	stw	r2,-68(fp)
					if(iteration == 450 && is_target == 0) {
 84003ac:	e0bfef17 	ldw	r2,-68(fp)
 84003b0:	10807098 	cmpnei	r2,r2,450
 84003b4:	1000071e 	bne	r2,zero,84003d4 <main+0x1d4>
 84003b8:	e0bfee17 	ldw	r2,-72(fp)
 84003bc:	1004c03a 	cmpne	r2,r2,zero
 84003c0:	1000041e 	bne	r2,zero,84003d4 <main+0x1d4>
						barrier(cpuid);
 84003c4:	e13ffe17 	ldw	r4,-8(fp)
 84003c8:	84007880 	call	8400788 <barrier>
						is_target = 1;
 84003cc:	00800044 	movi	r2,1
 84003d0:	e0bfee15 	stw	r2,-72(fp)
				y0 = (239.0-i)/240.0*(max_y - min_y) + min_y;
				//printf("x0: %f...", x0);
				//printf("y0: %f\n", y0);
				iteration = 0;

				while( (x*x + y*y) <= 4 && iteration < 500) {
 84003d4:	e0fff617 	ldw	r3,-40(fp)
 84003d8:	e0bff617 	ldw	r2,-40(fp)
 84003dc:	1889ff32 	custom	252,r4,r3,r2
 84003e0:	e0fff517 	ldw	r3,-44(fp)
 84003e4:	e0bff517 	ldw	r2,-44(fp)
 84003e8:	1885ff32 	custom	252,r2,r3,r2
 84003ec:	2085ff72 	custom	253,r2,r4,r2
 84003f0:	e03fff05 	stb	zero,-4(fp)
 84003f4:	1009883a 	mov	r4,r2
 84003f8:	01502034 	movhi	r5,16512
 84003fc:	8402a400 	call	8402a40 <__lesf2>
 8400400:	10800050 	cmplti	r2,r2,1
 8400404:	1000011e 	bne	r2,zero,840040c <main+0x20c>
 8400408:	00000206 	br	8400414 <main+0x214>
 840040c:	00800044 	movi	r2,1
 8400410:	e0bfff05 	stb	r2,-4(fp)
 8400414:	e0ffff03 	ldbu	r3,-4(fp)
 8400418:	1880005c 	xori	r2,r3,1
 840041c:	10803fcc 	andi	r2,r2,255
 8400420:	1004c03a 	cmpne	r2,r2,zero
 8400424:	1000031e 	bne	r2,zero,8400434 <main+0x234>
 8400428:	e0bfef17 	ldw	r2,-68(fp)
 840042c:	10807d10 	cmplti	r2,r2,500
 8400430:	103fc81e 	bne	r2,zero,8400354 <main+0x154>
						barrier(cpuid);
						is_target = 1;
					}
				}
				//printf("Iteration: %d\n", iteration);
				if(iteration == 500) {
 8400434:	e0bfef17 	ldw	r2,-68(fp)
 8400438:	10807d18 	cmpnei	r2,r2,500
 840043c:	1000061e 	bne	r2,zero,8400458 <main+0x258>
					alt_up_pixel_buffer_dma_draw(my_pixel_buffer, 0,j,i );
 8400440:	d125fe17 	ldw	r4,-26632(gp)
 8400444:	e1bff717 	ldw	r6,-36(fp)
 8400448:	e1fff817 	ldw	r7,-32(fp)
 840044c:	000b883a 	mov	r5,zero
 8400450:	8405ce80 	call	8405ce8 <alt_up_pixel_buffer_dma_draw>
 8400454:	00001806 	br	84004b8 <main+0x2b8>
				} else {
					alt_up_pixel_buffer_dma_draw(my_pixel_buffer, (iteration*8/zoom) + (iteration*4/zoom) +(iteration*2/zoom), j, i);
 8400458:	d465fe17 	ldw	r17,-26632(gp)
 840045c:	e0bfef17 	ldw	r2,-68(fp)
 8400460:	100890fa 	slli	r4,r2,3
 8400464:	e17ffd17 	ldw	r5,-12(fp)
 8400468:	8403b8c0 	call	8403b8c <__divsi3>
 840046c:	1021883a 	mov	r16,r2
 8400470:	e0bfef17 	ldw	r2,-68(fp)
 8400474:	1085883a 	add	r2,r2,r2
 8400478:	1085883a 	add	r2,r2,r2
 840047c:	1009883a 	mov	r4,r2
 8400480:	e17ffd17 	ldw	r5,-12(fp)
 8400484:	8403b8c0 	call	8403b8c <__divsi3>
 8400488:	80a1883a 	add	r16,r16,r2
 840048c:	e0bfef17 	ldw	r2,-68(fp)
 8400490:	1085883a 	add	r2,r2,r2
 8400494:	1009883a 	mov	r4,r2
 8400498:	e17ffd17 	ldw	r5,-12(fp)
 840049c:	8403b8c0 	call	8403b8c <__divsi3>
 84004a0:	8085883a 	add	r2,r16,r2
 84004a4:	100b883a 	mov	r5,r2
 84004a8:	e1bff717 	ldw	r6,-36(fp)
 84004ac:	e1fff817 	ldw	r7,-32(fp)
 84004b0:	8809883a 	mov	r4,r17
 84004b4:	8405ce80 	call	8405ce8 <alt_up_pixel_buffer_dma_draw>
		barrier(cpuid);
		//printf("%d", cpuid);
		is_target = 0;

		for (i = cpuid; i < num_rows; i+=4) {
			for (j = 0; j < num_cols; j++) {
 84004b8:	e0bff717 	ldw	r2,-36(fp)
 84004bc:	10800044 	addi	r2,r2,1
 84004c0:	e0bff715 	stw	r2,-36(fp)
 84004c4:	d0e00117 	ldw	r3,-32764(gp)
 84004c8:	e0bff717 	ldw	r2,-36(fp)
 84004cc:	10ff7f16 	blt	r2,r3,84002cc <main+0xcc>
				} else {
					alt_up_pixel_buffer_dma_draw(my_pixel_buffer, (iteration*8/zoom) + (iteration*4/zoom) +(iteration*2/zoom), j, i);
				}
				//barrier(cpuid);
			}
			barrier(cpuid);
 84004d0:	e13ffe17 	ldw	r4,-8(fp)
 84004d4:	84007880 	call	8400788 <barrier>
		//printf("barrier 1")
		barrier(cpuid);
		//printf("%d", cpuid);
		is_target = 0;

		for (i = cpuid; i < num_rows; i+=4) {
 84004d8:	e0bff817 	ldw	r2,-32(fp)
 84004dc:	10800104 	addi	r2,r2,4
 84004e0:	e0bff815 	stw	r2,-32(fp)
 84004e4:	d0e00017 	ldw	r3,-32768(gp)
 84004e8:	e0bff817 	ldw	r2,-32(fp)
 84004ec:	10ff7516 	blt	r2,r3,84002c4 <main+0xc4>
				}
				//barrier(cpuid);
			}
			barrier(cpuid);
		}
		if(is_target == 1) {
 84004f0:	e0bfee17 	ldw	r2,-72(fp)
 84004f4:	10800058 	cmpnei	r2,r2,1
 84004f8:	1000041e 	bne	r2,zero,840050c <main+0x30c>
			target_x = x0;
 84004fc:	e0bff317 	ldw	r2,-52(fp)
 8400500:	e0bff115 	stw	r2,-60(fp)
			target_y = y0;
 8400504:	e0bff217 	ldw	r2,-56(fp)
 8400508:	e0bff015 	stw	r2,-64(fp)
		}
		barrier(cpuid);
 840050c:	e13ffe17 	ldw	r4,-8(fp)
 8400510:	84007880 	call	8400788 <barrier>
		min_x = target_x - (1/(pow(1.5, zoom)));
 8400514:	e13ff117 	ldw	r4,-60(fp)
 8400518:	8402b500 	call	8402b50 <__extendsfdf2>
 840051c:	1021883a 	mov	r16,r2
 8400520:	1823883a 	mov	r17,r3
 8400524:	e13ffd17 	ldw	r4,-12(fp)
 8400528:	840396c0 	call	840396c <__floatsidf>
 840052c:	100f883a 	mov	r7,r2
 8400530:	1811883a 	mov	r8,r3
 8400534:	0009883a 	mov	r4,zero
 8400538:	014ffe34 	movhi	r5,16376
 840053c:	380d883a 	mov	r6,r7
 8400540:	400f883a 	mov	r7,r8
 8400544:	84009ec0 	call	84009ec <pow>
 8400548:	1009883a 	mov	r4,r2
 840054c:	180b883a 	mov	r5,r3
 8400550:	2005883a 	mov	r2,r4
 8400554:	2807883a 	mov	r3,r5
 8400558:	0009883a 	mov	r4,zero
 840055c:	016ffc34 	movhi	r5,49136
 8400560:	100d883a 	mov	r6,r2
 8400564:	180f883a 	mov	r7,r3
 8400568:	840346c0 	call	840346c <__divdf3>
 840056c:	1009883a 	mov	r4,r2
 8400570:	180b883a 	mov	r5,r3
 8400574:	2005883a 	mov	r2,r4
 8400578:	2807883a 	mov	r3,r5
 840057c:	8009883a 	mov	r4,r16
 8400580:	880b883a 	mov	r5,r17
 8400584:	100d883a 	mov	r6,r2
 8400588:	180f883a 	mov	r7,r3
 840058c:	84030340 	call	8403034 <__adddf3>
 8400590:	1009883a 	mov	r4,r2
 8400594:	180b883a 	mov	r5,r3
 8400598:	2005883a 	mov	r2,r4
 840059c:	2807883a 	mov	r3,r5
 84005a0:	1009883a 	mov	r4,r2
 84005a4:	180b883a 	mov	r5,r3
 84005a8:	8403a9c0 	call	8403a9c <__truncdfsf2>
 84005ac:	e0bffc15 	stw	r2,-16(fp)
		max_x = target_x + (1/(pow(1.5, zoom)));
 84005b0:	e13ff117 	ldw	r4,-60(fp)
 84005b4:	8402b500 	call	8402b50 <__extendsfdf2>
 84005b8:	1021883a 	mov	r16,r2
 84005bc:	1823883a 	mov	r17,r3
 84005c0:	e13ffd17 	ldw	r4,-12(fp)
 84005c4:	840396c0 	call	840396c <__floatsidf>
 84005c8:	100f883a 	mov	r7,r2
 84005cc:	1811883a 	mov	r8,r3
 84005d0:	0009883a 	mov	r4,zero
 84005d4:	014ffe34 	movhi	r5,16376
 84005d8:	380d883a 	mov	r6,r7
 84005dc:	400f883a 	mov	r7,r8
 84005e0:	84009ec0 	call	84009ec <pow>
 84005e4:	100f883a 	mov	r7,r2
 84005e8:	1811883a 	mov	r8,r3
 84005ec:	0009883a 	mov	r4,zero
 84005f0:	014ffc34 	movhi	r5,16368
 84005f4:	380d883a 	mov	r6,r7
 84005f8:	400f883a 	mov	r7,r8
 84005fc:	840346c0 	call	840346c <__divdf3>
 8400600:	1009883a 	mov	r4,r2
 8400604:	180b883a 	mov	r5,r3
 8400608:	2005883a 	mov	r2,r4
 840060c:	2807883a 	mov	r3,r5
 8400610:	8009883a 	mov	r4,r16
 8400614:	880b883a 	mov	r5,r17
 8400618:	100d883a 	mov	r6,r2
 840061c:	180f883a 	mov	r7,r3
 8400620:	84030340 	call	8403034 <__adddf3>
 8400624:	1009883a 	mov	r4,r2
 8400628:	180b883a 	mov	r5,r3
 840062c:	2005883a 	mov	r2,r4
 8400630:	2807883a 	mov	r3,r5
 8400634:	1009883a 	mov	r4,r2
 8400638:	180b883a 	mov	r5,r3
 840063c:	8403a9c0 	call	8403a9c <__truncdfsf2>
 8400640:	e0bffb15 	stw	r2,-20(fp)
		min_y = target_y - (0.75/(pow(1.5, zoom)));
 8400644:	e13ff017 	ldw	r4,-64(fp)
 8400648:	8402b500 	call	8402b50 <__extendsfdf2>
 840064c:	1021883a 	mov	r16,r2
 8400650:	1823883a 	mov	r17,r3
 8400654:	e13ffd17 	ldw	r4,-12(fp)
 8400658:	840396c0 	call	840396c <__floatsidf>
 840065c:	100f883a 	mov	r7,r2
 8400660:	1811883a 	mov	r8,r3
 8400664:	0009883a 	mov	r4,zero
 8400668:	014ffe34 	movhi	r5,16376
 840066c:	380d883a 	mov	r6,r7
 8400670:	400f883a 	mov	r7,r8
 8400674:	84009ec0 	call	84009ec <pow>
 8400678:	100f883a 	mov	r7,r2
 840067c:	1811883a 	mov	r8,r3
 8400680:	0009883a 	mov	r4,zero
 8400684:	016ffa34 	movhi	r5,49128
 8400688:	380d883a 	mov	r6,r7
 840068c:	400f883a 	mov	r7,r8
 8400690:	840346c0 	call	840346c <__divdf3>
 8400694:	1009883a 	mov	r4,r2
 8400698:	180b883a 	mov	r5,r3
 840069c:	2005883a 	mov	r2,r4
 84006a0:	2807883a 	mov	r3,r5
 84006a4:	8009883a 	mov	r4,r16
 84006a8:	880b883a 	mov	r5,r17
 84006ac:	100d883a 	mov	r6,r2
 84006b0:	180f883a 	mov	r7,r3
 84006b4:	84030340 	call	8403034 <__adddf3>
 84006b8:	1009883a 	mov	r4,r2
 84006bc:	180b883a 	mov	r5,r3
 84006c0:	2005883a 	mov	r2,r4
 84006c4:	2807883a 	mov	r3,r5
 84006c8:	1009883a 	mov	r4,r2
 84006cc:	180b883a 	mov	r5,r3
 84006d0:	8403a9c0 	call	8403a9c <__truncdfsf2>
 84006d4:	e0bffa15 	stw	r2,-24(fp)
		max_y = target_y + (0.75/(pow(1.5, zoom)));
 84006d8:	e13ff017 	ldw	r4,-64(fp)
 84006dc:	8402b500 	call	8402b50 <__extendsfdf2>
 84006e0:	1021883a 	mov	r16,r2
 84006e4:	1823883a 	mov	r17,r3
 84006e8:	e13ffd17 	ldw	r4,-12(fp)
 84006ec:	840396c0 	call	840396c <__floatsidf>
 84006f0:	100f883a 	mov	r7,r2
 84006f4:	1811883a 	mov	r8,r3
 84006f8:	0009883a 	mov	r4,zero
 84006fc:	014ffe34 	movhi	r5,16376
 8400700:	380d883a 	mov	r6,r7
 8400704:	400f883a 	mov	r7,r8
 8400708:	84009ec0 	call	84009ec <pow>
 840070c:	100f883a 	mov	r7,r2
 8400710:	1811883a 	mov	r8,r3
 8400714:	0009883a 	mov	r4,zero
 8400718:	014ffa34 	movhi	r5,16360
 840071c:	380d883a 	mov	r6,r7
 8400720:	400f883a 	mov	r7,r8
 8400724:	840346c0 	call	840346c <__divdf3>
 8400728:	1009883a 	mov	r4,r2
 840072c:	180b883a 	mov	r5,r3
 8400730:	2005883a 	mov	r2,r4
 8400734:	2807883a 	mov	r3,r5
 8400738:	8009883a 	mov	r4,r16
 840073c:	880b883a 	mov	r5,r17
 8400740:	100d883a 	mov	r6,r2
 8400744:	180f883a 	mov	r7,r3
 8400748:	84030340 	call	8403034 <__adddf3>
 840074c:	1009883a 	mov	r4,r2
 8400750:	180b883a 	mov	r5,r3
 8400754:	2005883a 	mov	r2,r4
 8400758:	2807883a 	mov	r3,r5
 840075c:	1009883a 	mov	r4,r2
 8400760:	180b883a 	mov	r5,r3
 8400764:	8403a9c0 	call	8403a9c <__truncdfsf2>
 8400768:	e0bff915 	stw	r2,-28(fp)
		zoom += 1;
 840076c:	e0bffd17 	ldw	r2,-12(fp)
 8400770:	10800044 	addi	r2,r2,1
 8400774:	e0bffd15 	stw	r2,-12(fp)

		alt_up_pixel_buffer_dma_clear_screen(my_pixel_buffer,0);
 8400778:	d125fe17 	ldw	r4,-26632(gp)
 840077c:	000b883a 	mov	r5,zero
 8400780:	8405f6c0 	call	8405f6c <alt_up_pixel_buffer_dma_clear_screen>
	}
 8400784:	003ec906 	br	84002ac <main+0xac>

08400788 <barrier>:
}

void barrier(int id){
 8400788:	defff904 	addi	sp,sp,-28
 840078c:	dfc00615 	stw	ra,24(sp)
 8400790:	df000515 	stw	fp,20(sp)
 8400794:	df000504 	addi	fp,sp,20
 8400798:	e13fff15 	stw	r4,-4(fp)
	if(id == 0){
 840079c:	e0bfff17 	ldw	r2,-4(fp)
 84007a0:	1004c03a 	cmpne	r2,r2,zero
 84007a4:	10000f1e 	bne	r2,zero,84007e4 <barrier+0x5c>
		post(id, message);
 84007a8:	d165f917 	ldw	r5,-26652(gp)
 84007ac:	e13fff17 	ldw	r4,-4(fp)
 84007b0:	84009000 	call	8400900 <post>
		int i;
		for(i = 1; i < n-1; i++){
 84007b4:	00800044 	movi	r2,1
 84007b8:	e0bffe15 	stw	r2,-8(fp)
 84007bc:	00000506 	br	84007d4 <barrier+0x4c>
			pend(mailbox_0);
 84007c0:	d125fa17 	ldw	r4,-26648(gp)
 84007c4:	84008d00 	call	84008d0 <pend>

void barrier(int id){
	if(id == 0){
		post(id, message);
		int i;
		for(i = 1; i < n-1; i++){
 84007c8:	e0bffe17 	ldw	r2,-8(fp)
 84007cc:	10800044 	addi	r2,r2,1
 84007d0:	e0bffe15 	stw	r2,-8(fp)
 84007d4:	d0a00217 	ldw	r2,-32760(gp)
 84007d8:	10ffffc4 	addi	r3,r2,-1
 84007dc:	e0bffe17 	ldw	r2,-8(fp)
 84007e0:	10fff716 	blt	r2,r3,84007c0 <barrier+0x38>
			pend(mailbox_0);
		}
	}
	if(id == 1){
 84007e4:	e0bfff17 	ldw	r2,-4(fp)
 84007e8:	10800058 	cmpnei	r2,r2,1
 84007ec:	10000f1e 	bne	r2,zero,840082c <barrier+0xa4>
		post(id, message);
 84007f0:	d165f917 	ldw	r5,-26652(gp)
 84007f4:	e13fff17 	ldw	r4,-4(fp)
 84007f8:	84009000 	call	8400900 <post>
		int i;
		for(i = 1; i < n-1; i++){
 84007fc:	00800044 	movi	r2,1
 8400800:	e0bffd15 	stw	r2,-12(fp)
 8400804:	00000506 	br	840081c <barrier+0x94>
			pend(mailbox_1);
 8400808:	d125fc17 	ldw	r4,-26640(gp)
 840080c:	84008d00 	call	84008d0 <pend>
		}
	}
	if(id == 1){
		post(id, message);
		int i;
		for(i = 1; i < n-1; i++){
 8400810:	e0bffd17 	ldw	r2,-12(fp)
 8400814:	10800044 	addi	r2,r2,1
 8400818:	e0bffd15 	stw	r2,-12(fp)
 840081c:	d0a00217 	ldw	r2,-32760(gp)
 8400820:	10ffffc4 	addi	r3,r2,-1
 8400824:	e0bffd17 	ldw	r2,-12(fp)
 8400828:	10fff716 	blt	r2,r3,8400808 <barrier+0x80>
			pend(mailbox_1);
		}
	}

	if(id == 2){
 840082c:	e0bfff17 	ldw	r2,-4(fp)
 8400830:	10800098 	cmpnei	r2,r2,2
 8400834:	10000f1e 	bne	r2,zero,8400874 <barrier+0xec>
		post(id, message);
 8400838:	d165f917 	ldw	r5,-26652(gp)
 840083c:	e13fff17 	ldw	r4,-4(fp)
 8400840:	84009000 	call	8400900 <post>
		int i;
		for(i = 1; i < n-1; i++){
 8400844:	00800044 	movi	r2,1
 8400848:	e0bffc15 	stw	r2,-16(fp)
 840084c:	00000506 	br	8400864 <barrier+0xdc>
			pend(mailbox_2);
 8400850:	d125fb17 	ldw	r4,-26644(gp)
 8400854:	84008d00 	call	84008d0 <pend>
	}

	if(id == 2){
		post(id, message);
		int i;
		for(i = 1; i < n-1; i++){
 8400858:	e0bffc17 	ldw	r2,-16(fp)
 840085c:	10800044 	addi	r2,r2,1
 8400860:	e0bffc15 	stw	r2,-16(fp)
 8400864:	d0a00217 	ldw	r2,-32760(gp)
 8400868:	10ffffc4 	addi	r3,r2,-1
 840086c:	e0bffc17 	ldw	r2,-16(fp)
 8400870:	10fff716 	blt	r2,r3,8400850 <barrier+0xc8>
			pend(mailbox_2);
		}
	}

	if(id == 3){
 8400874:	e0bfff17 	ldw	r2,-4(fp)
 8400878:	108000d8 	cmpnei	r2,r2,3
 840087c:	10000f1e 	bne	r2,zero,84008bc <barrier+0x134>
		post(id, message);
 8400880:	d165f917 	ldw	r5,-26652(gp)
 8400884:	e13fff17 	ldw	r4,-4(fp)
 8400888:	84009000 	call	8400900 <post>
		int i;
		for(i = 1; i < n-1; i++){
 840088c:	00800044 	movi	r2,1
 8400890:	e0bffb15 	stw	r2,-20(fp)
 8400894:	00000506 	br	84008ac <barrier+0x124>
			pend(mailbox_3);
 8400898:	d125ff17 	ldw	r4,-26628(gp)
 840089c:	84008d00 	call	84008d0 <pend>
	}

	if(id == 3){
		post(id, message);
		int i;
		for(i = 1; i < n-1; i++){
 84008a0:	e0bffb17 	ldw	r2,-20(fp)
 84008a4:	10800044 	addi	r2,r2,1
 84008a8:	e0bffb15 	stw	r2,-20(fp)
 84008ac:	d0a00217 	ldw	r2,-32760(gp)
 84008b0:	10ffffc4 	addi	r3,r2,-1
 84008b4:	e0bffb17 	ldw	r2,-20(fp)
 84008b8:	10fff716 	blt	r2,r3,8400898 <barrier+0x110>
			pend(mailbox_3);
		}
	}
}
 84008bc:	e037883a 	mov	sp,fp
 84008c0:	dfc00117 	ldw	ra,4(sp)
 84008c4:	df000017 	ldw	fp,0(sp)
 84008c8:	dec00204 	addi	sp,sp,8
 84008cc:	f800283a 	ret

084008d0 <pend>:
void pend(alt_mailbox_dev* box){
 84008d0:	defffd04 	addi	sp,sp,-12
 84008d4:	dfc00215 	stw	ra,8(sp)
 84008d8:	df000115 	stw	fp,4(sp)
 84008dc:	df000104 	addi	fp,sp,4
 84008e0:	e13fff15 	stw	r4,-4(fp)
	//printf("MAILBOX PENDING \n");
	altera_avalon_mailbox_pend(box);
 84008e4:	e13fff17 	ldw	r4,-4(fp)
 84008e8:	84058240 	call	8405824 <altera_avalon_mailbox_pend>
}
 84008ec:	e037883a 	mov	sp,fp
 84008f0:	dfc00117 	ldw	ra,4(sp)
 84008f4:	df000017 	ldw	fp,0(sp)
 84008f8:	dec00204 	addi	sp,sp,8
 84008fc:	f800283a 	ret

08400900 <post>:

void post(int id, alt_u32 mess){
 8400900:	defffc04 	addi	sp,sp,-16
 8400904:	dfc00315 	stw	ra,12(sp)
 8400908:	df000215 	stw	fp,8(sp)
 840090c:	df000204 	addi	fp,sp,8
 8400910:	e13ffe15 	stw	r4,-8(fp)
 8400914:	e17fff15 	stw	r5,-4(fp)
	 //altera_avalon_mailbox_post(box, message);

	 if(id == 0){
 8400918:	e0bffe17 	ldw	r2,-8(fp)
 840091c:	1004c03a 	cmpne	r2,r2,zero
 8400920:	1000091e 	bne	r2,zero,8400948 <post+0x48>
	 //printf("MAILBOX 0 POSTING \n");
	 altera_avalon_mailbox_post(mailbox_1, mess);
 8400924:	d125fc17 	ldw	r4,-26640(gp)
 8400928:	e17fff17 	ldw	r5,-4(fp)
 840092c:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_2, mess);
 8400930:	d125fb17 	ldw	r4,-26644(gp)
 8400934:	e17fff17 	ldw	r5,-4(fp)
 8400938:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_3, mess);
 840093c:	d125ff17 	ldw	r4,-26628(gp)
 8400940:	e17fff17 	ldw	r5,-4(fp)
 8400944:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 }
	 if(id == 1){
 8400948:	e0bffe17 	ldw	r2,-8(fp)
 840094c:	10800058 	cmpnei	r2,r2,1
 8400950:	1000091e 	bne	r2,zero,8400978 <post+0x78>
	 //printf("MAILBOX 1 POSTING \n");
	 altera_avalon_mailbox_post(mailbox_0, mess);
 8400954:	d125fa17 	ldw	r4,-26648(gp)
 8400958:	e17fff17 	ldw	r5,-4(fp)
 840095c:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_2, mess);
 8400960:	d125fb17 	ldw	r4,-26644(gp)
 8400964:	e17fff17 	ldw	r5,-4(fp)
 8400968:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_3, mess);
 840096c:	d125ff17 	ldw	r4,-26628(gp)
 8400970:	e17fff17 	ldw	r5,-4(fp)
 8400974:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 }

	 if(id == 2){
 8400978:	e0bffe17 	ldw	r2,-8(fp)
 840097c:	10800098 	cmpnei	r2,r2,2
 8400980:	1000091e 	bne	r2,zero,84009a8 <post+0xa8>
	 //printf("MAILBOX 2 POSTING \n");
	 altera_avalon_mailbox_post(mailbox_0, mess);
 8400984:	d125fa17 	ldw	r4,-26648(gp)
 8400988:	e17fff17 	ldw	r5,-4(fp)
 840098c:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_1, mess);
 8400990:	d125fc17 	ldw	r4,-26640(gp)
 8400994:	e17fff17 	ldw	r5,-4(fp)
 8400998:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_3, mess);
 840099c:	d125ff17 	ldw	r4,-26628(gp)
 84009a0:	e17fff17 	ldw	r5,-4(fp)
 84009a4:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 }

	 if(id == 3){
 84009a8:	e0bffe17 	ldw	r2,-8(fp)
 84009ac:	108000d8 	cmpnei	r2,r2,3
 84009b0:	1000091e 	bne	r2,zero,84009d8 <post+0xd8>
	 //printf("MAILBOX 3 POSTING \n");
	 altera_avalon_mailbox_post(mailbox_0, mess);
 84009b4:	d125fa17 	ldw	r4,-26648(gp)
 84009b8:	e17fff17 	ldw	r5,-4(fp)
 84009bc:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_1, mess);
 84009c0:	d125fc17 	ldw	r4,-26640(gp)
 84009c4:	e17fff17 	ldw	r5,-4(fp)
 84009c8:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 altera_avalon_mailbox_post(mailbox_2, mess);
 84009cc:	d125fb17 	ldw	r4,-26644(gp)
 84009d0:	e17fff17 	ldw	r5,-4(fp)
 84009d4:	84057180 	call	8405718 <altera_avalon_mailbox_post>
	 }

}
 84009d8:	e037883a 	mov	sp,fp
 84009dc:	dfc00117 	ldw	ra,4(sp)
 84009e0:	df000017 	ldw	fp,0(sp)
 84009e4:	dec00204 	addi	sp,sp,8
 84009e8:	f800283a 	ret

084009ec <pow>:
 84009ec:	deffee04 	addi	sp,sp,-72
 84009f0:	ddc01015 	stw	r23,64(sp)
 84009f4:	05c21074 	movhi	r23,2113
 84009f8:	bde8b204 	addi	r23,r23,-23864
 84009fc:	dd800f15 	stw	r22,60(sp)
 8400a00:	dd400e15 	stw	r21,56(sp)
 8400a04:	dd000d15 	stw	r20,52(sp)
 8400a08:	dcc00c15 	stw	r19,48(sp)
 8400a0c:	dc800b15 	stw	r18,44(sp)
 8400a10:	dc400a15 	stw	r17,40(sp)
 8400a14:	dc000915 	stw	r16,36(sp)
 8400a18:	2029883a 	mov	r20,r4
 8400a1c:	dfc01115 	stw	ra,68(sp)
 8400a20:	3025883a 	mov	r18,r6
 8400a24:	282b883a 	mov	r21,r5
 8400a28:	3827883a 	mov	r19,r7
 8400a2c:	8400e740 	call	8400e74 <__ieee754_pow>
 8400a30:	b9000017 	ldw	r4,0(r23)
 8400a34:	05bfffc4 	movi	r22,-1
 8400a38:	1021883a 	mov	r16,r2
 8400a3c:	1823883a 	mov	r17,r3
 8400a40:	25800426 	beq	r4,r22,8400a54 <pow+0x68>
 8400a44:	9009883a 	mov	r4,r18
 8400a48:	980b883a 	mov	r5,r19
 8400a4c:	84024700 	call	8402470 <__isnand>
 8400a50:	10000d26 	beq	r2,zero,8400a88 <pow+0x9c>
 8400a54:	8005883a 	mov	r2,r16
 8400a58:	8807883a 	mov	r3,r17
 8400a5c:	dfc01117 	ldw	ra,68(sp)
 8400a60:	ddc01017 	ldw	r23,64(sp)
 8400a64:	dd800f17 	ldw	r22,60(sp)
 8400a68:	dd400e17 	ldw	r21,56(sp)
 8400a6c:	dd000d17 	ldw	r20,52(sp)
 8400a70:	dcc00c17 	ldw	r19,48(sp)
 8400a74:	dc800b17 	ldw	r18,44(sp)
 8400a78:	dc400a17 	ldw	r17,40(sp)
 8400a7c:	dc000917 	ldw	r16,36(sp)
 8400a80:	dec01204 	addi	sp,sp,72
 8400a84:	f800283a 	ret
 8400a88:	a009883a 	mov	r4,r20
 8400a8c:	a80b883a 	mov	r5,r21
 8400a90:	84024700 	call	8402470 <__isnand>
 8400a94:	1000151e 	bne	r2,zero,8400aec <pow+0x100>
 8400a98:	000d883a 	mov	r6,zero
 8400a9c:	000f883a 	mov	r7,zero
 8400aa0:	a009883a 	mov	r4,r20
 8400aa4:	a80b883a 	mov	r5,r21
 8400aa8:	84036c40 	call	84036c4 <__eqdf2>
 8400aac:	1000541e 	bne	r2,zero,8400c00 <pow+0x214>
 8400ab0:	000d883a 	mov	r6,zero
 8400ab4:	000f883a 	mov	r7,zero
 8400ab8:	9009883a 	mov	r4,r18
 8400abc:	980b883a 	mov	r5,r19
 8400ac0:	84036c40 	call	84036c4 <__eqdf2>
 8400ac4:	10002c1e 	bne	r2,zero,8400b78 <pow+0x18c>
 8400ac8:	b8800017 	ldw	r2,0(r23)
 8400acc:	d8000615 	stw	zero,24(sp)
 8400ad0:	d8000715 	stw	zero,28(sp)
 8400ad4:	10001226 	beq	r2,zero,8400b20 <pow+0x134>
 8400ad8:	008ffc34 	movhi	r2,16368
 8400adc:	d8800715 	stw	r2,28(sp)
 8400ae0:	dc000617 	ldw	r16,24(sp)
 8400ae4:	dc400717 	ldw	r17,28(sp)
 8400ae8:	003fda06 	br	8400a54 <pow+0x68>
 8400aec:	000d883a 	mov	r6,zero
 8400af0:	000f883a 	mov	r7,zero
 8400af4:	9009883a 	mov	r4,r18
 8400af8:	980b883a 	mov	r5,r19
 8400afc:	84036c40 	call	84036c4 <__eqdf2>
 8400b00:	103fd41e 	bne	r2,zero,8400a54 <pow+0x68>
 8400b04:	b8c00017 	ldw	r3,0(r23)
 8400b08:	010ffc34 	movhi	r4,16368
 8400b0c:	d8000615 	stw	zero,24(sp)
 8400b10:	d9000715 	stw	r4,28(sp)
 8400b14:	1d801526 	beq	r3,r22,8400b6c <pow+0x180>
 8400b18:	00800084 	movi	r2,2
 8400b1c:	18801326 	beq	r3,r2,8400b6c <pow+0x180>
 8400b20:	00821074 	movhi	r2,2113
 8400b24:	10a22b04 	addi	r2,r2,-30548
 8400b28:	00c00044 	movi	r3,1
 8400b2c:	d809883a 	mov	r4,sp
 8400b30:	dcc00515 	stw	r19,20(sp)
 8400b34:	dd400315 	stw	r21,12(sp)
 8400b38:	d8800115 	stw	r2,4(sp)
 8400b3c:	d8c00015 	stw	r3,0(sp)
 8400b40:	dc800415 	stw	r18,16(sp)
 8400b44:	dd000215 	stw	r20,8(sp)
 8400b48:	d8000815 	stw	zero,32(sp)
 8400b4c:	84024a00 	call	84024a0 <matherr>
 8400b50:	10002726 	beq	r2,zero,8400bf0 <pow+0x204>
 8400b54:	d8800817 	ldw	r2,32(sp)
 8400b58:	103fe126 	beq	r2,zero,8400ae0 <pow+0xf4>
 8400b5c:	84045840 	call	8404584 <__errno>
 8400b60:	d8c00817 	ldw	r3,32(sp)
 8400b64:	10c00015 	stw	r3,0(r2)
 8400b68:	003fdd06 	br	8400ae0 <pow+0xf4>
 8400b6c:	d9000715 	stw	r4,28(sp)
 8400b70:	d8000615 	stw	zero,24(sp)
 8400b74:	003fda06 	br	8400ae0 <pow+0xf4>
 8400b78:	9009883a 	mov	r4,r18
 8400b7c:	980b883a 	mov	r5,r19
 8400b80:	84024540 	call	8402454 <finite>
 8400b84:	103fb326 	beq	r2,zero,8400a54 <pow+0x68>
 8400b88:	000d883a 	mov	r6,zero
 8400b8c:	000f883a 	mov	r7,zero
 8400b90:	9009883a 	mov	r4,r18
 8400b94:	980b883a 	mov	r5,r19
 8400b98:	840385c0 	call	840385c <__ltdf2>
 8400b9c:	103fad0e 	bge	r2,zero,8400a54 <pow+0x68>
 8400ba0:	b9000017 	ldw	r4,0(r23)
 8400ba4:	00800044 	movi	r2,1
 8400ba8:	00c21074 	movhi	r3,2113
 8400bac:	18e22b04 	addi	r3,r3,-30548
 8400bb0:	d8800015 	stw	r2,0(sp)
 8400bb4:	d8c00115 	stw	r3,4(sp)
 8400bb8:	dd400315 	stw	r21,12(sp)
 8400bbc:	dcc00515 	stw	r19,20(sp)
 8400bc0:	d8000815 	stw	zero,32(sp)
 8400bc4:	dd000215 	stw	r20,8(sp)
 8400bc8:	dc800415 	stw	r18,16(sp)
 8400bcc:	20005626 	beq	r4,zero,8400d28 <pow+0x33c>
 8400bd0:	00bffc34 	movhi	r2,65520
 8400bd4:	d8800715 	stw	r2,28(sp)
 8400bd8:	00800084 	movi	r2,2
 8400bdc:	d8000615 	stw	zero,24(sp)
 8400be0:	20800326 	beq	r4,r2,8400bf0 <pow+0x204>
 8400be4:	d809883a 	mov	r4,sp
 8400be8:	84024a00 	call	84024a0 <matherr>
 8400bec:	103fd91e 	bne	r2,zero,8400b54 <pow+0x168>
 8400bf0:	84045840 	call	8404584 <__errno>
 8400bf4:	00c00844 	movi	r3,33
 8400bf8:	10c00015 	stw	r3,0(r2)
 8400bfc:	003fd506 	br	8400b54 <pow+0x168>
 8400c00:	8009883a 	mov	r4,r16
 8400c04:	880b883a 	mov	r5,r17
 8400c08:	84024540 	call	8402454 <finite>
 8400c0c:	10002426 	beq	r2,zero,8400ca0 <pow+0x2b4>
 8400c10:	000d883a 	mov	r6,zero
 8400c14:	000f883a 	mov	r7,zero
 8400c18:	8009883a 	mov	r4,r16
 8400c1c:	880b883a 	mov	r5,r17
 8400c20:	84036c40 	call	84036c4 <__eqdf2>
 8400c24:	103f8b1e 	bne	r2,zero,8400a54 <pow+0x68>
 8400c28:	a009883a 	mov	r4,r20
 8400c2c:	a80b883a 	mov	r5,r21
 8400c30:	84024540 	call	8402454 <finite>
 8400c34:	103f8726 	beq	r2,zero,8400a54 <pow+0x68>
 8400c38:	9009883a 	mov	r4,r18
 8400c3c:	980b883a 	mov	r5,r19
 8400c40:	84024540 	call	8402454 <finite>
 8400c44:	103f8326 	beq	r2,zero,8400a54 <pow+0x68>
 8400c48:	b9000017 	ldw	r4,0(r23)
 8400c4c:	00800104 	movi	r2,4
 8400c50:	d8800015 	stw	r2,0(sp)
 8400c54:	00c21074 	movhi	r3,2113
 8400c58:	18e22b04 	addi	r3,r3,-30548
 8400c5c:	00800084 	movi	r2,2
 8400c60:	d8c00115 	stw	r3,4(sp)
 8400c64:	dd400315 	stw	r21,12(sp)
 8400c68:	dcc00515 	stw	r19,20(sp)
 8400c6c:	d8000815 	stw	zero,32(sp)
 8400c70:	dd000215 	stw	r20,8(sp)
 8400c74:	dc800415 	stw	r18,16(sp)
 8400c78:	d8000615 	stw	zero,24(sp)
 8400c7c:	d8000715 	stw	zero,28(sp)
 8400c80:	20800326 	beq	r4,r2,8400c90 <pow+0x2a4>
 8400c84:	d809883a 	mov	r4,sp
 8400c88:	84024a00 	call	84024a0 <matherr>
 8400c8c:	103fb11e 	bne	r2,zero,8400b54 <pow+0x168>
 8400c90:	84045840 	call	8404584 <__errno>
 8400c94:	00c00884 	movi	r3,34
 8400c98:	10c00015 	stw	r3,0(r2)
 8400c9c:	003fad06 	br	8400b54 <pow+0x168>
 8400ca0:	a009883a 	mov	r4,r20
 8400ca4:	a80b883a 	mov	r5,r21
 8400ca8:	84024540 	call	8402454 <finite>
 8400cac:	103fd826 	beq	r2,zero,8400c10 <pow+0x224>
 8400cb0:	9009883a 	mov	r4,r18
 8400cb4:	980b883a 	mov	r5,r19
 8400cb8:	84024540 	call	8402454 <finite>
 8400cbc:	103fd426 	beq	r2,zero,8400c10 <pow+0x224>
 8400cc0:	880b883a 	mov	r5,r17
 8400cc4:	8009883a 	mov	r4,r16
 8400cc8:	84024700 	call	8402470 <__isnand>
 8400ccc:	10001926 	beq	r2,zero,8400d34 <pow+0x348>
 8400cd0:	bc000017 	ldw	r16,0(r23)
 8400cd4:	00800044 	movi	r2,1
 8400cd8:	00c21074 	movhi	r3,2113
 8400cdc:	18e22b04 	addi	r3,r3,-30548
 8400ce0:	d8800015 	stw	r2,0(sp)
 8400ce4:	d8c00115 	stw	r3,4(sp)
 8400ce8:	dd400315 	stw	r21,12(sp)
 8400cec:	dcc00515 	stw	r19,20(sp)
 8400cf0:	d8000815 	stw	zero,32(sp)
 8400cf4:	dd000215 	stw	r20,8(sp)
 8400cf8:	dc800415 	stw	r18,16(sp)
 8400cfc:	80000a26 	beq	r16,zero,8400d28 <pow+0x33c>
 8400d00:	0009883a 	mov	r4,zero
 8400d04:	000d883a 	mov	r6,zero
 8400d08:	000b883a 	mov	r5,zero
 8400d0c:	000f883a 	mov	r7,zero
 8400d10:	840346c0 	call	840346c <__divdf3>
 8400d14:	d8800615 	stw	r2,24(sp)
 8400d18:	00800084 	movi	r2,2
 8400d1c:	d8c00715 	stw	r3,28(sp)
 8400d20:	80bfb01e 	bne	r16,r2,8400be4 <pow+0x1f8>
 8400d24:	003fb206 	br	8400bf0 <pow+0x204>
 8400d28:	d8000615 	stw	zero,24(sp)
 8400d2c:	d8000715 	stw	zero,28(sp)
 8400d30:	003fac06 	br	8400be4 <pow+0x1f8>
 8400d34:	b8800017 	ldw	r2,0(r23)
 8400d38:	00c000c4 	movi	r3,3
 8400d3c:	01021074 	movhi	r4,2113
 8400d40:	21222b04 	addi	r4,r4,-30548
 8400d44:	d8c00015 	stw	r3,0(sp)
 8400d48:	d9000115 	stw	r4,4(sp)
 8400d4c:	d8000815 	stw	zero,32(sp)
 8400d50:	dd000215 	stw	r20,8(sp)
 8400d54:	dd400315 	stw	r21,12(sp)
 8400d58:	dc800415 	stw	r18,16(sp)
 8400d5c:	dcc00515 	stw	r19,20(sp)
 8400d60:	1000251e 	bne	r2,zero,8400df8 <pow+0x40c>
 8400d64:	05b80034 	movhi	r22,57344
 8400d68:	0091fc34 	movhi	r2,18416
 8400d6c:	10bfffc4 	addi	r2,r2,-1
 8400d70:	000d883a 	mov	r6,zero
 8400d74:	000f883a 	mov	r7,zero
 8400d78:	a80b883a 	mov	r5,r21
 8400d7c:	a009883a 	mov	r4,r20
 8400d80:	d8800715 	stw	r2,28(sp)
 8400d84:	dd800615 	stw	r22,24(sp)
 8400d88:	840385c0 	call	840385c <__ltdf2>
 8400d8c:	103fbd0e 	bge	r2,zero,8400c84 <pow+0x298>
 8400d90:	0005883a 	mov	r2,zero
 8400d94:	00cff834 	movhi	r3,16352
 8400d98:	180f883a 	mov	r7,r3
 8400d9c:	100d883a 	mov	r6,r2
 8400da0:	980b883a 	mov	r5,r19
 8400da4:	9009883a 	mov	r4,r18
 8400da8:	84030a80 	call	84030a8 <__muldf3>
 8400dac:	1009883a 	mov	r4,r2
 8400db0:	180b883a 	mov	r5,r3
 8400db4:	1021883a 	mov	r16,r2
 8400db8:	1823883a 	mov	r17,r3
 8400dbc:	84024b80 	call	84024b8 <rint>
 8400dc0:	180f883a 	mov	r7,r3
 8400dc4:	8009883a 	mov	r4,r16
 8400dc8:	880b883a 	mov	r5,r17
 8400dcc:	100d883a 	mov	r6,r2
 8400dd0:	840374c0 	call	840374c <__nedf2>
 8400dd4:	10000426 	beq	r2,zero,8400de8 <pow+0x3fc>
 8400dd8:	00b1fc34 	movhi	r2,51184
 8400ddc:	10bfffc4 	addi	r2,r2,-1
 8400de0:	dd800615 	stw	r22,24(sp)
 8400de4:	d8800715 	stw	r2,28(sp)
 8400de8:	b8c00017 	ldw	r3,0(r23)
 8400dec:	00800084 	movi	r2,2
 8400df0:	18bfa41e 	bne	r3,r2,8400c84 <pow+0x298>
 8400df4:	003fa606 	br	8400c90 <pow+0x2a4>
 8400df8:	009ffc34 	movhi	r2,32752
 8400dfc:	000d883a 	mov	r6,zero
 8400e00:	000f883a 	mov	r7,zero
 8400e04:	a80b883a 	mov	r5,r21
 8400e08:	a009883a 	mov	r4,r20
 8400e0c:	d8800715 	stw	r2,28(sp)
 8400e10:	d8000615 	stw	zero,24(sp)
 8400e14:	840385c0 	call	840385c <__ltdf2>
 8400e18:	103ff30e 	bge	r2,zero,8400de8 <pow+0x3fc>
 8400e1c:	0005883a 	mov	r2,zero
 8400e20:	00cff834 	movhi	r3,16352
 8400e24:	180f883a 	mov	r7,r3
 8400e28:	100d883a 	mov	r6,r2
 8400e2c:	980b883a 	mov	r5,r19
 8400e30:	9009883a 	mov	r4,r18
 8400e34:	84030a80 	call	84030a8 <__muldf3>
 8400e38:	1009883a 	mov	r4,r2
 8400e3c:	180b883a 	mov	r5,r3
 8400e40:	1021883a 	mov	r16,r2
 8400e44:	1823883a 	mov	r17,r3
 8400e48:	84024b80 	call	84024b8 <rint>
 8400e4c:	180f883a 	mov	r7,r3
 8400e50:	8009883a 	mov	r4,r16
 8400e54:	880b883a 	mov	r5,r17
 8400e58:	100d883a 	mov	r6,r2
 8400e5c:	840374c0 	call	840374c <__nedf2>
 8400e60:	103fe126 	beq	r2,zero,8400de8 <pow+0x3fc>
 8400e64:	00bffc34 	movhi	r2,65520
 8400e68:	d8800715 	stw	r2,28(sp)
 8400e6c:	d8000615 	stw	zero,24(sp)
 8400e70:	003fdd06 	br	8400de8 <pow+0x3fc>

08400e74 <__ieee754_pow>:
 8400e74:	deffbb04 	addi	sp,sp,-276
 8400e78:	3005883a 	mov	r2,r6
 8400e7c:	dd404015 	stw	r21,256(sp)
 8400e80:	dd003f15 	stw	r20,252(sp)
 8400e84:	d9802815 	stw	r6,160(sp)
 8400e88:	2029883a 	mov	r20,r4
 8400e8c:	282b883a 	mov	r21,r5
 8400e90:	3009883a 	mov	r4,r6
 8400e94:	380b883a 	mov	r5,r7
 8400e98:	01a00034 	movhi	r6,32768
 8400e9c:	31bfffc4 	addi	r6,r6,-1
 8400ea0:	dc003b15 	stw	r16,236(sp)
 8400ea4:	29a0703a 	and	r16,r5,r6
 8400ea8:	1404b03a 	or	r2,r2,r16
 8400eac:	dd804115 	stw	r22,260(sp)
 8400eb0:	dc403c15 	stw	r17,240(sp)
 8400eb4:	d9c02915 	stw	r7,164(sp)
 8400eb8:	382d883a 	mov	r22,r7
 8400ebc:	dfc04415 	stw	ra,272(sp)
 8400ec0:	200f883a 	mov	r7,r4
 8400ec4:	df004315 	stw	fp,268(sp)
 8400ec8:	ddc04215 	stw	r23,264(sp)
 8400ecc:	dcc03e15 	stw	r19,248(sp)
 8400ed0:	dc803d15 	stw	r18,244(sp)
 8400ed4:	a023883a 	mov	r17,r20
 8400ed8:	2809883a 	mov	r4,r5
 8400edc:	10000826 	beq	r2,zero,8400f00 <__ieee754_pow+0x8c>
 8400ee0:	a9a4703a 	and	r18,r21,r6
 8400ee4:	009ffc34 	movhi	r2,32752
 8400ee8:	a827883a 	mov	r19,r21
 8400eec:	1480180e 	bge	r2,r18,8400f50 <__ieee754_pow+0xdc>
 8400ef0:	00b00434 	movhi	r2,49168
 8400ef4:	9085883a 	add	r2,r18,r2
 8400ef8:	8884b03a 	or	r2,r17,r2
 8400efc:	1000321e 	bne	r2,zero,8400fc8 <__ieee754_pow+0x154>
 8400f00:	0009883a 	mov	r4,zero
 8400f04:	014ffc34 	movhi	r5,16368
 8400f08:	d9002815 	stw	r4,160(sp)
 8400f0c:	d9402915 	stw	r5,164(sp)
 8400f10:	d9002817 	ldw	r4,160(sp)
 8400f14:	d9402917 	ldw	r5,164(sp)
 8400f18:	2005883a 	mov	r2,r4
 8400f1c:	2807883a 	mov	r3,r5
 8400f20:	dfc04417 	ldw	ra,272(sp)
 8400f24:	df004317 	ldw	fp,268(sp)
 8400f28:	ddc04217 	ldw	r23,264(sp)
 8400f2c:	dd804117 	ldw	r22,260(sp)
 8400f30:	dd404017 	ldw	r21,256(sp)
 8400f34:	dd003f17 	ldw	r20,252(sp)
 8400f38:	dcc03e17 	ldw	r19,248(sp)
 8400f3c:	dc803d17 	ldw	r18,244(sp)
 8400f40:	dc403c17 	ldw	r17,240(sp)
 8400f44:	dc003b17 	ldw	r16,236(sp)
 8400f48:	dec04504 	addi	sp,sp,276
 8400f4c:	f800283a 	ret
 8400f50:	90802b26 	beq	r18,r2,8401000 <__ieee754_pow+0x18c>
 8400f54:	143fe616 	blt	r2,r16,8400ef0 <__ieee754_pow+0x7c>
 8400f58:	80806126 	beq	r16,r2,84010e0 <__ieee754_pow+0x26c>
 8400f5c:	982e403a 	cmpge	r23,r19,zero
 8400f60:	b8004e26 	beq	r23,zero,840109c <__ieee754_pow+0x228>
 8400f64:	0039883a 	mov	fp,zero
 8400f68:	3800281e 	bne	r7,zero,840100c <__ieee754_pow+0x198>
 8400f6c:	009ffc34 	movhi	r2,32752
 8400f70:	80804f26 	beq	r16,r2,84010b0 <__ieee754_pow+0x23c>
 8400f74:	008ffc34 	movhi	r2,16368
 8400f78:	80808226 	beq	r16,r2,8401184 <__ieee754_pow+0x310>
 8400f7c:	00900034 	movhi	r2,16384
 8400f80:	20828426 	beq	r4,r2,8401994 <__ieee754_pow+0xb20>
 8400f84:	008ff834 	movhi	r2,16352
 8400f88:	2080201e 	bne	r4,r2,840100c <__ieee754_pow+0x198>
 8400f8c:	98001f16 	blt	r19,zero,840100c <__ieee754_pow+0x198>
 8400f90:	a80b883a 	mov	r5,r21
 8400f94:	a009883a 	mov	r4,r20
 8400f98:	dfc04417 	ldw	ra,272(sp)
 8400f9c:	df004317 	ldw	fp,268(sp)
 8400fa0:	ddc04217 	ldw	r23,264(sp)
 8400fa4:	dd804117 	ldw	r22,260(sp)
 8400fa8:	dd404017 	ldw	r21,256(sp)
 8400fac:	dd003f17 	ldw	r20,252(sp)
 8400fb0:	dcc03e17 	ldw	r19,248(sp)
 8400fb4:	dc803d17 	ldw	r18,244(sp)
 8400fb8:	dc403c17 	ldw	r17,240(sp)
 8400fbc:	dc003b17 	ldw	r16,236(sp)
 8400fc0:	dec04504 	addi	sp,sp,276
 8400fc4:	84021741 	jmpi	8402174 <__ieee754_sqrt>
 8400fc8:	01021074 	movhi	r4,2113
 8400fcc:	21222c04 	addi	r4,r4,-30544
 8400fd0:	dfc04417 	ldw	ra,272(sp)
 8400fd4:	df004317 	ldw	fp,268(sp)
 8400fd8:	ddc04217 	ldw	r23,264(sp)
 8400fdc:	dd804117 	ldw	r22,260(sp)
 8400fe0:	dd404017 	ldw	r21,256(sp)
 8400fe4:	dd003f17 	ldw	r20,252(sp)
 8400fe8:	dcc03e17 	ldw	r19,248(sp)
 8400fec:	dc803d17 	ldw	r18,244(sp)
 8400ff0:	dc403c17 	ldw	r17,240(sp)
 8400ff4:	dc003b17 	ldw	r16,236(sp)
 8400ff8:	dec04504 	addi	sp,sp,276
 8400ffc:	84024a81 	jmpi	84024a8 <nan>
 8401000:	a03fbb1e 	bne	r20,zero,8400ef0 <__ieee754_pow+0x7c>
 8401004:	003fd306 	br	8400f54 <__ieee754_pow+0xe0>
 8401008:	0039883a 	mov	fp,zero
 840100c:	a009883a 	mov	r4,r20
 8401010:	a80b883a 	mov	r5,r21
 8401014:	840243c0 	call	840243c <fabs>
 8401018:	1015883a 	mov	r10,r2
 840101c:	1817883a 	mov	r11,r3
 8401020:	88001226 	beq	r17,zero,840106c <__ieee754_pow+0x1f8>
 8401024:	9804d7fa 	srli	r2,r19,31
 8401028:	10bfffc4 	addi	r2,r2,-1
 840102c:	1706b03a 	or	r3,r2,fp
 8401030:	d8802515 	stw	r2,148(sp)
 8401034:	18002c1e 	bne	r3,zero,84010e8 <__ieee754_pow+0x274>
 8401038:	a80f883a 	mov	r7,r21
 840103c:	a009883a 	mov	r4,r20
 8401040:	a80b883a 	mov	r5,r21
 8401044:	a00d883a 	mov	r6,r20
 8401048:	8402fb40 	call	8402fb4 <__subdf3>
 840104c:	1009883a 	mov	r4,r2
 8401050:	180b883a 	mov	r5,r3
 8401054:	100d883a 	mov	r6,r2
 8401058:	180f883a 	mov	r7,r3
 840105c:	840346c0 	call	840346c <__divdf3>
 8401060:	d8802815 	stw	r2,160(sp)
 8401064:	d8c02915 	stw	r3,164(sp)
 8401068:	003fa906 	br	8400f10 <__ieee754_pow+0x9c>
 840106c:	009ffc34 	movhi	r2,32752
 8401070:	90800326 	beq	r18,r2,8401080 <__ieee754_pow+0x20c>
 8401074:	90000226 	beq	r18,zero,8401080 <__ieee754_pow+0x20c>
 8401078:	008ffc34 	movhi	r2,16368
 840107c:	90bfe91e 	bne	r18,r2,8401024 <__ieee754_pow+0x1b0>
 8401080:	b0026316 	blt	r22,zero,8401a10 <__ieee754_pow+0xb9c>
 8401084:	5011883a 	mov	r8,r10
 8401088:	5813883a 	mov	r9,r11
 840108c:	b8023126 	beq	r23,zero,8401954 <__ieee754_pow+0xae0>
 8401090:	da002815 	stw	r8,160(sp)
 8401094:	da402915 	stw	r9,164(sp)
 8401098:	003f9d06 	br	8400f10 <__ieee754_pow+0x9c>
 840109c:	0090d034 	movhi	r2,17216
 84010a0:	10bfffc4 	addi	r2,r2,-1
 84010a4:	1400270e 	bge	r2,r16,8401144 <__ieee754_pow+0x2d0>
 84010a8:	07000084 	movi	fp,2
 84010ac:	003fae06 	br	8400f68 <__ieee754_pow+0xf4>
 84010b0:	00b00434 	movhi	r2,49168
 84010b4:	9085883a 	add	r2,r18,r2
 84010b8:	8884b03a 	or	r2,r17,r2
 84010bc:	103f9026 	beq	r2,zero,8400f00 <__ieee754_pow+0x8c>
 84010c0:	008ffc34 	movhi	r2,16368
 84010c4:	10bfffc4 	addi	r2,r2,-1
 84010c8:	1482d00e 	bge	r2,r18,8401c0c <__ieee754_pow+0xd98>
 84010cc:	b03f900e 	bge	r22,zero,8400f10 <__ieee754_pow+0x9c>
 84010d0:	0005883a 	mov	r2,zero
 84010d4:	d8802815 	stw	r2,160(sp)
 84010d8:	d8802915 	stw	r2,164(sp)
 84010dc:	003f8c06 	br	8400f10 <__ieee754_pow+0x9c>
 84010e0:	383f9e26 	beq	r7,zero,8400f5c <__ieee754_pow+0xe8>
 84010e4:	003f8206 	br	8400ef0 <__ieee754_pow+0x7c>
 84010e8:	00907834 	movhi	r2,16864
 84010ec:	1400290e 	bge	r2,r16,8401194 <__ieee754_pow+0x320>
 84010f0:	0090fc34 	movhi	r2,17392
 84010f4:	1402500e 	bge	r2,r16,8401a38 <__ieee754_pow+0xbc4>
 84010f8:	008ffc34 	movhi	r2,16368
 84010fc:	10bfffc4 	addi	r2,r2,-1
 8401100:	14800b0e 	bge	r2,r18,8401130 <__ieee754_pow+0x2bc>
 8401104:	05800b0e 	bge	zero,r22,8401134 <__ieee754_pow+0x2c0>
 8401108:	00a20034 	movhi	r2,34816
 840110c:	109d6704 	addi	r2,r2,30108
 8401110:	00df8e34 	movhi	r3,32312
 8401114:	18f90f04 	addi	r3,r3,-7108
 8401118:	100d883a 	mov	r6,r2
 840111c:	180f883a 	mov	r7,r3
 8401120:	1009883a 	mov	r4,r2
 8401124:	180b883a 	mov	r5,r3
 8401128:	84030a80 	call	84030a8 <__muldf3>
 840112c:	003fcc06 	br	8401060 <__ieee754_pow+0x1ec>
 8401130:	b03ff516 	blt	r22,zero,8401108 <__ieee754_pow+0x294>
 8401134:	0007883a 	mov	r3,zero
 8401138:	d8c02815 	stw	r3,160(sp)
 840113c:	d8c02915 	stw	r3,164(sp)
 8401140:	003f7306 	br	8400f10 <__ieee754_pow+0x9c>
 8401144:	008ffc34 	movhi	r2,16368
 8401148:	10bfffc4 	addi	r2,r2,-1
 840114c:	143f850e 	bge	r2,r16,8400f64 <__ieee754_pow+0xf0>
 8401150:	8005d53a 	srai	r2,r16,20
 8401154:	01400504 	movi	r5,20
 8401158:	10ff0044 	addi	r3,r2,-1023
 840115c:	28c3e10e 	bge	r5,r3,84020e4 <__ieee754_pow+0x1270>
 8401160:	00800d04 	movi	r2,52
 8401164:	10c5c83a 	sub	r2,r2,r3
 8401168:	3886d83a 	srl	r3,r7,r2
 840116c:	1884983a 	sll	r2,r3,r2
 8401170:	38bf7c1e 	bne	r7,r2,8400f64 <__ieee754_pow+0xf0>
 8401174:	18c0004c 	andi	r3,r3,1
 8401178:	00800084 	movi	r2,2
 840117c:	10f9c83a 	sub	fp,r2,r3
 8401180:	003f7906 	br	8400f68 <__ieee754_pow+0xf4>
 8401184:	b0038516 	blt	r22,zero,8401f9c <__ieee754_pow+0x1128>
 8401188:	dd002815 	stw	r20,160(sp)
 840118c:	dd402915 	stw	r21,164(sp)
 8401190:	003f5f06 	br	8400f10 <__ieee754_pow+0x9c>
 8401194:	00800434 	movhi	r2,16
 8401198:	10bfffc4 	addi	r2,r2,-1
 840119c:	1482900e 	bge	r2,r18,8401be0 <__ieee754_pow+0xd6c>
 84011a0:	000b883a 	mov	r5,zero
 84011a4:	9005d53a 	srai	r2,r18,20
 84011a8:	00c00434 	movhi	r3,16
 84011ac:	18ffffc4 	addi	r3,r3,-1
 84011b0:	90c8703a 	and	r4,r18,r3
 84011b4:	2887883a 	add	r3,r5,r2
 84011b8:	18bf0044 	addi	r2,r3,-1023
 84011bc:	d8800015 	stw	r2,0(sp)
 84011c0:	00800134 	movhi	r2,4
 84011c4:	10a62384 	addi	r2,r2,-26482
 84011c8:	250ffc34 	orhi	r20,r4,16368
 84011cc:	1101ee0e 	bge	r2,r4,8401988 <__ieee754_pow+0xb14>
 84011d0:	00800334 	movhi	r2,12
 84011d4:	10ad9e44 	addi	r2,r2,-18823
 84011d8:	1101e716 	blt	r2,r4,8401978 <__ieee754_pow+0xb04>
 84011dc:	01000044 	movi	r4,1
 84011e0:	04000334 	movhi	r16,12
 84011e4:	200890fa 	slli	r4,r4,3
 84011e8:	da800115 	stw	r10,4(sp)
 84011ec:	dd000215 	stw	r20,8(sp)
 84011f0:	d9002c15 	stw	r4,176(sp)
 84011f4:	d9402c17 	ldw	r5,176(sp)
 84011f8:	01021074 	movhi	r4,2113
 84011fc:	21222d04 	addi	r4,r4,-30540
 8401200:	a02bd07a 	srai	r21,r20,1
 8401204:	2909883a 	add	r4,r5,r4
 8401208:	25800017 	ldw	r22,0(r4)
 840120c:	25c00117 	ldw	r23,4(r4)
 8401210:	a00b883a 	mov	r5,r20
 8401214:	5009883a 	mov	r4,r10
 8401218:	b00d883a 	mov	r6,r22
 840121c:	b80f883a 	mov	r7,r23
 8401220:	8402fb40 	call	8402fb4 <__subdf3>
 8401224:	d9000117 	ldw	r4,4(sp)
 8401228:	a00b883a 	mov	r5,r20
 840122c:	b00d883a 	mov	r6,r22
 8401230:	b80f883a 	mov	r7,r23
 8401234:	1025883a 	mov	r18,r2
 8401238:	1827883a 	mov	r19,r3
 840123c:	84030340 	call	8403034 <__adddf3>
 8401240:	0011883a 	mov	r8,zero
 8401244:	024ffc34 	movhi	r9,16368
 8401248:	480b883a 	mov	r5,r9
 840124c:	4009883a 	mov	r4,r8
 8401250:	180f883a 	mov	r7,r3
 8401254:	100d883a 	mov	r6,r2
 8401258:	840346c0 	call	840346c <__divdf3>
 840125c:	d8c02e15 	stw	r3,184(sp)
 8401260:	d8800f15 	stw	r2,60(sp)
 8401264:	d8802d15 	stw	r2,180(sp)
 8401268:	d8802e17 	ldw	r2,184(sp)
 840126c:	d9800f17 	ldw	r6,60(sp)
 8401270:	9009883a 	mov	r4,r18
 8401274:	980b883a 	mov	r5,r19
 8401278:	100f883a 	mov	r7,r2
 840127c:	dc800b15 	stw	r18,44(sp)
 8401280:	dcc00c15 	stw	r19,48(sp)
 8401284:	d8801015 	stw	r2,64(sp)
 8401288:	84030a80 	call	84030a8 <__muldf3>
 840128c:	d8c03015 	stw	r3,192(sp)
 8401290:	d9003017 	ldw	r4,192(sp)
 8401294:	d8802f15 	stw	r2,188(sp)
 8401298:	d8800315 	stw	r2,12(sp)
 840129c:	ad480034 	orhi	r21,r21,8192
 84012a0:	0005883a 	mov	r2,zero
 84012a4:	ac2b883a 	add	r21,r21,r16
 84012a8:	000b883a 	mov	r5,zero
 84012ac:	1021883a 	mov	r16,r2
 84012b0:	2005883a 	mov	r2,r4
 84012b4:	800d883a 	mov	r6,r16
 84012b8:	a80f883a 	mov	r7,r21
 84012bc:	d9000415 	stw	r4,16(sp)
 84012c0:	d9002715 	stw	r4,156(sp)
 84012c4:	d9402615 	stw	r5,152(sp)
 84012c8:	d9401615 	stw	r5,88(sp)
 84012cc:	d9001715 	stw	r4,92(sp)
 84012d0:	100b883a 	mov	r5,r2
 84012d4:	0009883a 	mov	r4,zero
 84012d8:	84030a80 	call	84030a8 <__muldf3>
 84012dc:	d9000b17 	ldw	r4,44(sp)
 84012e0:	980b883a 	mov	r5,r19
 84012e4:	180f883a 	mov	r7,r3
 84012e8:	100d883a 	mov	r6,r2
 84012ec:	8402fb40 	call	8402fb4 <__subdf3>
 84012f0:	8009883a 	mov	r4,r16
 84012f4:	a80b883a 	mov	r5,r21
 84012f8:	b80f883a 	mov	r7,r23
 84012fc:	b00d883a 	mov	r6,r22
 8401300:	1021883a 	mov	r16,r2
 8401304:	1823883a 	mov	r17,r3
 8401308:	8402fb40 	call	8402fb4 <__subdf3>
 840130c:	d9000117 	ldw	r4,4(sp)
 8401310:	a00b883a 	mov	r5,r20
 8401314:	180f883a 	mov	r7,r3
 8401318:	100d883a 	mov	r6,r2
 840131c:	8402fb40 	call	8402fb4 <__subdf3>
 8401320:	d9001617 	ldw	r4,88(sp)
 8401324:	d9402717 	ldw	r5,156(sp)
 8401328:	180f883a 	mov	r7,r3
 840132c:	100d883a 	mov	r6,r2
 8401330:	84030a80 	call	84030a8 <__muldf3>
 8401334:	180f883a 	mov	r7,r3
 8401338:	880b883a 	mov	r5,r17
 840133c:	8009883a 	mov	r4,r16
 8401340:	100d883a 	mov	r6,r2
 8401344:	8402fb40 	call	8402fb4 <__subdf3>
 8401348:	d9000f17 	ldw	r4,60(sp)
 840134c:	d9402e17 	ldw	r5,184(sp)
 8401350:	180f883a 	mov	r7,r3
 8401354:	100d883a 	mov	r6,r2
 8401358:	84030a80 	call	84030a8 <__muldf3>
 840135c:	d9000317 	ldw	r4,12(sp)
 8401360:	d9403017 	ldw	r5,192(sp)
 8401364:	d8803115 	stw	r2,196(sp)
 8401368:	200d883a 	mov	r6,r4
 840136c:	280f883a 	mov	r7,r5
 8401370:	d8c03215 	stw	r3,200(sp)
 8401374:	84030a80 	call	84030a8 <__muldf3>
 8401378:	1009883a 	mov	r4,r2
 840137c:	180b883a 	mov	r5,r3
 8401380:	100d883a 	mov	r6,r2
 8401384:	180f883a 	mov	r7,r3
 8401388:	1021883a 	mov	r16,r2
 840138c:	1823883a 	mov	r17,r3
 8401390:	84030a80 	call	84030a8 <__muldf3>
 8401394:	02129174 	movhi	r8,19013
 8401398:	4213bbc4 	addi	r8,r8,20207
 840139c:	024ff2b4 	movhi	r9,16330
 84013a0:	4a5f8a04 	addi	r9,r9,32296
 84013a4:	480f883a 	mov	r7,r9
 84013a8:	8009883a 	mov	r4,r16
 84013ac:	880b883a 	mov	r5,r17
 84013b0:	400d883a 	mov	r6,r8
 84013b4:	1029883a 	mov	r20,r2
 84013b8:	182b883a 	mov	r21,r3
 84013bc:	84030a80 	call	84030a8 <__muldf3>
 84013c0:	0224f2b4 	movhi	r8,37834
 84013c4:	4236d944 	addi	r8,r8,-9371
 84013c8:	024ff3b4 	movhi	r9,16334
 84013cc:	4a619284 	addi	r9,r9,-31158
 84013d0:	480f883a 	mov	r7,r9
 84013d4:	400d883a 	mov	r6,r8
 84013d8:	180b883a 	mov	r5,r3
 84013dc:	1009883a 	mov	r4,r2
 84013e0:	84030340 	call	8403034 <__adddf3>
 84013e4:	180f883a 	mov	r7,r3
 84013e8:	8009883a 	mov	r4,r16
 84013ec:	880b883a 	mov	r5,r17
 84013f0:	100d883a 	mov	r6,r2
 84013f4:	84030a80 	call	84030a8 <__muldf3>
 84013f8:	022a4774 	movhi	r8,43293
 84013fc:	42104044 	addi	r8,r8,16641
 8401400:	024ff474 	movhi	r9,16337
 8401404:	4a5d1804 	addi	r9,r9,29792
 8401408:	480f883a 	mov	r7,r9
 840140c:	400d883a 	mov	r6,r8
 8401410:	180b883a 	mov	r5,r3
 8401414:	1009883a 	mov	r4,r2
 8401418:	84030340 	call	8403034 <__adddf3>
 840141c:	180f883a 	mov	r7,r3
 8401420:	8009883a 	mov	r4,r16
 8401424:	880b883a 	mov	r5,r17
 8401428:	100d883a 	mov	r6,r2
 840142c:	84030a80 	call	84030a8 <__muldf3>
 8401430:	021463f4 	movhi	r8,20879
 8401434:	42099344 	addi	r8,r8,9805
 8401438:	024ff574 	movhi	r9,16341
 840143c:	4a555544 	addi	r9,r9,21845
 8401440:	480f883a 	mov	r7,r9
 8401444:	400d883a 	mov	r6,r8
 8401448:	180b883a 	mov	r5,r3
 840144c:	1009883a 	mov	r4,r2
 8401450:	84030340 	call	8403034 <__adddf3>
 8401454:	180f883a 	mov	r7,r3
 8401458:	8009883a 	mov	r4,r16
 840145c:	880b883a 	mov	r5,r17
 8401460:	100d883a 	mov	r6,r2
 8401464:	84030a80 	call	84030a8 <__muldf3>
 8401468:	0236dc34 	movhi	r8,56176
 840146c:	422affc4 	addi	r8,r8,-21505
 8401470:	024ff6f4 	movhi	r9,16347
 8401474:	4a5b6d84 	addi	r9,r9,28086
 8401478:	480f883a 	mov	r7,r9
 840147c:	400d883a 	mov	r6,r8
 8401480:	180b883a 	mov	r5,r3
 8401484:	1009883a 	mov	r4,r2
 8401488:	84030340 	call	8403034 <__adddf3>
 840148c:	180f883a 	mov	r7,r3
 8401490:	8009883a 	mov	r4,r16
 8401494:	880b883a 	mov	r5,r17
 8401498:	100d883a 	mov	r6,r2
 840149c:	84030a80 	call	84030a8 <__muldf3>
 84014a0:	020cccf4 	movhi	r8,13107
 84014a4:	420cc0c4 	addi	r8,r8,13059
 84014a8:	024ff8f4 	movhi	r9,16355
 84014ac:	4a4cccc4 	addi	r9,r9,13107
 84014b0:	480f883a 	mov	r7,r9
 84014b4:	400d883a 	mov	r6,r8
 84014b8:	180b883a 	mov	r5,r3
 84014bc:	1009883a 	mov	r4,r2
 84014c0:	84030340 	call	8403034 <__adddf3>
 84014c4:	180f883a 	mov	r7,r3
 84014c8:	a80b883a 	mov	r5,r21
 84014cc:	a009883a 	mov	r4,r20
 84014d0:	100d883a 	mov	r6,r2
 84014d4:	84030a80 	call	84030a8 <__muldf3>
 84014d8:	d9000317 	ldw	r4,12(sp)
 84014dc:	d9403017 	ldw	r5,192(sp)
 84014e0:	d9801617 	ldw	r6,88(sp)
 84014e4:	d9c02717 	ldw	r7,156(sp)
 84014e8:	1021883a 	mov	r16,r2
 84014ec:	1823883a 	mov	r17,r3
 84014f0:	84030340 	call	8403034 <__adddf3>
 84014f4:	d9003117 	ldw	r4,196(sp)
 84014f8:	d9403217 	ldw	r5,200(sp)
 84014fc:	180f883a 	mov	r7,r3
 8401500:	100d883a 	mov	r6,r2
 8401504:	d9001415 	stw	r4,80(sp)
 8401508:	d9401515 	stw	r5,84(sp)
 840150c:	84030a80 	call	84030a8 <__muldf3>
 8401510:	180f883a 	mov	r7,r3
 8401514:	8009883a 	mov	r4,r16
 8401518:	880b883a 	mov	r5,r17
 840151c:	100d883a 	mov	r6,r2
 8401520:	84030340 	call	8403034 <__adddf3>
 8401524:	d9001617 	ldw	r4,88(sp)
 8401528:	d9402717 	ldw	r5,156(sp)
 840152c:	d8803315 	stw	r2,204(sp)
 8401530:	200d883a 	mov	r6,r4
 8401534:	280f883a 	mov	r7,r5
 8401538:	d8c03415 	stw	r3,208(sp)
 840153c:	84030a80 	call	84030a8 <__muldf3>
 8401540:	182f883a 	mov	r23,r3
 8401544:	05500234 	movhi	r21,16392
 8401548:	0029883a 	mov	r20,zero
 840154c:	b80b883a 	mov	r5,r23
 8401550:	a00d883a 	mov	r6,r20
 8401554:	a80f883a 	mov	r7,r21
 8401558:	1009883a 	mov	r4,r2
 840155c:	d8800715 	stw	r2,28(sp)
 8401560:	d8c00815 	stw	r3,32(sp)
 8401564:	84030340 	call	8403034 <__adddf3>
 8401568:	d9003317 	ldw	r4,204(sp)
 840156c:	d9403417 	ldw	r5,208(sp)
 8401570:	180f883a 	mov	r7,r3
 8401574:	100d883a 	mov	r6,r2
 8401578:	d9000515 	stw	r4,20(sp)
 840157c:	d9400615 	stw	r5,24(sp)
 8401580:	84030340 	call	8403034 <__adddf3>
 8401584:	d9001617 	ldw	r4,88(sp)
 8401588:	d9402717 	ldw	r5,156(sp)
 840158c:	0025883a 	mov	r18,zero
 8401590:	900d883a 	mov	r6,r18
 8401594:	180f883a 	mov	r7,r3
 8401598:	1823883a 	mov	r17,r3
 840159c:	84030a80 	call	84030a8 <__muldf3>
 84015a0:	d9001417 	ldw	r4,80(sp)
 84015a4:	d9403217 	ldw	r5,200(sp)
 84015a8:	880f883a 	mov	r7,r17
 84015ac:	900d883a 	mov	r6,r18
 84015b0:	d8803515 	stw	r2,212(sp)
 84015b4:	d8c03615 	stw	r3,216(sp)
 84015b8:	84030a80 	call	84030a8 <__muldf3>
 84015bc:	a80f883a 	mov	r7,r21
 84015c0:	880b883a 	mov	r5,r17
 84015c4:	000d883a 	mov	r6,zero
 84015c8:	9009883a 	mov	r4,r18
 84015cc:	1021883a 	mov	r16,r2
 84015d0:	1823883a 	mov	r17,r3
 84015d4:	8402fb40 	call	8402fb4 <__subdf3>
 84015d8:	d9800717 	ldw	r6,28(sp)
 84015dc:	b80f883a 	mov	r7,r23
 84015e0:	180b883a 	mov	r5,r3
 84015e4:	1009883a 	mov	r4,r2
 84015e8:	8402fb40 	call	8402fb4 <__subdf3>
 84015ec:	d9000517 	ldw	r4,20(sp)
 84015f0:	d9403417 	ldw	r5,208(sp)
 84015f4:	180f883a 	mov	r7,r3
 84015f8:	100d883a 	mov	r6,r2
 84015fc:	8402fb40 	call	8402fb4 <__subdf3>
 8401600:	d9000317 	ldw	r4,12(sp)
 8401604:	d9403017 	ldw	r5,192(sp)
 8401608:	180f883a 	mov	r7,r3
 840160c:	100d883a 	mov	r6,r2
 8401610:	84030a80 	call	84030a8 <__muldf3>
 8401614:	180f883a 	mov	r7,r3
 8401618:	880b883a 	mov	r5,r17
 840161c:	8009883a 	mov	r4,r16
 8401620:	100d883a 	mov	r6,r2
 8401624:	84030340 	call	8403034 <__adddf3>
 8401628:	102d883a 	mov	r22,r2
 840162c:	d9003617 	ldw	r4,216(sp)
 8401630:	d8803517 	ldw	r2,212(sp)
 8401634:	d9403617 	ldw	r5,216(sp)
 8401638:	182f883a 	mov	r23,r3
 840163c:	b00d883a 	mov	r6,r22
 8401640:	b80f883a 	mov	r7,r23
 8401644:	d9000a15 	stw	r4,40(sp)
 8401648:	1009883a 	mov	r4,r2
 840164c:	054ffbf4 	movhi	r21,16367
 8401650:	ad71c244 	addi	r21,r21,-14583
 8401654:	dd800d15 	stw	r22,52(sp)
 8401658:	ddc00e15 	stw	r23,56(sp)
 840165c:	05380034 	movhi	r20,57344
 8401660:	d8800915 	stw	r2,36(sp)
 8401664:	84030340 	call	8403034 <__adddf3>
 8401668:	180b883a 	mov	r5,r3
 840166c:	a00d883a 	mov	r6,r20
 8401670:	a80f883a 	mov	r7,r21
 8401674:	9009883a 	mov	r4,r18
 8401678:	1823883a 	mov	r17,r3
 840167c:	84030a80 	call	84030a8 <__muldf3>
 8401680:	020516f4 	movhi	r8,5211
 8401684:	42007d44 	addi	r8,r8,501
 8401688:	026f8fb4 	movhi	r9,48702
 840168c:	4a4bf804 	addi	r9,r9,12256
 8401690:	480f883a 	mov	r7,r9
 8401694:	400d883a 	mov	r6,r8
 8401698:	880b883a 	mov	r5,r17
 840169c:	9009883a 	mov	r4,r18
 84016a0:	d8803715 	stw	r2,220(sp)
 84016a4:	d8c03815 	stw	r3,224(sp)
 84016a8:	84030a80 	call	84030a8 <__muldf3>
 84016ac:	d9800917 	ldw	r6,36(sp)
 84016b0:	d9c03617 	ldw	r7,216(sp)
 84016b4:	880b883a 	mov	r5,r17
 84016b8:	9009883a 	mov	r4,r18
 84016bc:	1021883a 	mov	r16,r2
 84016c0:	1823883a 	mov	r17,r3
 84016c4:	8402fb40 	call	8402fb4 <__subdf3>
 84016c8:	d9000d17 	ldw	r4,52(sp)
 84016cc:	b80b883a 	mov	r5,r23
 84016d0:	180f883a 	mov	r7,r3
 84016d4:	100d883a 	mov	r6,r2
 84016d8:	8402fb40 	call	8402fb4 <__subdf3>
 84016dc:	180b883a 	mov	r5,r3
 84016e0:	a80f883a 	mov	r7,r21
 84016e4:	01b70eb4 	movhi	r6,56378
 84016e8:	3180ff44 	addi	r6,r6,1021
 84016ec:	1009883a 	mov	r4,r2
 84016f0:	84030a80 	call	84030a8 <__muldf3>
 84016f4:	180f883a 	mov	r7,r3
 84016f8:	880b883a 	mov	r5,r17
 84016fc:	8009883a 	mov	r4,r16
 8401700:	100d883a 	mov	r6,r2
 8401704:	84030340 	call	8403034 <__adddf3>
 8401708:	d9402c17 	ldw	r5,176(sp)
 840170c:	01021074 	movhi	r4,2113
 8401710:	21223104 	addi	r4,r4,-30524
 8401714:	2909883a 	add	r4,r5,r4
 8401718:	22400117 	ldw	r9,4(r4)
 840171c:	22000017 	ldw	r8,0(r4)
 8401720:	180b883a 	mov	r5,r3
 8401724:	480f883a 	mov	r7,r9
 8401728:	400d883a 	mov	r6,r8
 840172c:	1009883a 	mov	r4,r2
 8401730:	84030340 	call	8403034 <__adddf3>
 8401734:	d9000017 	ldw	r4,0(sp)
 8401738:	182f883a 	mov	r23,r3
 840173c:	102d883a 	mov	r22,r2
 8401740:	840396c0 	call	840396c <__floatsidf>
 8401744:	d9402c17 	ldw	r5,176(sp)
 8401748:	01021074 	movhi	r4,2113
 840174c:	21223504 	addi	r4,r4,-30508
 8401750:	b00d883a 	mov	r6,r22
 8401754:	2911883a 	add	r8,r5,r4
 8401758:	d9003717 	ldw	r4,220(sp)
 840175c:	d9403817 	ldw	r5,224(sp)
 8401760:	45000017 	ldw	r20,0(r8)
 8401764:	d9002315 	stw	r4,140(sp)
 8401768:	d9003817 	ldw	r4,224(sp)
 840176c:	45400117 	ldw	r21,4(r8)
 8401770:	b80f883a 	mov	r7,r23
 8401774:	d9002415 	stw	r4,144(sp)
 8401778:	d9002317 	ldw	r4,140(sp)
 840177c:	1021883a 	mov	r16,r2
 8401780:	1823883a 	mov	r17,r3
 8401784:	dd802115 	stw	r22,132(sp)
 8401788:	ddc02215 	stw	r23,136(sp)
 840178c:	84030340 	call	8403034 <__adddf3>
 8401790:	180b883a 	mov	r5,r3
 8401794:	1009883a 	mov	r4,r2
 8401798:	a00d883a 	mov	r6,r20
 840179c:	a80f883a 	mov	r7,r21
 84017a0:	84030340 	call	8403034 <__adddf3>
 84017a4:	180f883a 	mov	r7,r3
 84017a8:	8009883a 	mov	r4,r16
 84017ac:	880b883a 	mov	r5,r17
 84017b0:	100d883a 	mov	r6,r2
 84017b4:	84030340 	call	8403034 <__adddf3>
 84017b8:	180b883a 	mov	r5,r3
 84017bc:	0009883a 	mov	r4,zero
 84017c0:	800d883a 	mov	r6,r16
 84017c4:	880f883a 	mov	r7,r17
 84017c8:	d9001b15 	stw	r4,108(sp)
 84017cc:	d8c01c15 	stw	r3,112(sp)
 84017d0:	8402fb40 	call	8402fb4 <__subdf3>
 84017d4:	180b883a 	mov	r5,r3
 84017d8:	a80f883a 	mov	r7,r21
 84017dc:	1009883a 	mov	r4,r2
 84017e0:	a00d883a 	mov	r6,r20
 84017e4:	8402fb40 	call	8402fb4 <__subdf3>
 84017e8:	d9802317 	ldw	r6,140(sp)
 84017ec:	d9c03817 	ldw	r7,224(sp)
 84017f0:	180b883a 	mov	r5,r3
 84017f4:	1009883a 	mov	r4,r2
 84017f8:	8402fb40 	call	8402fb4 <__subdf3>
 84017fc:	d9002117 	ldw	r4,132(sp)
 8401800:	1011883a 	mov	r8,r2
 8401804:	1813883a 	mov	r9,r3
 8401808:	b80b883a 	mov	r5,r23
 840180c:	480f883a 	mov	r7,r9
 8401810:	400d883a 	mov	r6,r8
 8401814:	8402fb40 	call	8402fb4 <__subdf3>
 8401818:	1823883a 	mov	r17,r3
 840181c:	d8c02517 	ldw	r3,148(sp)
 8401820:	1021883a 	mov	r16,r2
 8401824:	e0bfffc4 	addi	r2,fp,-1
 8401828:	1884b03a 	or	r2,r3,r2
 840182c:	1000731e 	bne	r2,zero,84019fc <__ieee754_pow+0xb88>
 8401830:	0009883a 	mov	r4,zero
 8401834:	016ffc34 	movhi	r5,49136
 8401838:	d9001915 	stw	r4,100(sp)
 840183c:	d9401a15 	stw	r5,104(sp)
 8401840:	d9402917 	ldw	r5,164(sp)
 8401844:	d9002817 	ldw	r4,160(sp)
 8401848:	0029883a 	mov	r20,zero
 840184c:	a00d883a 	mov	r6,r20
 8401850:	280f883a 	mov	r7,r5
 8401854:	2827883a 	mov	r19,r5
 8401858:	8402fb40 	call	8402fb4 <__subdf3>
 840185c:	d9001b17 	ldw	r4,108(sp)
 8401860:	d9401c17 	ldw	r5,112(sp)
 8401864:	180f883a 	mov	r7,r3
 8401868:	100d883a 	mov	r6,r2
 840186c:	84030a80 	call	84030a8 <__muldf3>
 8401870:	d9c02917 	ldw	r7,164(sp)
 8401874:	d9802817 	ldw	r6,160(sp)
 8401878:	880b883a 	mov	r5,r17
 840187c:	8009883a 	mov	r4,r16
 8401880:	1823883a 	mov	r17,r3
 8401884:	1021883a 	mov	r16,r2
 8401888:	84030a80 	call	84030a8 <__muldf3>
 840188c:	180f883a 	mov	r7,r3
 8401890:	880b883a 	mov	r5,r17
 8401894:	8009883a 	mov	r4,r16
 8401898:	100d883a 	mov	r6,r2
 840189c:	84030340 	call	8403034 <__adddf3>
 84018a0:	d9401c17 	ldw	r5,112(sp)
 84018a4:	d9001b17 	ldw	r4,108(sp)
 84018a8:	a00d883a 	mov	r6,r20
 84018ac:	980f883a 	mov	r7,r19
 84018b0:	1029883a 	mov	r20,r2
 84018b4:	182b883a 	mov	r21,r3
 84018b8:	84030a80 	call	84030a8 <__muldf3>
 84018bc:	1025883a 	mov	r18,r2
 84018c0:	1827883a 	mov	r19,r3
 84018c4:	a009883a 	mov	r4,r20
 84018c8:	a80b883a 	mov	r5,r21
 84018cc:	900d883a 	mov	r6,r18
 84018d0:	980f883a 	mov	r7,r19
 84018d4:	dd001d15 	stw	r20,116(sp)
 84018d8:	dc801f15 	stw	r18,124(sp)
 84018dc:	dd401e15 	stw	r21,120(sp)
 84018e0:	dcc02015 	stw	r19,128(sp)
 84018e4:	84030340 	call	8403034 <__adddf3>
 84018e8:	1823883a 	mov	r17,r3
 84018ec:	01102434 	movhi	r4,16528
 84018f0:	213fffc4 	addi	r4,r4,-1
 84018f4:	1021883a 	mov	r16,r2
 84018f8:	182f883a 	mov	r23,r3
 84018fc:	dc401815 	stw	r17,96(sp)
 8401900:	100b883a 	mov	r5,r2
 8401904:	20c02c0e 	bge	r4,r3,84019b8 <__ieee754_pow+0xb44>
 8401908:	00afdc34 	movhi	r2,49008
 840190c:	1885883a 	add	r2,r3,r2
 8401910:	2884b03a 	or	r2,r5,r2
 8401914:	1001a626 	beq	r2,zero,8401fb0 <__ieee754_pow+0x113c>
 8401918:	04220034 	movhi	r16,34816
 840191c:	841d6704 	addi	r16,r16,30108
 8401920:	045f8e34 	movhi	r17,32312
 8401924:	8c790f04 	addi	r17,r17,-7108
 8401928:	d9401a17 	ldw	r5,104(sp)
 840192c:	d9001917 	ldw	r4,100(sp)
 8401930:	800d883a 	mov	r6,r16
 8401934:	880f883a 	mov	r7,r17
 8401938:	84030a80 	call	84030a8 <__muldf3>
 840193c:	180b883a 	mov	r5,r3
 8401940:	800d883a 	mov	r6,r16
 8401944:	880f883a 	mov	r7,r17
 8401948:	1009883a 	mov	r4,r2
 840194c:	84030a80 	call	84030a8 <__muldf3>
 8401950:	003dc306 	br	8401060 <__ieee754_pow+0x1ec>
 8401954:	00b00434 	movhi	r2,49168
 8401958:	9085883a 	add	r2,r18,r2
 840195c:	e084b03a 	or	r2,fp,r2
 8401960:	1000af1e 	bne	r2,zero,8401c20 <__ieee754_pow+0xdac>
 8401964:	480f883a 	mov	r7,r9
 8401968:	4009883a 	mov	r4,r8
 840196c:	480b883a 	mov	r5,r9
 8401970:	400d883a 	mov	r6,r8
 8401974:	003db406 	br	8401048 <__ieee754_pow+0x1d4>
 8401978:	00bffc34 	movhi	r2,65520
 840197c:	18ff0084 	addi	r3,r3,-1022
 8401980:	a0a9883a 	add	r20,r20,r2
 8401984:	d8c00015 	stw	r3,0(sp)
 8401988:	0009883a 	mov	r4,zero
 840198c:	04000234 	movhi	r16,8
 8401990:	003e1406 	br	84011e4 <__ieee754_pow+0x370>
 8401994:	a80f883a 	mov	r7,r21
 8401998:	a009883a 	mov	r4,r20
 840199c:	a80b883a 	mov	r5,r21
 84019a0:	a00d883a 	mov	r6,r20
 84019a4:	84030a80 	call	84030a8 <__muldf3>
 84019a8:	180b883a 	mov	r5,r3
 84019ac:	d8802815 	stw	r2,160(sp)
 84019b0:	d9402915 	stw	r5,164(sp)
 84019b4:	003d5606 	br	8400f10 <__ieee754_pow+0x9c>
 84019b8:	d9001817 	ldw	r4,96(sp)
 84019bc:	00a00034 	movhi	r2,32768
 84019c0:	10bfffc4 	addi	r2,r2,-1
 84019c4:	00d02474 	movhi	r3,16529
 84019c8:	18f2ffc4 	addi	r3,r3,-13313
 84019cc:	20b8703a 	and	fp,r4,r2
 84019d0:	1f009d0e 	bge	r3,fp,8401c48 <__ieee754_pow+0xdd4>
 84019d4:	008fdbf4 	movhi	r2,16239
 84019d8:	108d0004 	addi	r2,r2,13312
 84019dc:	2085883a 	add	r2,r4,r2
 84019e0:	1144b03a 	or	r2,r2,r5
 84019e4:	1001c626 	beq	r2,zero,8402100 <__ieee754_pow+0x128c>
 84019e8:	0430be74 	movhi	r16,49913
 84019ec:	843cd644 	addi	r16,r16,-3239
 84019f0:	04406974 	movhi	r17,421
 84019f4:	8c5b87c4 	addi	r17,r17,28191
 84019f8:	003fcb06 	br	8401928 <__ieee754_pow+0xab4>
 84019fc:	0005883a 	mov	r2,zero
 8401a00:	00cffc34 	movhi	r3,16368
 8401a04:	d8801915 	stw	r2,100(sp)
 8401a08:	d8c01a15 	stw	r3,104(sp)
 8401a0c:	003f8c06 	br	8401840 <__ieee754_pow+0x9cc>
 8401a10:	0005883a 	mov	r2,zero
 8401a14:	00cffc34 	movhi	r3,16368
 8401a18:	180b883a 	mov	r5,r3
 8401a1c:	580f883a 	mov	r7,r11
 8401a20:	1009883a 	mov	r4,r2
 8401a24:	500d883a 	mov	r6,r10
 8401a28:	840346c0 	call	840346c <__divdf3>
 8401a2c:	1011883a 	mov	r8,r2
 8401a30:	1813883a 	mov	r9,r3
 8401a34:	003d9506 	br	840108c <__ieee754_pow+0x218>
 8401a38:	008ffc34 	movhi	r2,16368
 8401a3c:	10bfff84 	addi	r2,r2,-2
 8401a40:	14bdbb0e 	bge	r2,r18,8401130 <__ieee754_pow+0x2bc>
 8401a44:	008ffc34 	movhi	r2,16368
 8401a48:	14bdae16 	blt	r2,r18,8401104 <__ieee754_pow+0x290>
 8401a4c:	580b883a 	mov	r5,r11
 8401a50:	5009883a 	mov	r4,r10
 8401a54:	000d883a 	mov	r6,zero
 8401a58:	100f883a 	mov	r7,r2
 8401a5c:	8402fb40 	call	8402fb4 <__subdf3>
 8401a60:	1021883a 	mov	r16,r2
 8401a64:	1823883a 	mov	r17,r3
 8401a68:	00980034 	movhi	r2,24576
 8401a6c:	00cffdf4 	movhi	r3,16375
 8401a70:	18c551c4 	addi	r3,r3,5447
 8401a74:	8009883a 	mov	r4,r16
 8401a78:	880b883a 	mov	r5,r17
 8401a7c:	180f883a 	mov	r7,r3
 8401a80:	100d883a 	mov	r6,r2
 8401a84:	84030a80 	call	84030a8 <__muldf3>
 8401a88:	023e17b4 	movhi	r8,63582
 8401a8c:	4237d104 	addi	r8,r8,-8380
 8401a90:	024f9574 	movhi	r9,15957
 8401a94:	4a6b82c4 	addi	r9,r9,-20981
 8401a98:	480f883a 	mov	r7,r9
 8401a9c:	400d883a 	mov	r6,r8
 8401aa0:	8009883a 	mov	r4,r16
 8401aa4:	880b883a 	mov	r5,r17
 8401aa8:	102d883a 	mov	r22,r2
 8401aac:	182f883a 	mov	r23,r3
 8401ab0:	84030a80 	call	84030a8 <__muldf3>
 8401ab4:	8009883a 	mov	r4,r16
 8401ab8:	880b883a 	mov	r5,r17
 8401abc:	800d883a 	mov	r6,r16
 8401ac0:	880f883a 	mov	r7,r17
 8401ac4:	d8802a15 	stw	r2,168(sp)
 8401ac8:	d8c02b15 	stw	r3,172(sp)
 8401acc:	84030a80 	call	84030a8 <__muldf3>
 8401ad0:	0011883a 	mov	r8,zero
 8401ad4:	026ff434 	movhi	r9,49104
 8401ad8:	480f883a 	mov	r7,r9
 8401adc:	8009883a 	mov	r4,r16
 8401ae0:	880b883a 	mov	r5,r17
 8401ae4:	400d883a 	mov	r6,r8
 8401ae8:	1029883a 	mov	r20,r2
 8401aec:	182b883a 	mov	r21,r3
 8401af0:	84030a80 	call	84030a8 <__muldf3>
 8401af4:	02155574 	movhi	r8,21845
 8401af8:	42155544 	addi	r8,r8,21845
 8401afc:	024ff574 	movhi	r9,16341
 8401b00:	4a555544 	addi	r9,r9,21845
 8401b04:	480f883a 	mov	r7,r9
 8401b08:	400d883a 	mov	r6,r8
 8401b0c:	180b883a 	mov	r5,r3
 8401b10:	1009883a 	mov	r4,r2
 8401b14:	84030340 	call	8403034 <__adddf3>
 8401b18:	180f883a 	mov	r7,r3
 8401b1c:	8009883a 	mov	r4,r16
 8401b20:	880b883a 	mov	r5,r17
 8401b24:	100d883a 	mov	r6,r2
 8401b28:	84030a80 	call	84030a8 <__muldf3>
 8401b2c:	0011883a 	mov	r8,zero
 8401b30:	024ff834 	movhi	r9,16352
 8401b34:	480b883a 	mov	r5,r9
 8401b38:	4009883a 	mov	r4,r8
 8401b3c:	180f883a 	mov	r7,r3
 8401b40:	100d883a 	mov	r6,r2
 8401b44:	8402fb40 	call	8402fb4 <__subdf3>
 8401b48:	180f883a 	mov	r7,r3
 8401b4c:	a80b883a 	mov	r5,r21
 8401b50:	a009883a 	mov	r4,r20
 8401b54:	100d883a 	mov	r6,r2
 8401b58:	84030a80 	call	84030a8 <__muldf3>
 8401b5c:	02194b34 	movhi	r8,25900
 8401b60:	4220bf84 	addi	r8,r8,-32002
 8401b64:	026ffdf4 	movhi	r9,49143
 8401b68:	4a4551c4 	addi	r9,r9,5447
 8401b6c:	480f883a 	mov	r7,r9
 8401b70:	400d883a 	mov	r6,r8
 8401b74:	180b883a 	mov	r5,r3
 8401b78:	1009883a 	mov	r4,r2
 8401b7c:	84030a80 	call	84030a8 <__muldf3>
 8401b80:	d9402b17 	ldw	r5,172(sp)
 8401b84:	d9002a17 	ldw	r4,168(sp)
 8401b88:	180f883a 	mov	r7,r3
 8401b8c:	100d883a 	mov	r6,r2
 8401b90:	84030340 	call	8403034 <__adddf3>
 8401b94:	100d883a 	mov	r6,r2
 8401b98:	b009883a 	mov	r4,r22
 8401b9c:	b80b883a 	mov	r5,r23
 8401ba0:	180f883a 	mov	r7,r3
 8401ba4:	1021883a 	mov	r16,r2
 8401ba8:	1823883a 	mov	r17,r3
 8401bac:	84030340 	call	8403034 <__adddf3>
 8401bb0:	180b883a 	mov	r5,r3
 8401bb4:	0009883a 	mov	r4,zero
 8401bb8:	b00d883a 	mov	r6,r22
 8401bbc:	b80f883a 	mov	r7,r23
 8401bc0:	d9001b15 	stw	r4,108(sp)
 8401bc4:	d8c01c15 	stw	r3,112(sp)
 8401bc8:	8402fb40 	call	8402fb4 <__subdf3>
 8401bcc:	1011883a 	mov	r8,r2
 8401bd0:	1813883a 	mov	r9,r3
 8401bd4:	8009883a 	mov	r4,r16
 8401bd8:	880b883a 	mov	r5,r17
 8401bdc:	003f0b06 	br	840180c <__ieee754_pow+0x998>
 8401be0:	0005883a 	mov	r2,zero
 8401be4:	00d0d034 	movhi	r3,17216
 8401be8:	580b883a 	mov	r5,r11
 8401bec:	5009883a 	mov	r4,r10
 8401bf0:	180f883a 	mov	r7,r3
 8401bf4:	100d883a 	mov	r6,r2
 8401bf8:	84030a80 	call	84030a8 <__muldf3>
 8401bfc:	1015883a 	mov	r10,r2
 8401c00:	1825883a 	mov	r18,r3
 8401c04:	017ff2c4 	movi	r5,-53
 8401c08:	003d6606 	br	84011a4 <__ieee754_pow+0x330>
 8401c0c:	b03d300e 	bge	r22,zero,84010d0 <__ieee754_pow+0x25c>
 8401c10:	d9402917 	ldw	r5,164(sp)
 8401c14:	28e0003c 	xorhi	r3,r5,32768
 8401c18:	d8c02915 	stw	r3,164(sp)
 8401c1c:	003cbc06 	br	8400f10 <__ieee754_pow+0x9c>
 8401c20:	00800044 	movi	r2,1
 8401c24:	e0bd1a1e 	bne	fp,r2,8401090 <__ieee754_pow+0x21c>
 8401c28:	48e0003c 	xorhi	r3,r9,32768
 8401c2c:	da002815 	stw	r8,160(sp)
 8401c30:	d8c02915 	stw	r3,164(sp)
 8401c34:	003cb606 	br	8400f10 <__ieee754_pow+0x9c>
 8401c38:	d9001817 	ldw	r4,96(sp)
 8401c3c:	00a00034 	movhi	r2,32768
 8401c40:	10bfffc4 	addi	r2,r2,-1
 8401c44:	20b8703a 	and	fp,r4,r2
 8401c48:	008ff834 	movhi	r2,16352
 8401c4c:	1700fc16 	blt	r2,fp,8402040 <__ieee754_pow+0x11cc>
 8401c50:	0039883a 	mov	fp,zero
 8401c54:	d8001315 	stw	zero,76(sp)
 8401c58:	0025883a 	mov	r18,zero
 8401c5c:	0005883a 	mov	r2,zero
 8401c60:	00cff9b4 	movhi	r3,16358
 8401c64:	18cb90c4 	addi	r3,r3,11843
 8401c68:	9009883a 	mov	r4,r18
 8401c6c:	b80b883a 	mov	r5,r23
 8401c70:	180f883a 	mov	r7,r3
 8401c74:	100d883a 	mov	r6,r2
 8401c78:	84030a80 	call	84030a8 <__muldf3>
 8401c7c:	d9c02017 	ldw	r7,128(sp)
 8401c80:	d9801f17 	ldw	r6,124(sp)
 8401c84:	9009883a 	mov	r4,r18
 8401c88:	b80b883a 	mov	r5,r23
 8401c8c:	b823883a 	mov	r17,r23
 8401c90:	102d883a 	mov	r22,r2
 8401c94:	182f883a 	mov	r23,r3
 8401c98:	8402fb40 	call	8402fb4 <__subdf3>
 8401c9c:	d9401e17 	ldw	r5,120(sp)
 8401ca0:	d9001d17 	ldw	r4,116(sp)
 8401ca4:	180f883a 	mov	r7,r3
 8401ca8:	100d883a 	mov	r6,r2
 8401cac:	8402fb40 	call	8402fb4 <__subdf3>
 8401cb0:	023fbeb4 	movhi	r8,65274
 8401cb4:	420e7bc4 	addi	r8,r8,14831
 8401cb8:	024ff9b4 	movhi	r9,16358
 8401cbc:	4a4b9084 	addi	r9,r9,11842
 8401cc0:	480f883a 	mov	r7,r9
 8401cc4:	400d883a 	mov	r6,r8
 8401cc8:	180b883a 	mov	r5,r3
 8401ccc:	1009883a 	mov	r4,r2
 8401cd0:	84030a80 	call	84030a8 <__muldf3>
 8401cd4:	02032a34 	movhi	r8,3240
 8401cd8:	421b0e44 	addi	r8,r8,27705
 8401cdc:	026f8834 	movhi	r9,48672
 8401ce0:	4a571844 	addi	r9,r9,23649
 8401ce4:	480f883a 	mov	r7,r9
 8401ce8:	400d883a 	mov	r6,r8
 8401cec:	9009883a 	mov	r4,r18
 8401cf0:	880b883a 	mov	r5,r17
 8401cf4:	1021883a 	mov	r16,r2
 8401cf8:	1823883a 	mov	r17,r3
 8401cfc:	84030a80 	call	84030a8 <__muldf3>
 8401d00:	180f883a 	mov	r7,r3
 8401d04:	880b883a 	mov	r5,r17
 8401d08:	8009883a 	mov	r4,r16
 8401d0c:	100d883a 	mov	r6,r2
 8401d10:	84030340 	call	8403034 <__adddf3>
 8401d14:	100d883a 	mov	r6,r2
 8401d18:	b009883a 	mov	r4,r22
 8401d1c:	b80b883a 	mov	r5,r23
 8401d20:	180f883a 	mov	r7,r3
 8401d24:	1021883a 	mov	r16,r2
 8401d28:	1823883a 	mov	r17,r3
 8401d2c:	84030340 	call	8403034 <__adddf3>
 8401d30:	1009883a 	mov	r4,r2
 8401d34:	180b883a 	mov	r5,r3
 8401d38:	b00d883a 	mov	r6,r22
 8401d3c:	b80f883a 	mov	r7,r23
 8401d40:	d8803915 	stw	r2,228(sp)
 8401d44:	d8c03a15 	stw	r3,232(sp)
 8401d48:	d8801115 	stw	r2,68(sp)
 8401d4c:	d8c01215 	stw	r3,72(sp)
 8401d50:	8402fb40 	call	8402fb4 <__subdf3>
 8401d54:	180f883a 	mov	r7,r3
 8401d58:	8009883a 	mov	r4,r16
 8401d5c:	880b883a 	mov	r5,r17
 8401d60:	100d883a 	mov	r6,r2
 8401d64:	8402fb40 	call	8402fb4 <__subdf3>
 8401d68:	d9001117 	ldw	r4,68(sp)
 8401d6c:	d9403a17 	ldw	r5,232(sp)
 8401d70:	1029883a 	mov	r20,r2
 8401d74:	200d883a 	mov	r6,r4
 8401d78:	280f883a 	mov	r7,r5
 8401d7c:	182b883a 	mov	r21,r3
 8401d80:	84030a80 	call	84030a8 <__muldf3>
 8401d84:	1021883a 	mov	r16,r2
 8401d88:	1823883a 	mov	r17,r3
 8401d8c:	009caff4 	movhi	r2,29375
 8401d90:	10a93404 	addi	r2,r2,-23344
 8401d94:	00cf99b4 	movhi	r3,15974
 8401d98:	18cdda44 	addi	r3,r3,14185
 8401d9c:	8009883a 	mov	r4,r16
 8401da0:	880b883a 	mov	r5,r17
 8401da4:	180f883a 	mov	r7,r3
 8401da8:	100d883a 	mov	r6,r2
 8401dac:	84030a80 	call	84030a8 <__muldf3>
 8401db0:	023174b4 	movhi	r8,50642
 8401db4:	421afc44 	addi	r8,r8,27633
 8401db8:	024faf34 	movhi	r9,16060
 8401dbc:	4a6f5044 	addi	r9,r9,-17087
 8401dc0:	480f883a 	mov	r7,r9
 8401dc4:	400d883a 	mov	r6,r8
 8401dc8:	180b883a 	mov	r5,r3
 8401dcc:	1009883a 	mov	r4,r2
 8401dd0:	8402fb40 	call	8402fb4 <__subdf3>
 8401dd4:	180f883a 	mov	r7,r3
 8401dd8:	8009883a 	mov	r4,r16
 8401ddc:	880b883a 	mov	r5,r17
 8401de0:	100d883a 	mov	r6,r2
 8401de4:	84030a80 	call	84030a8 <__muldf3>
 8401de8:	022bc9b4 	movhi	r8,44838
 8401dec:	42378b04 	addi	r8,r8,-8660
 8401df0:	024fc474 	movhi	r9,16145
 8401df4:	4a559a84 	addi	r9,r9,22122
 8401df8:	480f883a 	mov	r7,r9
 8401dfc:	400d883a 	mov	r6,r8
 8401e00:	180b883a 	mov	r5,r3
 8401e04:	1009883a 	mov	r4,r2
 8401e08:	84030340 	call	8403034 <__adddf3>
 8401e0c:	180f883a 	mov	r7,r3
 8401e10:	8009883a 	mov	r4,r16
 8401e14:	880b883a 	mov	r5,r17
 8401e18:	100d883a 	mov	r6,r2
 8401e1c:	84030a80 	call	84030a8 <__muldf3>
 8401e20:	0205aff4 	movhi	r8,5823
 8401e24:	422f64c4 	addi	r8,r8,-17005
 8401e28:	024fd9f4 	movhi	r9,16231
 8401e2c:	4a705b04 	addi	r9,r9,-16020
 8401e30:	480f883a 	mov	r7,r9
 8401e34:	400d883a 	mov	r6,r8
 8401e38:	180b883a 	mov	r5,r3
 8401e3c:	1009883a 	mov	r4,r2
 8401e40:	8402fb40 	call	8402fb4 <__subdf3>
 8401e44:	180f883a 	mov	r7,r3
 8401e48:	8009883a 	mov	r4,r16
 8401e4c:	880b883a 	mov	r5,r17
 8401e50:	100d883a 	mov	r6,r2
 8401e54:	84030a80 	call	84030a8 <__muldf3>
 8401e58:	02155574 	movhi	r8,21845
 8401e5c:	42154f84 	addi	r8,r8,21822
 8401e60:	024ff174 	movhi	r9,16325
 8401e64:	4a555544 	addi	r9,r9,21845
 8401e68:	480f883a 	mov	r7,r9
 8401e6c:	400d883a 	mov	r6,r8
 8401e70:	180b883a 	mov	r5,r3
 8401e74:	1009883a 	mov	r4,r2
 8401e78:	84030340 	call	8403034 <__adddf3>
 8401e7c:	180f883a 	mov	r7,r3
 8401e80:	8009883a 	mov	r4,r16
 8401e84:	880b883a 	mov	r5,r17
 8401e88:	100d883a 	mov	r6,r2
 8401e8c:	84030a80 	call	84030a8 <__muldf3>
 8401e90:	d9001117 	ldw	r4,68(sp)
 8401e94:	d9403a17 	ldw	r5,232(sp)
 8401e98:	180f883a 	mov	r7,r3
 8401e9c:	100d883a 	mov	r6,r2
 8401ea0:	8402fb40 	call	8402fb4 <__subdf3>
 8401ea4:	d9001117 	ldw	r4,68(sp)
 8401ea8:	d9403a17 	ldw	r5,232(sp)
 8401eac:	100d883a 	mov	r6,r2
 8401eb0:	180f883a 	mov	r7,r3
 8401eb4:	1021883a 	mov	r16,r2
 8401eb8:	1823883a 	mov	r17,r3
 8401ebc:	84030a80 	call	84030a8 <__muldf3>
 8401ec0:	0011883a 	mov	r8,zero
 8401ec4:	02500034 	movhi	r9,16384
 8401ec8:	480f883a 	mov	r7,r9
 8401ecc:	400d883a 	mov	r6,r8
 8401ed0:	8009883a 	mov	r4,r16
 8401ed4:	880b883a 	mov	r5,r17
 8401ed8:	1021883a 	mov	r16,r2
 8401edc:	1823883a 	mov	r17,r3
 8401ee0:	8402fb40 	call	8402fb4 <__subdf3>
 8401ee4:	180f883a 	mov	r7,r3
 8401ee8:	880b883a 	mov	r5,r17
 8401eec:	8009883a 	mov	r4,r16
 8401ef0:	100d883a 	mov	r6,r2
 8401ef4:	840346c0 	call	840346c <__divdf3>
 8401ef8:	d9001117 	ldw	r4,68(sp)
 8401efc:	d9403a17 	ldw	r5,232(sp)
 8401f00:	a00d883a 	mov	r6,r20
 8401f04:	a80f883a 	mov	r7,r21
 8401f08:	1025883a 	mov	r18,r2
 8401f0c:	1827883a 	mov	r19,r3
 8401f10:	84030a80 	call	84030a8 <__muldf3>
 8401f14:	180f883a 	mov	r7,r3
 8401f18:	a009883a 	mov	r4,r20
 8401f1c:	a80b883a 	mov	r5,r21
 8401f20:	100d883a 	mov	r6,r2
 8401f24:	84030340 	call	8403034 <__adddf3>
 8401f28:	180f883a 	mov	r7,r3
 8401f2c:	980b883a 	mov	r5,r19
 8401f30:	9009883a 	mov	r4,r18
 8401f34:	100d883a 	mov	r6,r2
 8401f38:	8402fb40 	call	8402fb4 <__subdf3>
 8401f3c:	d9801117 	ldw	r6,68(sp)
 8401f40:	d9c03a17 	ldw	r7,232(sp)
 8401f44:	180b883a 	mov	r5,r3
 8401f48:	1009883a 	mov	r4,r2
 8401f4c:	8402fb40 	call	8402fb4 <__subdf3>
 8401f50:	0011883a 	mov	r8,zero
 8401f54:	024ffc34 	movhi	r9,16368
 8401f58:	480b883a 	mov	r5,r9
 8401f5c:	180f883a 	mov	r7,r3
 8401f60:	4009883a 	mov	r4,r8
 8401f64:	100d883a 	mov	r6,r2
 8401f68:	8402fb40 	call	8402fb4 <__subdf3>
 8401f6c:	100b883a 	mov	r5,r2
 8401f70:	d8801317 	ldw	r2,76(sp)
 8401f74:	10d5883a 	add	r10,r2,r3
 8401f78:	5005d53a 	srai	r2,r10,20
 8401f7c:	0080720e 	bge	zero,r2,8402148 <__ieee754_pow+0x12d4>
 8401f80:	2811883a 	mov	r8,r5
 8401f84:	5013883a 	mov	r9,r10
 8401f88:	d9c01a17 	ldw	r7,104(sp)
 8401f8c:	d9801917 	ldw	r6,100(sp)
 8401f90:	480b883a 	mov	r5,r9
 8401f94:	4009883a 	mov	r4,r8
 8401f98:	003e8206 	br	84019a4 <__ieee754_pow+0xb30>
 8401f9c:	0009883a 	mov	r4,zero
 8401fa0:	800b883a 	mov	r5,r16
 8401fa4:	a80f883a 	mov	r7,r21
 8401fa8:	a00d883a 	mov	r6,r20
 8401fac:	003c2b06 	br	840105c <__ieee754_pow+0x1e8>
 8401fb0:	d9001d17 	ldw	r4,116(sp)
 8401fb4:	00994b34 	movhi	r2,25900
 8401fb8:	10a0bf84 	addi	r2,r2,-32002
 8401fbc:	00cf25f4 	movhi	r3,15511
 8401fc0:	18c551c4 	addi	r3,r3,5447
 8401fc4:	a80b883a 	mov	r5,r21
 8401fc8:	180f883a 	mov	r7,r3
 8401fcc:	100d883a 	mov	r6,r2
 8401fd0:	84030340 	call	8403034 <__adddf3>
 8401fd4:	d9801f17 	ldw	r6,124(sp)
 8401fd8:	880b883a 	mov	r5,r17
 8401fdc:	8009883a 	mov	r4,r16
 8401fe0:	980f883a 	mov	r7,r19
 8401fe4:	1021883a 	mov	r16,r2
 8401fe8:	1823883a 	mov	r17,r3
 8401fec:	8402fb40 	call	8402fb4 <__subdf3>
 8401ff0:	180f883a 	mov	r7,r3
 8401ff4:	880b883a 	mov	r5,r17
 8401ff8:	8009883a 	mov	r4,r16
 8401ffc:	100d883a 	mov	r6,r2
 8402000:	84037d40 	call	84037d4 <__gtdf2>
 8402004:	00bf0c0e 	bge	zero,r2,8401c38 <__ieee754_pow+0xdc4>
 8402008:	04220034 	movhi	r16,34816
 840200c:	841d6704 	addi	r16,r16,30108
 8402010:	045f8e34 	movhi	r17,32312
 8402014:	8c790f04 	addi	r17,r17,-7108
 8402018:	d9401a17 	ldw	r5,104(sp)
 840201c:	d9001917 	ldw	r4,100(sp)
 8402020:	800d883a 	mov	r6,r16
 8402024:	880f883a 	mov	r7,r17
 8402028:	84030a80 	call	84030a8 <__muldf3>
 840202c:	180b883a 	mov	r5,r3
 8402030:	800d883a 	mov	r6,r16
 8402034:	880f883a 	mov	r7,r17
 8402038:	1009883a 	mov	r4,r2
 840203c:	003e5906 	br	84019a4 <__ieee754_pow+0xb30>
 8402040:	e005d53a 	srai	r2,fp,20
 8402044:	01800434 	movhi	r6,16
 8402048:	d9401817 	ldw	r5,96(sp)
 840204c:	10bf0084 	addi	r2,r2,-1022
 8402050:	308dd83a 	sra	r6,r6,r2
 8402054:	02000434 	movhi	r8,16
 8402058:	423fffc4 	addi	r8,r8,-1
 840205c:	0005883a 	mov	r2,zero
 8402060:	298d883a 	add	r6,r5,r6
 8402064:	318b883a 	add	r5,r6,r6
 8402068:	320e703a 	and	r7,r6,r8
 840206c:	1013883a 	mov	r9,r2
 8402070:	280ad57a 	srli	r5,r5,21
 8402074:	d8801817 	ldw	r2,96(sp)
 8402078:	01000504 	movi	r4,20
 840207c:	297f0044 	addi	r5,r5,-1023
 8402080:	4151d83a 	sra	r8,r8,r5
 8402084:	39c00434 	orhi	r7,r7,16
 8402088:	2149c83a 	sub	r4,r4,r5
 840208c:	0210303a 	nor	r8,zero,r8
 8402090:	3939d83a 	sra	fp,r7,r4
 8402094:	320e703a 	and	r7,r6,r8
 8402098:	10002916 	blt	r2,zero,8402140 <__ieee754_pow+0x12cc>
 840209c:	d9402017 	ldw	r5,128(sp)
 84020a0:	d9001f17 	ldw	r4,124(sp)
 84020a4:	480d883a 	mov	r6,r9
 84020a8:	8402fb40 	call	8402fb4 <__subdf3>
 84020ac:	180b883a 	mov	r5,r3
 84020b0:	d9402015 	stw	r5,128(sp)
 84020b4:	280f883a 	mov	r7,r5
 84020b8:	d9001d17 	ldw	r4,116(sp)
 84020bc:	d9401e17 	ldw	r5,120(sp)
 84020c0:	1007883a 	mov	r3,r2
 84020c4:	180d883a 	mov	r6,r3
 84020c8:	d8801f15 	stw	r2,124(sp)
 84020cc:	84030340 	call	8403034 <__adddf3>
 84020d0:	180b883a 	mov	r5,r3
 84020d4:	e006953a 	slli	r3,fp,20
 84020d8:	282f883a 	mov	r23,r5
 84020dc:	d8c01315 	stw	r3,76(sp)
 84020e0:	003edd06 	br	8401c58 <__ieee754_pow+0xde4>
 84020e4:	383bc81e 	bne	r7,zero,8401008 <__ieee754_pow+0x194>
 84020e8:	28c5c83a 	sub	r2,r5,r3
 84020ec:	8087d83a 	sra	r3,r16,r2
 84020f0:	1884983a 	sll	r2,r3,r2
 84020f4:	80801b26 	beq	r16,r2,8402164 <__ieee754_pow+0x12f0>
 84020f8:	0039883a 	mov	fp,zero
 84020fc:	003b9d06 	br	8400f74 <__ieee754_pow+0x100>
 8402100:	d9801f17 	ldw	r6,124(sp)
 8402104:	8009883a 	mov	r4,r16
 8402108:	880b883a 	mov	r5,r17
 840210c:	980f883a 	mov	r7,r19
 8402110:	8402fb40 	call	8402fb4 <__subdf3>
 8402114:	d9001d17 	ldw	r4,116(sp)
 8402118:	a80b883a 	mov	r5,r21
 840211c:	180f883a 	mov	r7,r3
 8402120:	100d883a 	mov	r6,r2
 8402124:	84038e40 	call	84038e4 <__ledf2>
 8402128:	00bfc516 	blt	zero,r2,8402040 <__ieee754_pow+0x11cc>
 840212c:	0430be74 	movhi	r16,49913
 8402130:	843cd644 	addi	r16,r16,-3239
 8402134:	04406974 	movhi	r17,421
 8402138:	8c5b87c4 	addi	r17,r17,28191
 840213c:	003fb606 	br	8402018 <__ieee754_pow+0x11a4>
 8402140:	0739c83a 	sub	fp,zero,fp
 8402144:	003fd506 	br	840209c <__ieee754_pow+0x1228>
 8402148:	2809883a 	mov	r4,r5
 840214c:	e00d883a 	mov	r6,fp
 8402150:	180b883a 	mov	r5,r3
 8402154:	84026c80 	call	84026c8 <scalbn>
 8402158:	1011883a 	mov	r8,r2
 840215c:	1813883a 	mov	r9,r3
 8402160:	003f8906 	br	8401f88 <__ieee754_pow+0x1114>
 8402164:	18c0004c 	andi	r3,r3,1
 8402168:	00800084 	movi	r2,2
 840216c:	10f9c83a 	sub	fp,r2,r3
 8402170:	003b8006 	br	8400f74 <__ieee754_pow+0x100>

08402174 <__ieee754_sqrt>:
 8402174:	defffd04 	addi	sp,sp,-12
 8402178:	dc000015 	stw	r16,0(sp)
 840217c:	009ffc34 	movhi	r2,32752
 8402180:	2021883a 	mov	r16,r4
 8402184:	291ffc2c 	andhi	r4,r5,32752
 8402188:	dc400115 	stw	r17,4(sp)
 840218c:	dfc00215 	stw	ra,8(sp)
 8402190:	2823883a 	mov	r17,r5
 8402194:	280f883a 	mov	r7,r5
 8402198:	2807883a 	mov	r3,r5
 840219c:	8011883a 	mov	r8,r16
 84021a0:	20807d26 	beq	r4,r2,8402398 <__ieee754_sqrt+0x224>
 84021a4:	01408d0e 	bge	zero,r5,84023dc <__ieee754_sqrt+0x268>
 84021a8:	380dd53a 	srai	r6,r7,20
 84021ac:	3000131e 	bne	r6,zero,84021fc <__ieee754_sqrt+0x88>
 84021b0:	1800041e 	bne	r3,zero,84021c4 <__ieee754_sqrt+0x50>
 84021b4:	400ed2fa 	srli	r7,r8,11
 84021b8:	31bffac4 	addi	r6,r6,-21
 84021bc:	4010957a 	slli	r8,r8,21
 84021c0:	383ffc26 	beq	r7,zero,84021b4 <__ieee754_sqrt+0x40>
 84021c4:	3880042c 	andhi	r2,r7,16
 84021c8:	1000991e 	bne	r2,zero,8402430 <__ieee754_sqrt+0x2bc>
 84021cc:	0009883a 	mov	r4,zero
 84021d0:	39cf883a 	add	r7,r7,r7
 84021d4:	3880042c 	andhi	r2,r7,16
 84021d8:	21000044 	addi	r4,r4,1
 84021dc:	103ffc26 	beq	r2,zero,84021d0 <__ieee754_sqrt+0x5c>
 84021e0:	00800804 	movi	r2,32
 84021e4:	1105c83a 	sub	r2,r2,r4
 84021e8:	4086d83a 	srl	r3,r8,r2
 84021ec:	4110983a 	sll	r8,r8,r4
 84021f0:	3105c83a 	sub	r2,r6,r4
 84021f4:	38ceb03a 	or	r7,r7,r3
 84021f8:	11800044 	addi	r6,r2,1
 84021fc:	31bf0044 	addi	r6,r6,-1023
 8402200:	30c0004c 	andi	r3,r6,1
 8402204:	00800434 	movhi	r2,16
 8402208:	10bfffc4 	addi	r2,r2,-1
 840220c:	3884703a 	and	r2,r7,r2
 8402210:	1807003a 	cmpeq	r3,r3,zero
 8402214:	11000434 	orhi	r4,r2,16
 8402218:	18005426 	beq	r3,zero,840236c <__ieee754_sqrt+0x1f8>
 840221c:	4004d7fa 	srli	r2,r8,31
 8402220:	4207883a 	add	r3,r8,r8
 8402224:	02800834 	movhi	r10,32
 8402228:	1105883a 	add	r2,r2,r4
 840222c:	2089883a 	add	r4,r4,r2
 8402230:	0011883a 	mov	r8,zero
 8402234:	000b883a 	mov	r5,zero
 8402238:	0013883a 	mov	r9,zero
 840223c:	02c00584 	movi	r11,22
 8402240:	520f883a 	add	r7,r10,r8
 8402244:	1804d7fa 	srli	r2,r3,31
 8402248:	4a400044 	addi	r9,r9,1
 840224c:	18c7883a 	add	r3,r3,r3
 8402250:	21c00316 	blt	r4,r7,8402260 <__ieee754_sqrt+0xec>
 8402254:	21c9c83a 	sub	r4,r4,r7
 8402258:	2a8b883a 	add	r5,r5,r10
 840225c:	51d1883a 	add	r8,r10,r7
 8402260:	1105883a 	add	r2,r2,r4
 8402264:	5014d07a 	srli	r10,r10,1
 8402268:	2089883a 	add	r4,r4,r2
 840226c:	4afff41e 	bne	r9,r11,8402240 <__ieee754_sqrt+0xcc>
 8402270:	02600034 	movhi	r9,32768
 8402274:	0017883a 	mov	r11,zero
 8402278:	0019883a 	mov	r12,zero
 840227c:	0015883a 	mov	r10,zero
 8402280:	4821883a 	mov	r16,r9
 8402284:	03c00804 	movi	r15,32
 8402288:	00000806 	br	84022ac <__ieee754_sqrt+0x138>
 840228c:	22003426 	beq	r4,r8,8402360 <__ieee754_sqrt+0x1ec>
 8402290:	1804d7fa 	srli	r2,r3,31
 8402294:	52800044 	addi	r10,r10,1
 8402298:	18c7883a 	add	r3,r3,r3
 840229c:	1105883a 	add	r2,r2,r4
 84022a0:	2089883a 	add	r4,r4,r2
 84022a4:	4812d07a 	srli	r9,r9,1
 84022a8:	53c01326 	beq	r10,r15,84022f8 <__ieee754_sqrt+0x184>
 84022ac:	4acf883a 	add	r7,r9,r11
 84022b0:	413ff60e 	bge	r8,r4,840228c <__ieee754_sqrt+0x118>
 84022b4:	38a0002c 	andhi	r2,r7,32768
 84022b8:	3a57883a 	add	r11,r7,r9
 84022bc:	14002426 	beq	r2,r16,8402350 <__ieee754_sqrt+0x1dc>
 84022c0:	4005883a 	mov	r2,r8
 84022c4:	2209c83a 	sub	r4,r4,r8
 84022c8:	19c0012e 	bgeu	r3,r7,84022d0 <__ieee754_sqrt+0x15c>
 84022cc:	213fffc4 	addi	r4,r4,-1
 84022d0:	19c7c83a 	sub	r3,r3,r7
 84022d4:	1011883a 	mov	r8,r2
 84022d8:	1804d7fa 	srli	r2,r3,31
 84022dc:	52800044 	addi	r10,r10,1
 84022e0:	6259883a 	add	r12,r12,r9
 84022e4:	1105883a 	add	r2,r2,r4
 84022e8:	18c7883a 	add	r3,r3,r3
 84022ec:	2089883a 	add	r4,r4,r2
 84022f0:	4812d07a 	srli	r9,r9,1
 84022f4:	53ffed1e 	bne	r10,r15,84022ac <__ieee754_sqrt+0x138>
 84022f8:	20c4b03a 	or	r2,r4,r3
 84022fc:	1000201e 	bne	r2,zero,8402380 <__ieee754_sqrt+0x20c>
 8402300:	600ed07a 	srli	r7,r12,1
 8402304:	2880004c 	andi	r2,r5,1
 8402308:	1005003a 	cmpeq	r2,r2,zero
 840230c:	1000011e 	bne	r2,zero,8402314 <__ieee754_sqrt+0x1a0>
 8402310:	39e00034 	orhi	r7,r7,32768
 8402314:	300dd07a 	srai	r6,r6,1
 8402318:	280bd07a 	srai	r5,r5,1
 840231c:	010ff834 	movhi	r4,16352
 8402320:	300c953a 	slli	r6,r6,20
 8402324:	290b883a 	add	r5,r5,r4
 8402328:	3821883a 	mov	r16,r7
 840232c:	299d883a 	add	r14,r5,r6
 8402330:	7023883a 	mov	r17,r14
 8402334:	8005883a 	mov	r2,r16
 8402338:	8807883a 	mov	r3,r17
 840233c:	dfc00217 	ldw	ra,8(sp)
 8402340:	dc400117 	ldw	r17,4(sp)
 8402344:	dc000017 	ldw	r16,0(sp)
 8402348:	dec00304 	addi	sp,sp,12
 840234c:	f800283a 	ret
 8402350:	5884703a 	and	r2,r11,r2
 8402354:	103fda1e 	bne	r2,zero,84022c0 <__ieee754_sqrt+0x14c>
 8402358:	40800044 	addi	r2,r8,1
 840235c:	003fd906 	br	84022c4 <__ieee754_sqrt+0x150>
 8402360:	19ffd42e 	bgeu	r3,r7,84022b4 <__ieee754_sqrt+0x140>
 8402364:	2011883a 	mov	r8,r4
 8402368:	003fc906 	br	8402290 <__ieee754_sqrt+0x11c>
 840236c:	4004d7fa 	srli	r2,r8,31
 8402370:	4211883a 	add	r8,r8,r8
 8402374:	1105883a 	add	r2,r2,r4
 8402378:	2089883a 	add	r4,r4,r2
 840237c:	003fa706 	br	840221c <__ieee754_sqrt+0xa8>
 8402380:	00bfffc4 	movi	r2,-1
 8402384:	60802726 	beq	r12,r2,8402424 <__ieee754_sqrt+0x2b0>
 8402388:	6080004c 	andi	r2,r12,1
 840238c:	6085883a 	add	r2,r12,r2
 8402390:	100ed07a 	srli	r7,r2,1
 8402394:	003fdb06 	br	8402304 <__ieee754_sqrt+0x190>
 8402398:	8009883a 	mov	r4,r16
 840239c:	800d883a 	mov	r6,r16
 84023a0:	84030a80 	call	84030a8 <__muldf3>
 84023a4:	180f883a 	mov	r7,r3
 84023a8:	880b883a 	mov	r5,r17
 84023ac:	8009883a 	mov	r4,r16
 84023b0:	100d883a 	mov	r6,r2
 84023b4:	84030340 	call	8403034 <__adddf3>
 84023b8:	1021883a 	mov	r16,r2
 84023bc:	1823883a 	mov	r17,r3
 84023c0:	8005883a 	mov	r2,r16
 84023c4:	8807883a 	mov	r3,r17
 84023c8:	dfc00217 	ldw	ra,8(sp)
 84023cc:	dc400117 	ldw	r17,4(sp)
 84023d0:	dc000017 	ldw	r16,0(sp)
 84023d4:	dec00304 	addi	sp,sp,12
 84023d8:	f800283a 	ret
 84023dc:	00a00034 	movhi	r2,32768
 84023e0:	10bfffc4 	addi	r2,r2,-1
 84023e4:	2884703a 	and	r2,r5,r2
 84023e8:	8084b03a 	or	r2,r16,r2
 84023ec:	103fd126 	beq	r2,zero,8402334 <__ieee754_sqrt+0x1c0>
 84023f0:	283f6d26 	beq	r5,zero,84021a8 <__ieee754_sqrt+0x34>
 84023f4:	280f883a 	mov	r7,r5
 84023f8:	8009883a 	mov	r4,r16
 84023fc:	800d883a 	mov	r6,r16
 8402400:	8402fb40 	call	8402fb4 <__subdf3>
 8402404:	1009883a 	mov	r4,r2
 8402408:	180b883a 	mov	r5,r3
 840240c:	100d883a 	mov	r6,r2
 8402410:	180f883a 	mov	r7,r3
 8402414:	840346c0 	call	840346c <__divdf3>
 8402418:	1021883a 	mov	r16,r2
 840241c:	1823883a 	mov	r17,r3
 8402420:	003fc406 	br	8402334 <__ieee754_sqrt+0x1c0>
 8402424:	29400044 	addi	r5,r5,1
 8402428:	000f883a 	mov	r7,zero
 840242c:	003fb506 	br	8402304 <__ieee754_sqrt+0x190>
 8402430:	0009883a 	mov	r4,zero
 8402434:	00800804 	movi	r2,32
 8402438:	003f6b06 	br	84021e8 <__ieee754_sqrt+0x74>

0840243c <fabs>:
 840243c:	01e00034 	movhi	r7,32768
 8402440:	39ffffc4 	addi	r7,r7,-1
 8402444:	394e703a 	and	r7,r7,r5
 8402448:	2005883a 	mov	r2,r4
 840244c:	3807883a 	mov	r3,r7
 8402450:	f800283a 	ret

08402454 <finite>:
 8402454:	00a00034 	movhi	r2,32768
 8402458:	10bfffc4 	addi	r2,r2,-1
 840245c:	2884703a 	and	r2,r5,r2
 8402460:	01600434 	movhi	r5,32784
 8402464:	1145883a 	add	r2,r2,r5
 8402468:	1004d7fa 	srli	r2,r2,31
 840246c:	f800283a 	ret

08402470 <__isnand>:
 8402470:	200d883a 	mov	r6,r4
 8402474:	0109c83a 	sub	r4,zero,r4
 8402478:	2188b03a 	or	r4,r4,r6
 840247c:	2008d7fa 	srli	r4,r4,31
 8402480:	00a00034 	movhi	r2,32768
 8402484:	10bfffc4 	addi	r2,r2,-1
 8402488:	1144703a 	and	r2,r2,r5
 840248c:	2088b03a 	or	r4,r4,r2
 8402490:	009ffc34 	movhi	r2,32752
 8402494:	1105c83a 	sub	r2,r2,r4
 8402498:	1004d7fa 	srli	r2,r2,31
 840249c:	f800283a 	ret

084024a0 <matherr>:
 84024a0:	0005883a 	mov	r2,zero
 84024a4:	f800283a 	ret

084024a8 <nan>:
 84024a8:	015ffe34 	movhi	r5,32760
 84024ac:	0005883a 	mov	r2,zero
 84024b0:	2807883a 	mov	r3,r5
 84024b4:	f800283a 	ret

084024b8 <rint>:
 84024b8:	2015883a 	mov	r10,r4
 84024bc:	2809d53a 	srai	r4,r5,20
 84024c0:	defff904 	addi	sp,sp,-28
 84024c4:	034004c4 	movi	r13,19
 84024c8:	2101ffcc 	andi	r4,r4,2047
 84024cc:	227f0044 	addi	r9,r4,-1023
 84024d0:	dc800415 	stw	r18,16(sp)
 84024d4:	dfc00615 	stw	ra,24(sp)
 84024d8:	dcc00515 	stw	r19,20(sp)
 84024dc:	dc400315 	stw	r17,12(sp)
 84024e0:	dc000215 	stw	r16,8(sp)
 84024e4:	2817883a 	mov	r11,r5
 84024e8:	500d883a 	mov	r6,r10
 84024ec:	2824d7fa 	srli	r18,r5,31
 84024f0:	6a403016 	blt	r13,r9,84025b4 <rint+0xfc>
 84024f4:	48004916 	blt	r9,zero,840261c <rint+0x164>
 84024f8:	00800434 	movhi	r2,16
 84024fc:	10bfffc4 	addi	r2,r2,-1
 8402500:	1247d83a 	sra	r3,r2,r9
 8402504:	2809883a 	mov	r4,r5
 8402508:	1944703a 	and	r2,r3,r5
 840250c:	5084b03a 	or	r2,r10,r2
 8402510:	10001f26 	beq	r2,zero,8402590 <rint+0xd8>
 8402514:	180ad07a 	srli	r5,r3,1
 8402518:	5944703a 	and	r2,r11,r5
 840251c:	5084b03a 	or	r2,r10,r2
 8402520:	10000626 	beq	r2,zero,840253c <rint+0x84>
 8402524:	4b406626 	beq	r9,r13,84026c0 <rint+0x208>
 8402528:	00c000b4 	movhi	r3,2
 840252c:	1a47d83a 	sra	r3,r3,r9
 8402530:	0144303a 	nor	r2,zero,r5
 8402534:	5884703a 	and	r2,r11,r2
 8402538:	10c8b03a 	or	r4,r2,r3
 840253c:	900690fa 	slli	r3,r18,3
 8402540:	00821074 	movhi	r2,2113
 8402544:	10a23904 	addi	r2,r2,-30492
 8402548:	200f883a 	mov	r7,r4
 840254c:	1887883a 	add	r3,r3,r2
 8402550:	1c000017 	ldw	r16,0(r3)
 8402554:	1c400117 	ldw	r17,4(r3)
 8402558:	8009883a 	mov	r4,r16
 840255c:	880b883a 	mov	r5,r17
 8402560:	84030340 	call	8403034 <__adddf3>
 8402564:	d8800015 	stw	r2,0(sp)
 8402568:	d8c00115 	stw	r3,4(sp)
 840256c:	d8800017 	ldw	r2,0(sp)
 8402570:	d8c00117 	ldw	r3,4(sp)
 8402574:	880f883a 	mov	r7,r17
 8402578:	800d883a 	mov	r6,r16
 840257c:	180b883a 	mov	r5,r3
 8402580:	1009883a 	mov	r4,r2
 8402584:	8402fb40 	call	8402fb4 <__subdf3>
 8402588:	1015883a 	mov	r10,r2
 840258c:	1817883a 	mov	r11,r3
 8402590:	5005883a 	mov	r2,r10
 8402594:	5807883a 	mov	r3,r11
 8402598:	dfc00617 	ldw	ra,24(sp)
 840259c:	dcc00517 	ldw	r19,20(sp)
 84025a0:	dc800417 	ldw	r18,16(sp)
 84025a4:	dc400317 	ldw	r17,12(sp)
 84025a8:	dc000217 	ldw	r16,8(sp)
 84025ac:	dec00704 	addi	sp,sp,28
 84025b0:	f800283a 	ret
 84025b4:	00800cc4 	movi	r2,51
 84025b8:	12400f16 	blt	r2,r9,84025f8 <rint+0x140>
 84025bc:	213efb44 	addi	r4,r4,-1043
 84025c0:	00bfffc4 	movi	r2,-1
 84025c4:	1104d83a 	srl	r2,r2,r4
 84025c8:	5086703a 	and	r3,r10,r2
 84025cc:	183ff026 	beq	r3,zero,8402590 <rint+0xd8>
 84025d0:	100ad07a 	srli	r5,r2,1
 84025d4:	5144703a 	and	r2,r10,r5
 84025d8:	10000526 	beq	r2,zero,84025f0 <rint+0x138>
 84025dc:	00d00034 	movhi	r3,16384
 84025e0:	1907d83a 	sra	r3,r3,r4
 84025e4:	0144303a 	nor	r2,zero,r5
 84025e8:	5084703a 	and	r2,r10,r2
 84025ec:	10ccb03a 	or	r6,r2,r3
 84025f0:	5809883a 	mov	r4,r11
 84025f4:	003fd106 	br	840253c <rint+0x84>
 84025f8:	00810004 	movi	r2,1024
 84025fc:	48bfe41e 	bne	r9,r2,8402590 <rint+0xd8>
 8402600:	5009883a 	mov	r4,r10
 8402604:	500d883a 	mov	r6,r10
 8402608:	280f883a 	mov	r7,r5
 840260c:	84030340 	call	8403034 <__adddf3>
 8402610:	1015883a 	mov	r10,r2
 8402614:	1817883a 	mov	r11,r3
 8402618:	003fdd06 	br	8402590 <rint+0xd8>
 840261c:	04e00034 	movhi	r19,32768
 8402620:	9cffffc4 	addi	r19,r19,-1
 8402624:	2cc4703a 	and	r2,r5,r19
 8402628:	5084b03a 	or	r2,r10,r2
 840262c:	103fd826 	beq	r2,zero,8402590 <rint+0xd8>
 8402630:	00c00434 	movhi	r3,16
 8402634:	18ffffc4 	addi	r3,r3,-1
 8402638:	28c6703a 	and	r3,r5,r3
 840263c:	50c6b03a 	or	r3,r10,r3
 8402640:	00cdc83a 	sub	r6,zero,r3
 8402644:	900a90fa 	slli	r5,r18,3
 8402648:	1986b03a 	or	r3,r3,r6
 840264c:	01021074 	movhi	r4,2113
 8402650:	21223904 	addi	r4,r4,-30492
 8402654:	1806d33a 	srli	r3,r3,12
 8402658:	290b883a 	add	r5,r5,r4
 840265c:	2c000017 	ldw	r16,0(r5)
 8402660:	2c400117 	ldw	r17,4(r5)
 8402664:	593fffac 	andhi	r4,r11,65534
 8402668:	18c0022c 	andhi	r3,r3,8
 840266c:	1906b03a 	or	r3,r3,r4
 8402670:	500d883a 	mov	r6,r10
 8402674:	180f883a 	mov	r7,r3
 8402678:	8009883a 	mov	r4,r16
 840267c:	880b883a 	mov	r5,r17
 8402680:	84030340 	call	8403034 <__adddf3>
 8402684:	d8800015 	stw	r2,0(sp)
 8402688:	d8c00115 	stw	r3,4(sp)
 840268c:	d8800017 	ldw	r2,0(sp)
 8402690:	d8c00117 	ldw	r3,4(sp)
 8402694:	880f883a 	mov	r7,r17
 8402698:	800d883a 	mov	r6,r16
 840269c:	180b883a 	mov	r5,r3
 84026a0:	1009883a 	mov	r4,r2
 84026a4:	8402fb40 	call	8402fb4 <__subdf3>
 84026a8:	901297fa 	slli	r9,r18,31
 84026ac:	98d0703a 	and	r8,r19,r3
 84026b0:	1015883a 	mov	r10,r2
 84026b4:	4250b03a 	or	r8,r8,r9
 84026b8:	4017883a 	mov	r11,r8
 84026bc:	003fb406 	br	8402590 <rint+0xd8>
 84026c0:	01900034 	movhi	r6,16384
 84026c4:	003f9d06 	br	840253c <rint+0x84>

084026c8 <scalbn>:
 84026c8:	2011883a 	mov	r8,r4
 84026cc:	291ffc2c 	andhi	r4,r5,32752
 84026d0:	2009d53a 	srai	r4,r4,20
 84026d4:	defffd04 	addi	sp,sp,-12
 84026d8:	dc000015 	stw	r16,0(sp)
 84026dc:	dfc00215 	stw	ra,8(sp)
 84026e0:	dc400115 	stw	r17,4(sp)
 84026e4:	2813883a 	mov	r9,r5
 84026e8:	2815883a 	mov	r10,r5
 84026ec:	3021883a 	mov	r16,r6
 84026f0:	2000281e 	bne	r4,zero,8402794 <scalbn+0xcc>
 84026f4:	00a00034 	movhi	r2,32768
 84026f8:	10bfffc4 	addi	r2,r2,-1
 84026fc:	2884703a 	and	r2,r5,r2
 8402700:	4084b03a 	or	r2,r8,r2
 8402704:	10001826 	beq	r2,zero,8402768 <scalbn+0xa0>
 8402708:	0005883a 	mov	r2,zero
 840270c:	00d0d434 	movhi	r3,17232
 8402710:	4009883a 	mov	r4,r8
 8402714:	100d883a 	mov	r6,r2
 8402718:	180f883a 	mov	r7,r3
 840271c:	84030a80 	call	84030a8 <__muldf3>
 8402720:	100b883a 	mov	r5,r2
 8402724:	1011883a 	mov	r8,r2
 8402728:	00bffff4 	movhi	r2,65535
 840272c:	108f2c04 	addi	r2,r2,15536
 8402730:	180d883a 	mov	r6,r3
 8402734:	1813883a 	mov	r9,r3
 8402738:	8080120e 	bge	r16,r2,8402784 <scalbn+0xbc>
 840273c:	00b0be74 	movhi	r2,49913
 8402740:	10bcd644 	addi	r2,r2,-3239
 8402744:	00c06974 	movhi	r3,421
 8402748:	18db87c4 	addi	r3,r3,28191
 840274c:	2809883a 	mov	r4,r5
 8402750:	180f883a 	mov	r7,r3
 8402754:	300b883a 	mov	r5,r6
 8402758:	100d883a 	mov	r6,r2
 840275c:	84030a80 	call	84030a8 <__muldf3>
 8402760:	1011883a 	mov	r8,r2
 8402764:	1813883a 	mov	r9,r3
 8402768:	4005883a 	mov	r2,r8
 840276c:	4807883a 	mov	r3,r9
 8402770:	dfc00217 	ldw	ra,8(sp)
 8402774:	dc400117 	ldw	r17,4(sp)
 8402778:	dc000017 	ldw	r16,0(sp)
 840277c:	dec00304 	addi	sp,sp,12
 8402780:	f800283a 	ret
 8402784:	189ffc2c 	andhi	r2,r3,32752
 8402788:	1005d53a 	srai	r2,r2,20
 840278c:	1815883a 	mov	r10,r3
 8402790:	113ff284 	addi	r4,r2,-54
 8402794:	0081ffc4 	movi	r2,2047
 8402798:	20801126 	beq	r4,r2,84027e0 <scalbn+0x118>
 840279c:	2409883a 	add	r4,r4,r16
 84027a0:	0081ff84 	movi	r2,2046
 84027a4:	11001c16 	blt	r2,r4,8402818 <scalbn+0x150>
 84027a8:	0100290e 	bge	zero,r4,8402850 <scalbn+0x188>
 84027ac:	200a953a 	slli	r5,r4,20
 84027b0:	01200434 	movhi	r4,32784
 84027b4:	213fffc4 	addi	r4,r4,-1
 84027b8:	5108703a 	and	r4,r10,r4
 84027bc:	2148b03a 	or	r4,r4,r5
 84027c0:	2013883a 	mov	r9,r4
 84027c4:	4005883a 	mov	r2,r8
 84027c8:	4807883a 	mov	r3,r9
 84027cc:	dfc00217 	ldw	ra,8(sp)
 84027d0:	dc400117 	ldw	r17,4(sp)
 84027d4:	dc000017 	ldw	r16,0(sp)
 84027d8:	dec00304 	addi	sp,sp,12
 84027dc:	f800283a 	ret
 84027e0:	480f883a 	mov	r7,r9
 84027e4:	4009883a 	mov	r4,r8
 84027e8:	480b883a 	mov	r5,r9
 84027ec:	400d883a 	mov	r6,r8
 84027f0:	84030340 	call	8403034 <__adddf3>
 84027f4:	1011883a 	mov	r8,r2
 84027f8:	1813883a 	mov	r9,r3
 84027fc:	4005883a 	mov	r2,r8
 8402800:	4807883a 	mov	r3,r9
 8402804:	dfc00217 	ldw	ra,8(sp)
 8402808:	dc400117 	ldw	r17,4(sp)
 840280c:	dc000017 	ldw	r16,0(sp)
 8402810:	dec00304 	addi	sp,sp,12
 8402814:	f800283a 	ret
 8402818:	04220034 	movhi	r16,34816
 840281c:	841d6704 	addi	r16,r16,30108
 8402820:	045f8e34 	movhi	r17,32312
 8402824:	8c790f04 	addi	r17,r17,-7108
 8402828:	480f883a 	mov	r7,r9
 840282c:	400d883a 	mov	r6,r8
 8402830:	8009883a 	mov	r4,r16
 8402834:	880b883a 	mov	r5,r17
 8402838:	84028a80 	call	84028a8 <copysign>
 840283c:	180b883a 	mov	r5,r3
 8402840:	800d883a 	mov	r6,r16
 8402844:	880f883a 	mov	r7,r17
 8402848:	1009883a 	mov	r4,r2
 840284c:	003fc306 	br	840275c <scalbn+0x94>
 8402850:	00bff284 	movi	r2,-54
 8402854:	11000716 	blt	r2,r4,8402874 <scalbn+0x1ac>
 8402858:	00b0d414 	movui	r2,50000
 840285c:	143fee16 	blt	r2,r16,8402818 <scalbn+0x150>
 8402860:	0430be74 	movhi	r16,49913
 8402864:	843cd644 	addi	r16,r16,-3239
 8402868:	04406974 	movhi	r17,421
 840286c:	8c5b87c4 	addi	r17,r17,28191
 8402870:	003fed06 	br	8402828 <scalbn+0x160>
 8402874:	21000d84 	addi	r4,r4,54
 8402878:	2008953a 	slli	r4,r4,20
 840287c:	01e00434 	movhi	r7,32784
 8402880:	39ffffc4 	addi	r7,r7,-1
 8402884:	51ce703a 	and	r7,r10,r7
 8402888:	390eb03a 	or	r7,r7,r4
 840288c:	024f2434 	movhi	r9,15504
 8402890:	4009883a 	mov	r4,r8
 8402894:	0011883a 	mov	r8,zero
 8402898:	380b883a 	mov	r5,r7
 840289c:	400d883a 	mov	r6,r8
 84028a0:	480f883a 	mov	r7,r9
 84028a4:	003fad06 	br	840275c <scalbn+0x94>

084028a8 <copysign>:
 84028a8:	3813883a 	mov	r9,r7
 84028ac:	01e00034 	movhi	r7,32768
 84028b0:	39ffffc4 	addi	r7,r7,-1
 84028b4:	394e703a 	and	r7,r7,r5
 84028b8:	4aa0002c 	andhi	r10,r9,32768
 84028bc:	3a8eb03a 	or	r7,r7,r10
 84028c0:	2005883a 	mov	r2,r4
 84028c4:	3807883a 	mov	r3,r7
 84028c8:	f800283a 	ret

084028cc <__divsf3>:
 84028cc:	defff304 	addi	sp,sp,-52
 84028d0:	dc400b15 	stw	r17,44(sp)
 84028d4:	dc400204 	addi	r17,sp,8
 84028d8:	dc000a15 	stw	r16,40(sp)
 84028dc:	d9000015 	stw	r4,0(sp)
 84028e0:	d9400115 	stw	r5,4(sp)
 84028e4:	d809883a 	mov	r4,sp
 84028e8:	880b883a 	mov	r5,r17
 84028ec:	dc000604 	addi	r16,sp,24
 84028f0:	dfc00c15 	stw	ra,48(sp)
 84028f4:	8403ed40 	call	8403ed4 <__unpack_f>
 84028f8:	d9000104 	addi	r4,sp,4
 84028fc:	800b883a 	mov	r5,r16
 8402900:	8403ed40 	call	8403ed4 <__unpack_f>
 8402904:	d9000217 	ldw	r4,8(sp)
 8402908:	00800044 	movi	r2,1
 840290c:	01800104 	movi	r6,4
 8402910:	11000a2e 	bgeu	r2,r4,840293c <__divsf3+0x70>
 8402914:	d9400617 	ldw	r5,24(sp)
 8402918:	1140432e 	bgeu	r2,r5,8402a28 <__divsf3+0x15c>
 840291c:	d8800317 	ldw	r2,12(sp)
 8402920:	d8c00717 	ldw	r3,28(sp)
 8402924:	10c4f03a 	xor	r2,r2,r3
 8402928:	d8800315 	stw	r2,12(sp)
 840292c:	21800226 	beq	r4,r6,8402938 <__divsf3+0x6c>
 8402930:	00800084 	movi	r2,2
 8402934:	2080101e 	bne	r4,r2,8402978 <__divsf3+0xac>
 8402938:	29000726 	beq	r5,r4,8402958 <__divsf3+0x8c>
 840293c:	8809883a 	mov	r4,r17
 8402940:	8403d740 	call	8403d74 <__pack_f>
 8402944:	dfc00c17 	ldw	ra,48(sp)
 8402948:	dc400b17 	ldw	r17,44(sp)
 840294c:	dc000a17 	ldw	r16,40(sp)
 8402950:	dec00d04 	addi	sp,sp,52
 8402954:	f800283a 	ret
 8402958:	01021074 	movhi	r4,2113
 840295c:	21223d04 	addi	r4,r4,-30476
 8402960:	8403d740 	call	8403d74 <__pack_f>
 8402964:	dfc00c17 	ldw	ra,48(sp)
 8402968:	dc400b17 	ldw	r17,44(sp)
 840296c:	dc000a17 	ldw	r16,40(sp)
 8402970:	dec00d04 	addi	sp,sp,52
 8402974:	f800283a 	ret
 8402978:	29802d26 	beq	r5,r6,8402a30 <__divsf3+0x164>
 840297c:	28801a26 	beq	r5,r2,84029e8 <__divsf3+0x11c>
 8402980:	d8c00417 	ldw	r3,16(sp)
 8402984:	d8800817 	ldw	r2,32(sp)
 8402988:	d9000517 	ldw	r4,20(sp)
 840298c:	d9800917 	ldw	r6,36(sp)
 8402990:	1885c83a 	sub	r2,r3,r2
 8402994:	d8800415 	stw	r2,16(sp)
 8402998:	2180032e 	bgeu	r4,r6,84029a8 <__divsf3+0xdc>
 840299c:	10bfffc4 	addi	r2,r2,-1
 84029a0:	d8800415 	stw	r2,16(sp)
 84029a4:	2109883a 	add	r4,r4,r4
 84029a8:	01500034 	movhi	r5,16384
 84029ac:	0007883a 	mov	r3,zero
 84029b0:	0005883a 	mov	r2,zero
 84029b4:	01c007c4 	movi	r7,31
 84029b8:	10800044 	addi	r2,r2,1
 84029bc:	21800236 	bltu	r4,r6,84029c8 <__divsf3+0xfc>
 84029c0:	1946b03a 	or	r3,r3,r5
 84029c4:	2189c83a 	sub	r4,r4,r6
 84029c8:	280ad07a 	srli	r5,r5,1
 84029cc:	2109883a 	add	r4,r4,r4
 84029d0:	11fff91e 	bne	r2,r7,84029b8 <__divsf3+0xec>
 84029d4:	19401fcc 	andi	r5,r3,127
 84029d8:	00801004 	movi	r2,64
 84029dc:	28800a26 	beq	r5,r2,8402a08 <__divsf3+0x13c>
 84029e0:	d8c00515 	stw	r3,20(sp)
 84029e4:	003fd506 	br	840293c <__divsf3+0x70>
 84029e8:	8809883a 	mov	r4,r17
 84029ec:	d9800215 	stw	r6,8(sp)
 84029f0:	8403d740 	call	8403d74 <__pack_f>
 84029f4:	dfc00c17 	ldw	ra,48(sp)
 84029f8:	dc400b17 	ldw	r17,44(sp)
 84029fc:	dc000a17 	ldw	r16,40(sp)
 8402a00:	dec00d04 	addi	sp,sp,52
 8402a04:	f800283a 	ret
 8402a08:	1880200c 	andi	r2,r3,128
 8402a0c:	103ff41e 	bne	r2,zero,84029e0 <__divsf3+0x114>
 8402a10:	203ff326 	beq	r4,zero,84029e0 <__divsf3+0x114>
 8402a14:	1947883a 	add	r3,r3,r5
 8402a18:	00bfe004 	movi	r2,-128
 8402a1c:	1886703a 	and	r3,r3,r2
 8402a20:	d8c00515 	stw	r3,20(sp)
 8402a24:	003fc506 	br	840293c <__divsf3+0x70>
 8402a28:	8009883a 	mov	r4,r16
 8402a2c:	003fc406 	br	8402940 <__divsf3+0x74>
 8402a30:	8809883a 	mov	r4,r17
 8402a34:	d8000515 	stw	zero,20(sp)
 8402a38:	d8000415 	stw	zero,16(sp)
 8402a3c:	003fc006 	br	8402940 <__divsf3+0x74>

08402a40 <__lesf2>:
 8402a40:	defff304 	addi	sp,sp,-52
 8402a44:	dc400b15 	stw	r17,44(sp)
 8402a48:	dc400204 	addi	r17,sp,8
 8402a4c:	dc000a15 	stw	r16,40(sp)
 8402a50:	d9000015 	stw	r4,0(sp)
 8402a54:	d9400115 	stw	r5,4(sp)
 8402a58:	d809883a 	mov	r4,sp
 8402a5c:	880b883a 	mov	r5,r17
 8402a60:	dc000604 	addi	r16,sp,24
 8402a64:	dfc00c15 	stw	ra,48(sp)
 8402a68:	8403ed40 	call	8403ed4 <__unpack_f>
 8402a6c:	d9000104 	addi	r4,sp,4
 8402a70:	800b883a 	mov	r5,r16
 8402a74:	8403ed40 	call	8403ed4 <__unpack_f>
 8402a78:	d8800217 	ldw	r2,8(sp)
 8402a7c:	00c00044 	movi	r3,1
 8402a80:	180d883a 	mov	r6,r3
 8402a84:	1880062e 	bgeu	r3,r2,8402aa0 <__lesf2+0x60>
 8402a88:	d8800617 	ldw	r2,24(sp)
 8402a8c:	8809883a 	mov	r4,r17
 8402a90:	800b883a 	mov	r5,r16
 8402a94:	1880022e 	bgeu	r3,r2,8402aa0 <__lesf2+0x60>
 8402a98:	8403f9c0 	call	8403f9c <__fpcmp_parts_f>
 8402a9c:	100d883a 	mov	r6,r2
 8402aa0:	3005883a 	mov	r2,r6
 8402aa4:	dfc00c17 	ldw	ra,48(sp)
 8402aa8:	dc400b17 	ldw	r17,44(sp)
 8402aac:	dc000a17 	ldw	r16,40(sp)
 8402ab0:	dec00d04 	addi	sp,sp,52
 8402ab4:	f800283a 	ret

08402ab8 <__floatsisf>:
 8402ab8:	2006d7fa 	srli	r3,r4,31
 8402abc:	defffa04 	addi	sp,sp,-24
 8402ac0:	008000c4 	movi	r2,3
 8402ac4:	dfc00515 	stw	ra,20(sp)
 8402ac8:	dc000415 	stw	r16,16(sp)
 8402acc:	d8800015 	stw	r2,0(sp)
 8402ad0:	d8c00115 	stw	r3,4(sp)
 8402ad4:	2000081e 	bne	r4,zero,8402af8 <__floatsisf+0x40>
 8402ad8:	00800084 	movi	r2,2
 8402adc:	d8800015 	stw	r2,0(sp)
 8402ae0:	d809883a 	mov	r4,sp
 8402ae4:	8403d740 	call	8403d74 <__pack_f>
 8402ae8:	dfc00517 	ldw	ra,20(sp)
 8402aec:	dc000417 	ldw	r16,16(sp)
 8402af0:	dec00604 	addi	sp,sp,24
 8402af4:	f800283a 	ret
 8402af8:	00800784 	movi	r2,30
 8402afc:	1807003a 	cmpeq	r3,r3,zero
 8402b00:	d8800215 	stw	r2,8(sp)
 8402b04:	18000e1e 	bne	r3,zero,8402b40 <__floatsisf+0x88>
 8402b08:	00a00034 	movhi	r2,32768
 8402b0c:	20800e26 	beq	r4,r2,8402b48 <__floatsisf+0x90>
 8402b10:	0121c83a 	sub	r16,zero,r4
 8402b14:	8009883a 	mov	r4,r16
 8402b18:	dc000315 	stw	r16,12(sp)
 8402b1c:	8403cf40 	call	8403cf4 <__clzsi2>
 8402b20:	117fffc4 	addi	r5,r2,-1
 8402b24:	017fee0e 	bge	zero,r5,8402ae0 <__floatsisf+0x28>
 8402b28:	d8800217 	ldw	r2,8(sp)
 8402b2c:	8146983a 	sll	r3,r16,r5
 8402b30:	1145c83a 	sub	r2,r2,r5
 8402b34:	d8c00315 	stw	r3,12(sp)
 8402b38:	d8800215 	stw	r2,8(sp)
 8402b3c:	003fe806 	br	8402ae0 <__floatsisf+0x28>
 8402b40:	2021883a 	mov	r16,r4
 8402b44:	003ff306 	br	8402b14 <__floatsisf+0x5c>
 8402b48:	00b3c034 	movhi	r2,52992
 8402b4c:	003fe606 	br	8402ae8 <__floatsisf+0x30>

08402b50 <__extendsfdf2>:
 8402b50:	defff904 	addi	sp,sp,-28
 8402b54:	d9000115 	stw	r4,4(sp)
 8402b58:	d9400204 	addi	r5,sp,8
 8402b5c:	d9000104 	addi	r4,sp,4
 8402b60:	dfc00615 	stw	ra,24(sp)
 8402b64:	8403ed40 	call	8403ed4 <__unpack_f>
 8402b68:	d9c00517 	ldw	r7,20(sp)
 8402b6c:	0011883a 	mov	r8,zero
 8402b70:	400697ba 	slli	r3,r8,30
 8402b74:	3812d0ba 	srli	r9,r7,2
 8402b78:	380497ba 	slli	r2,r7,30
 8402b7c:	d9000217 	ldw	r4,8(sp)
 8402b80:	d9400317 	ldw	r5,12(sp)
 8402b84:	d9800417 	ldw	r6,16(sp)
 8402b88:	48c6b03a 	or	r3,r9,r3
 8402b8c:	100f883a 	mov	r7,r2
 8402b90:	d8c00015 	stw	r3,0(sp)
 8402b94:	8403a640 	call	8403a64 <__make_dp>
 8402b98:	dfc00617 	ldw	ra,24(sp)
 8402b9c:	dec00704 	addi	sp,sp,28
 8402ba0:	f800283a 	ret

08402ba4 <_fpadd_parts>:
 8402ba4:	defff804 	addi	sp,sp,-32
 8402ba8:	dcc00315 	stw	r19,12(sp)
 8402bac:	2027883a 	mov	r19,r4
 8402bb0:	21000017 	ldw	r4,0(r4)
 8402bb4:	00c00044 	movi	r3,1
 8402bb8:	dd400515 	stw	r21,20(sp)
 8402bbc:	dd000415 	stw	r20,16(sp)
 8402bc0:	ddc00715 	stw	r23,28(sp)
 8402bc4:	dd800615 	stw	r22,24(sp)
 8402bc8:	dc800215 	stw	r18,8(sp)
 8402bcc:	dc400115 	stw	r17,4(sp)
 8402bd0:	dc000015 	stw	r16,0(sp)
 8402bd4:	282b883a 	mov	r21,r5
 8402bd8:	3029883a 	mov	r20,r6
 8402bdc:	1900632e 	bgeu	r3,r4,8402d6c <_fpadd_parts+0x1c8>
 8402be0:	28800017 	ldw	r2,0(r5)
 8402be4:	1880812e 	bgeu	r3,r2,8402dec <_fpadd_parts+0x248>
 8402be8:	00c00104 	movi	r3,4
 8402bec:	20c0dc26 	beq	r4,r3,8402f60 <_fpadd_parts+0x3bc>
 8402bf0:	10c07e26 	beq	r2,r3,8402dec <_fpadd_parts+0x248>
 8402bf4:	00c00084 	movi	r3,2
 8402bf8:	10c06726 	beq	r2,r3,8402d98 <_fpadd_parts+0x1f4>
 8402bfc:	20c07b26 	beq	r4,r3,8402dec <_fpadd_parts+0x248>
 8402c00:	9dc00217 	ldw	r23,8(r19)
 8402c04:	28c00217 	ldw	r3,8(r5)
 8402c08:	9c400317 	ldw	r17,12(r19)
 8402c0c:	2bc00317 	ldw	r15,12(r5)
 8402c10:	b8cdc83a 	sub	r6,r23,r3
 8402c14:	9c800417 	ldw	r18,16(r19)
 8402c18:	2c000417 	ldw	r16,16(r5)
 8402c1c:	3009883a 	mov	r4,r6
 8402c20:	30009716 	blt	r6,zero,8402e80 <_fpadd_parts+0x2dc>
 8402c24:	00800fc4 	movi	r2,63
 8402c28:	11806b16 	blt	r2,r6,8402dd8 <_fpadd_parts+0x234>
 8402c2c:	0100a40e 	bge	zero,r4,8402ec0 <_fpadd_parts+0x31c>
 8402c30:	35bff804 	addi	r22,r6,-32
 8402c34:	b000bc16 	blt	r22,zero,8402f28 <_fpadd_parts+0x384>
 8402c38:	8596d83a 	srl	r11,r16,r22
 8402c3c:	0019883a 	mov	r12,zero
 8402c40:	0013883a 	mov	r9,zero
 8402c44:	01000044 	movi	r4,1
 8402c48:	0015883a 	mov	r10,zero
 8402c4c:	b000be16 	blt	r22,zero,8402f48 <_fpadd_parts+0x3a4>
 8402c50:	2590983a 	sll	r8,r4,r22
 8402c54:	000f883a 	mov	r7,zero
 8402c58:	00bfffc4 	movi	r2,-1
 8402c5c:	3889883a 	add	r4,r7,r2
 8402c60:	408b883a 	add	r5,r8,r2
 8402c64:	21cd803a 	cmpltu	r6,r4,r7
 8402c68:	314b883a 	add	r5,r6,r5
 8402c6c:	7904703a 	and	r2,r15,r4
 8402c70:	8146703a 	and	r3,r16,r5
 8402c74:	10c4b03a 	or	r2,r2,r3
 8402c78:	10000226 	beq	r2,zero,8402c84 <_fpadd_parts+0xe0>
 8402c7c:	02400044 	movi	r9,1
 8402c80:	0015883a 	mov	r10,zero
 8402c84:	5a5eb03a 	or	r15,r11,r9
 8402c88:	62a0b03a 	or	r16,r12,r10
 8402c8c:	99400117 	ldw	r5,4(r19)
 8402c90:	a8800117 	ldw	r2,4(r21)
 8402c94:	28806e26 	beq	r5,r2,8402e50 <_fpadd_parts+0x2ac>
 8402c98:	28006626 	beq	r5,zero,8402e34 <_fpadd_parts+0x290>
 8402c9c:	7c45c83a 	sub	r2,r15,r17
 8402ca0:	7889803a 	cmpltu	r4,r15,r2
 8402ca4:	8487c83a 	sub	r3,r16,r18
 8402ca8:	1909c83a 	sub	r4,r3,r4
 8402cac:	100d883a 	mov	r6,r2
 8402cb0:	200f883a 	mov	r7,r4
 8402cb4:	38007716 	blt	r7,zero,8402e94 <_fpadd_parts+0x2f0>
 8402cb8:	a5c00215 	stw	r23,8(r20)
 8402cbc:	a1c00415 	stw	r7,16(r20)
 8402cc0:	a0000115 	stw	zero,4(r20)
 8402cc4:	a1800315 	stw	r6,12(r20)
 8402cc8:	a2000317 	ldw	r8,12(r20)
 8402ccc:	a2400417 	ldw	r9,16(r20)
 8402cd0:	00bfffc4 	movi	r2,-1
 8402cd4:	408b883a 	add	r5,r8,r2
 8402cd8:	2a09803a 	cmpltu	r4,r5,r8
 8402cdc:	488d883a 	add	r6,r9,r2
 8402ce0:	01c40034 	movhi	r7,4096
 8402ce4:	39ffffc4 	addi	r7,r7,-1
 8402ce8:	218d883a 	add	r6,r4,r6
 8402cec:	39801736 	bltu	r7,r6,8402d4c <_fpadd_parts+0x1a8>
 8402cf0:	31c06526 	beq	r6,r7,8402e88 <_fpadd_parts+0x2e4>
 8402cf4:	a3000217 	ldw	r12,8(r20)
 8402cf8:	4209883a 	add	r4,r8,r8
 8402cfc:	00bfffc4 	movi	r2,-1
 8402d00:	220f803a 	cmpltu	r7,r4,r8
 8402d04:	4a4b883a 	add	r5,r9,r9
 8402d08:	394f883a 	add	r7,r7,r5
 8402d0c:	2095883a 	add	r10,r4,r2
 8402d10:	3897883a 	add	r11,r7,r2
 8402d14:	510d803a 	cmpltu	r6,r10,r4
 8402d18:	6099883a 	add	r12,r12,r2
 8402d1c:	32d7883a 	add	r11,r6,r11
 8402d20:	00840034 	movhi	r2,4096
 8402d24:	10bfffc4 	addi	r2,r2,-1
 8402d28:	2011883a 	mov	r8,r4
 8402d2c:	3813883a 	mov	r9,r7
 8402d30:	a1000315 	stw	r4,12(r20)
 8402d34:	a1c00415 	stw	r7,16(r20)
 8402d38:	a3000215 	stw	r12,8(r20)
 8402d3c:	12c00336 	bltu	r2,r11,8402d4c <_fpadd_parts+0x1a8>
 8402d40:	58bfed1e 	bne	r11,r2,8402cf8 <_fpadd_parts+0x154>
 8402d44:	00bfff84 	movi	r2,-2
 8402d48:	12bfeb2e 	bgeu	r2,r10,8402cf8 <_fpadd_parts+0x154>
 8402d4c:	a2800417 	ldw	r10,16(r20)
 8402d50:	008000c4 	movi	r2,3
 8402d54:	00c80034 	movhi	r3,8192
 8402d58:	18ffffc4 	addi	r3,r3,-1
 8402d5c:	a2400317 	ldw	r9,12(r20)
 8402d60:	a0800015 	stw	r2,0(r20)
 8402d64:	1a802336 	bltu	r3,r10,8402df4 <_fpadd_parts+0x250>
 8402d68:	a027883a 	mov	r19,r20
 8402d6c:	9805883a 	mov	r2,r19
 8402d70:	ddc00717 	ldw	r23,28(sp)
 8402d74:	dd800617 	ldw	r22,24(sp)
 8402d78:	dd400517 	ldw	r21,20(sp)
 8402d7c:	dd000417 	ldw	r20,16(sp)
 8402d80:	dcc00317 	ldw	r19,12(sp)
 8402d84:	dc800217 	ldw	r18,8(sp)
 8402d88:	dc400117 	ldw	r17,4(sp)
 8402d8c:	dc000017 	ldw	r16,0(sp)
 8402d90:	dec00804 	addi	sp,sp,32
 8402d94:	f800283a 	ret
 8402d98:	20fff41e 	bne	r4,r3,8402d6c <_fpadd_parts+0x1c8>
 8402d9c:	31000015 	stw	r4,0(r6)
 8402da0:	98800117 	ldw	r2,4(r19)
 8402da4:	30800115 	stw	r2,4(r6)
 8402da8:	98c00217 	ldw	r3,8(r19)
 8402dac:	30c00215 	stw	r3,8(r6)
 8402db0:	98800317 	ldw	r2,12(r19)
 8402db4:	30800315 	stw	r2,12(r6)
 8402db8:	98c00417 	ldw	r3,16(r19)
 8402dbc:	30c00415 	stw	r3,16(r6)
 8402dc0:	98800117 	ldw	r2,4(r19)
 8402dc4:	28c00117 	ldw	r3,4(r5)
 8402dc8:	3027883a 	mov	r19,r6
 8402dcc:	10c4703a 	and	r2,r2,r3
 8402dd0:	30800115 	stw	r2,4(r6)
 8402dd4:	003fe506 	br	8402d6c <_fpadd_parts+0x1c8>
 8402dd8:	1dc02616 	blt	r3,r23,8402e74 <_fpadd_parts+0x2d0>
 8402ddc:	0023883a 	mov	r17,zero
 8402de0:	182f883a 	mov	r23,r3
 8402de4:	0025883a 	mov	r18,zero
 8402de8:	003fa806 	br	8402c8c <_fpadd_parts+0xe8>
 8402dec:	a827883a 	mov	r19,r21
 8402df0:	003fde06 	br	8402d6c <_fpadd_parts+0x1c8>
 8402df4:	01800044 	movi	r6,1
 8402df8:	500497fa 	slli	r2,r10,31
 8402dfc:	4808d07a 	srli	r4,r9,1
 8402e00:	518ad83a 	srl	r5,r10,r6
 8402e04:	a2000217 	ldw	r8,8(r20)
 8402e08:	1108b03a 	or	r4,r2,r4
 8402e0c:	0007883a 	mov	r3,zero
 8402e10:	4984703a 	and	r2,r9,r6
 8402e14:	208cb03a 	or	r6,r4,r2
 8402e18:	28ceb03a 	or	r7,r5,r3
 8402e1c:	42000044 	addi	r8,r8,1
 8402e20:	a027883a 	mov	r19,r20
 8402e24:	a1c00415 	stw	r7,16(r20)
 8402e28:	a2000215 	stw	r8,8(r20)
 8402e2c:	a1800315 	stw	r6,12(r20)
 8402e30:	003fce06 	br	8402d6c <_fpadd_parts+0x1c8>
 8402e34:	8bc5c83a 	sub	r2,r17,r15
 8402e38:	8889803a 	cmpltu	r4,r17,r2
 8402e3c:	9407c83a 	sub	r3,r18,r16
 8402e40:	1909c83a 	sub	r4,r3,r4
 8402e44:	100d883a 	mov	r6,r2
 8402e48:	200f883a 	mov	r7,r4
 8402e4c:	003f9906 	br	8402cb4 <_fpadd_parts+0x110>
 8402e50:	7c45883a 	add	r2,r15,r17
 8402e54:	13c9803a 	cmpltu	r4,r2,r15
 8402e58:	8487883a 	add	r3,r16,r18
 8402e5c:	20c9883a 	add	r4,r4,r3
 8402e60:	a1400115 	stw	r5,4(r20)
 8402e64:	a5c00215 	stw	r23,8(r20)
 8402e68:	a0800315 	stw	r2,12(r20)
 8402e6c:	a1000415 	stw	r4,16(r20)
 8402e70:	003fb606 	br	8402d4c <_fpadd_parts+0x1a8>
 8402e74:	001f883a 	mov	r15,zero
 8402e78:	0021883a 	mov	r16,zero
 8402e7c:	003f8306 	br	8402c8c <_fpadd_parts+0xe8>
 8402e80:	018dc83a 	sub	r6,zero,r6
 8402e84:	003f6706 	br	8402c24 <_fpadd_parts+0x80>
 8402e88:	00bfff84 	movi	r2,-2
 8402e8c:	117faf36 	bltu	r2,r5,8402d4c <_fpadd_parts+0x1a8>
 8402e90:	003f9806 	br	8402cf4 <_fpadd_parts+0x150>
 8402e94:	0005883a 	mov	r2,zero
 8402e98:	1189c83a 	sub	r4,r2,r6
 8402e9c:	1105803a 	cmpltu	r2,r2,r4
 8402ea0:	01cbc83a 	sub	r5,zero,r7
 8402ea4:	2885c83a 	sub	r2,r5,r2
 8402ea8:	01800044 	movi	r6,1
 8402eac:	a1800115 	stw	r6,4(r20)
 8402eb0:	a5c00215 	stw	r23,8(r20)
 8402eb4:	a1000315 	stw	r4,12(r20)
 8402eb8:	a0800415 	stw	r2,16(r20)
 8402ebc:	003f8206 	br	8402cc8 <_fpadd_parts+0x124>
 8402ec0:	203f7226 	beq	r4,zero,8402c8c <_fpadd_parts+0xe8>
 8402ec4:	35bff804 	addi	r22,r6,-32
 8402ec8:	b9af883a 	add	r23,r23,r6
 8402ecc:	b0003116 	blt	r22,zero,8402f94 <_fpadd_parts+0x3f0>
 8402ed0:	959ad83a 	srl	r13,r18,r22
 8402ed4:	001d883a 	mov	r14,zero
 8402ed8:	000f883a 	mov	r7,zero
 8402edc:	01000044 	movi	r4,1
 8402ee0:	0011883a 	mov	r8,zero
 8402ee4:	b0002516 	blt	r22,zero,8402f7c <_fpadd_parts+0x3d8>
 8402ee8:	2594983a 	sll	r10,r4,r22
 8402eec:	0013883a 	mov	r9,zero
 8402ef0:	00bfffc4 	movi	r2,-1
 8402ef4:	4889883a 	add	r4,r9,r2
 8402ef8:	508b883a 	add	r5,r10,r2
 8402efc:	224d803a 	cmpltu	r6,r4,r9
 8402f00:	314b883a 	add	r5,r6,r5
 8402f04:	8904703a 	and	r2,r17,r4
 8402f08:	9146703a 	and	r3,r18,r5
 8402f0c:	10c4b03a 	or	r2,r2,r3
 8402f10:	10000226 	beq	r2,zero,8402f1c <_fpadd_parts+0x378>
 8402f14:	01c00044 	movi	r7,1
 8402f18:	0011883a 	mov	r8,zero
 8402f1c:	69e2b03a 	or	r17,r13,r7
 8402f20:	7224b03a 	or	r18,r14,r8
 8402f24:	003f5906 	br	8402c8c <_fpadd_parts+0xe8>
 8402f28:	8407883a 	add	r3,r16,r16
 8402f2c:	008007c4 	movi	r2,31
 8402f30:	1185c83a 	sub	r2,r2,r6
 8402f34:	1886983a 	sll	r3,r3,r2
 8402f38:	7996d83a 	srl	r11,r15,r6
 8402f3c:	8198d83a 	srl	r12,r16,r6
 8402f40:	1ad6b03a 	or	r11,r3,r11
 8402f44:	003f3e06 	br	8402c40 <_fpadd_parts+0x9c>
 8402f48:	2006d07a 	srli	r3,r4,1
 8402f4c:	008007c4 	movi	r2,31
 8402f50:	1185c83a 	sub	r2,r2,r6
 8402f54:	1890d83a 	srl	r8,r3,r2
 8402f58:	218e983a 	sll	r7,r4,r6
 8402f5c:	003f3e06 	br	8402c58 <_fpadd_parts+0xb4>
 8402f60:	113f821e 	bne	r2,r4,8402d6c <_fpadd_parts+0x1c8>
 8402f64:	28c00117 	ldw	r3,4(r5)
 8402f68:	98800117 	ldw	r2,4(r19)
 8402f6c:	10ff7f26 	beq	r2,r3,8402d6c <_fpadd_parts+0x1c8>
 8402f70:	04c21074 	movhi	r19,2113
 8402f74:	9ce24104 	addi	r19,r19,-30460
 8402f78:	003f7c06 	br	8402d6c <_fpadd_parts+0x1c8>
 8402f7c:	2006d07a 	srli	r3,r4,1
 8402f80:	008007c4 	movi	r2,31
 8402f84:	1185c83a 	sub	r2,r2,r6
 8402f88:	1894d83a 	srl	r10,r3,r2
 8402f8c:	2192983a 	sll	r9,r4,r6
 8402f90:	003fd706 	br	8402ef0 <_fpadd_parts+0x34c>
 8402f94:	9487883a 	add	r3,r18,r18
 8402f98:	008007c4 	movi	r2,31
 8402f9c:	1185c83a 	sub	r2,r2,r6
 8402fa0:	1886983a 	sll	r3,r3,r2
 8402fa4:	899ad83a 	srl	r13,r17,r6
 8402fa8:	919cd83a 	srl	r14,r18,r6
 8402fac:	1b5ab03a 	or	r13,r3,r13
 8402fb0:	003fc906 	br	8402ed8 <_fpadd_parts+0x334>

08402fb4 <__subdf3>:
 8402fb4:	deffea04 	addi	sp,sp,-88
 8402fb8:	dcc01415 	stw	r19,80(sp)
 8402fbc:	dcc00404 	addi	r19,sp,16
 8402fc0:	2011883a 	mov	r8,r4
 8402fc4:	2813883a 	mov	r9,r5
 8402fc8:	dc401315 	stw	r17,76(sp)
 8402fcc:	d809883a 	mov	r4,sp
 8402fd0:	980b883a 	mov	r5,r19
 8402fd4:	dc400904 	addi	r17,sp,36
 8402fd8:	dfc01515 	stw	ra,84(sp)
 8402fdc:	da400115 	stw	r9,4(sp)
 8402fe0:	d9c00315 	stw	r7,12(sp)
 8402fe4:	da000015 	stw	r8,0(sp)
 8402fe8:	d9800215 	stw	r6,8(sp)
 8402fec:	84043840 	call	8404384 <__unpack_d>
 8402ff0:	d9000204 	addi	r4,sp,8
 8402ff4:	880b883a 	mov	r5,r17
 8402ff8:	84043840 	call	8404384 <__unpack_d>
 8402ffc:	d8800a17 	ldw	r2,40(sp)
 8403000:	880b883a 	mov	r5,r17
 8403004:	9809883a 	mov	r4,r19
 8403008:	d9800e04 	addi	r6,sp,56
 840300c:	1080005c 	xori	r2,r2,1
 8403010:	d8800a15 	stw	r2,40(sp)
 8403014:	8402ba40 	call	8402ba4 <_fpadd_parts>
 8403018:	1009883a 	mov	r4,r2
 840301c:	84040700 	call	8404070 <__pack_d>
 8403020:	dfc01517 	ldw	ra,84(sp)
 8403024:	dcc01417 	ldw	r19,80(sp)
 8403028:	dc401317 	ldw	r17,76(sp)
 840302c:	dec01604 	addi	sp,sp,88
 8403030:	f800283a 	ret

08403034 <__adddf3>:
 8403034:	deffea04 	addi	sp,sp,-88
 8403038:	dcc01415 	stw	r19,80(sp)
 840303c:	dcc00404 	addi	r19,sp,16
 8403040:	2011883a 	mov	r8,r4
 8403044:	2813883a 	mov	r9,r5
 8403048:	dc401315 	stw	r17,76(sp)
 840304c:	d809883a 	mov	r4,sp
 8403050:	980b883a 	mov	r5,r19
 8403054:	dc400904 	addi	r17,sp,36
 8403058:	dfc01515 	stw	ra,84(sp)
 840305c:	da400115 	stw	r9,4(sp)
 8403060:	d9c00315 	stw	r7,12(sp)
 8403064:	da000015 	stw	r8,0(sp)
 8403068:	d9800215 	stw	r6,8(sp)
 840306c:	84043840 	call	8404384 <__unpack_d>
 8403070:	d9000204 	addi	r4,sp,8
 8403074:	880b883a 	mov	r5,r17
 8403078:	84043840 	call	8404384 <__unpack_d>
 840307c:	d9800e04 	addi	r6,sp,56
 8403080:	9809883a 	mov	r4,r19
 8403084:	880b883a 	mov	r5,r17
 8403088:	8402ba40 	call	8402ba4 <_fpadd_parts>
 840308c:	1009883a 	mov	r4,r2
 8403090:	84040700 	call	8404070 <__pack_d>
 8403094:	dfc01517 	ldw	ra,84(sp)
 8403098:	dcc01417 	ldw	r19,80(sp)
 840309c:	dc401317 	ldw	r17,76(sp)
 84030a0:	dec01604 	addi	sp,sp,88
 84030a4:	f800283a 	ret

084030a8 <__muldf3>:
 84030a8:	deffe004 	addi	sp,sp,-128
 84030ac:	dc401815 	stw	r17,96(sp)
 84030b0:	dc400404 	addi	r17,sp,16
 84030b4:	2011883a 	mov	r8,r4
 84030b8:	2813883a 	mov	r9,r5
 84030bc:	dc001715 	stw	r16,92(sp)
 84030c0:	d809883a 	mov	r4,sp
 84030c4:	880b883a 	mov	r5,r17
 84030c8:	dc000904 	addi	r16,sp,36
 84030cc:	dfc01f15 	stw	ra,124(sp)
 84030d0:	da400115 	stw	r9,4(sp)
 84030d4:	d9c00315 	stw	r7,12(sp)
 84030d8:	da000015 	stw	r8,0(sp)
 84030dc:	d9800215 	stw	r6,8(sp)
 84030e0:	ddc01e15 	stw	r23,120(sp)
 84030e4:	dd801d15 	stw	r22,116(sp)
 84030e8:	dd401c15 	stw	r21,112(sp)
 84030ec:	dd001b15 	stw	r20,108(sp)
 84030f0:	dcc01a15 	stw	r19,104(sp)
 84030f4:	dc801915 	stw	r18,100(sp)
 84030f8:	84043840 	call	8404384 <__unpack_d>
 84030fc:	d9000204 	addi	r4,sp,8
 8403100:	800b883a 	mov	r5,r16
 8403104:	84043840 	call	8404384 <__unpack_d>
 8403108:	d9000417 	ldw	r4,16(sp)
 840310c:	00800044 	movi	r2,1
 8403110:	1100102e 	bgeu	r2,r4,8403154 <__muldf3+0xac>
 8403114:	d8c00917 	ldw	r3,36(sp)
 8403118:	10c0062e 	bgeu	r2,r3,8403134 <__muldf3+0x8c>
 840311c:	00800104 	movi	r2,4
 8403120:	20800a26 	beq	r4,r2,840314c <__muldf3+0xa4>
 8403124:	1880cc26 	beq	r3,r2,8403458 <__muldf3+0x3b0>
 8403128:	00800084 	movi	r2,2
 840312c:	20800926 	beq	r4,r2,8403154 <__muldf3+0xac>
 8403130:	1880191e 	bne	r3,r2,8403198 <__muldf3+0xf0>
 8403134:	d8c00a17 	ldw	r3,40(sp)
 8403138:	d8800517 	ldw	r2,20(sp)
 840313c:	8009883a 	mov	r4,r16
 8403140:	10c4c03a 	cmpne	r2,r2,r3
 8403144:	d8800a15 	stw	r2,40(sp)
 8403148:	00000706 	br	8403168 <__muldf3+0xc0>
 840314c:	00800084 	movi	r2,2
 8403150:	1880c326 	beq	r3,r2,8403460 <__muldf3+0x3b8>
 8403154:	d8800517 	ldw	r2,20(sp)
 8403158:	d8c00a17 	ldw	r3,40(sp)
 840315c:	8809883a 	mov	r4,r17
 8403160:	10c4c03a 	cmpne	r2,r2,r3
 8403164:	d8800515 	stw	r2,20(sp)
 8403168:	84040700 	call	8404070 <__pack_d>
 840316c:	dfc01f17 	ldw	ra,124(sp)
 8403170:	ddc01e17 	ldw	r23,120(sp)
 8403174:	dd801d17 	ldw	r22,116(sp)
 8403178:	dd401c17 	ldw	r21,112(sp)
 840317c:	dd001b17 	ldw	r20,108(sp)
 8403180:	dcc01a17 	ldw	r19,104(sp)
 8403184:	dc801917 	ldw	r18,100(sp)
 8403188:	dc401817 	ldw	r17,96(sp)
 840318c:	dc001717 	ldw	r16,92(sp)
 8403190:	dec02004 	addi	sp,sp,128
 8403194:	f800283a 	ret
 8403198:	dd800717 	ldw	r22,28(sp)
 840319c:	dc800c17 	ldw	r18,48(sp)
 84031a0:	002b883a 	mov	r21,zero
 84031a4:	0023883a 	mov	r17,zero
 84031a8:	a80b883a 	mov	r5,r21
 84031ac:	b00d883a 	mov	r6,r22
 84031b0:	880f883a 	mov	r7,r17
 84031b4:	ddc00817 	ldw	r23,32(sp)
 84031b8:	dcc00d17 	ldw	r19,52(sp)
 84031bc:	9009883a 	mov	r4,r18
 84031c0:	8403c5c0 	call	8403c5c <__muldi3>
 84031c4:	001b883a 	mov	r13,zero
 84031c8:	680f883a 	mov	r7,r13
 84031cc:	b009883a 	mov	r4,r22
 84031d0:	000b883a 	mov	r5,zero
 84031d4:	980d883a 	mov	r6,r19
 84031d8:	b82d883a 	mov	r22,r23
 84031dc:	002f883a 	mov	r23,zero
 84031e0:	db401615 	stw	r13,88(sp)
 84031e4:	d8801315 	stw	r2,76(sp)
 84031e8:	d8c01415 	stw	r3,80(sp)
 84031ec:	dcc01515 	stw	r19,84(sp)
 84031f0:	8403c5c0 	call	8403c5c <__muldi3>
 84031f4:	b00d883a 	mov	r6,r22
 84031f8:	000b883a 	mov	r5,zero
 84031fc:	9009883a 	mov	r4,r18
 8403200:	b80f883a 	mov	r7,r23
 8403204:	1021883a 	mov	r16,r2
 8403208:	1823883a 	mov	r17,r3
 840320c:	8403c5c0 	call	8403c5c <__muldi3>
 8403210:	8085883a 	add	r2,r16,r2
 8403214:	140d803a 	cmpltu	r6,r2,r16
 8403218:	88c7883a 	add	r3,r17,r3
 840321c:	30cd883a 	add	r6,r6,r3
 8403220:	1029883a 	mov	r20,r2
 8403224:	302b883a 	mov	r21,r6
 8403228:	da801317 	ldw	r10,76(sp)
 840322c:	dac01417 	ldw	r11,80(sp)
 8403230:	db001517 	ldw	r12,84(sp)
 8403234:	db401617 	ldw	r13,88(sp)
 8403238:	3440612e 	bgeu	r6,r17,84033c0 <__muldf3+0x318>
 840323c:	0009883a 	mov	r4,zero
 8403240:	5105883a 	add	r2,r10,r4
 8403244:	128d803a 	cmpltu	r6,r2,r10
 8403248:	5d07883a 	add	r3,r11,r20
 840324c:	30cd883a 	add	r6,r6,r3
 8403250:	0021883a 	mov	r16,zero
 8403254:	04400044 	movi	r17,1
 8403258:	1025883a 	mov	r18,r2
 840325c:	3027883a 	mov	r19,r6
 8403260:	32c06236 	bltu	r6,r11,84033ec <__muldf3+0x344>
 8403264:	59807a26 	beq	r11,r6,8403450 <__muldf3+0x3a8>
 8403268:	680b883a 	mov	r5,r13
 840326c:	b80f883a 	mov	r7,r23
 8403270:	6009883a 	mov	r4,r12
 8403274:	b00d883a 	mov	r6,r22
 8403278:	8403c5c0 	call	8403c5c <__muldi3>
 840327c:	1009883a 	mov	r4,r2
 8403280:	000f883a 	mov	r7,zero
 8403284:	1545883a 	add	r2,r2,r21
 8403288:	1111803a 	cmpltu	r8,r2,r4
 840328c:	19c7883a 	add	r3,r3,r7
 8403290:	40c7883a 	add	r3,r8,r3
 8403294:	88cb883a 	add	r5,r17,r3
 8403298:	d8c00617 	ldw	r3,24(sp)
 840329c:	8089883a 	add	r4,r16,r2
 84032a0:	d8800b17 	ldw	r2,44(sp)
 84032a4:	18c00104 	addi	r3,r3,4
 84032a8:	240d803a 	cmpltu	r6,r4,r16
 84032ac:	10c7883a 	add	r3,r2,r3
 84032b0:	2013883a 	mov	r9,r4
 84032b4:	d8800a17 	ldw	r2,40(sp)
 84032b8:	d9000517 	ldw	r4,20(sp)
 84032bc:	314d883a 	add	r6,r6,r5
 84032c0:	3015883a 	mov	r10,r6
 84032c4:	2088c03a 	cmpne	r4,r4,r2
 84032c8:	00880034 	movhi	r2,8192
 84032cc:	10bfffc4 	addi	r2,r2,-1
 84032d0:	d9000f15 	stw	r4,60(sp)
 84032d4:	d8c01015 	stw	r3,64(sp)
 84032d8:	1180162e 	bgeu	r2,r6,8403334 <__muldf3+0x28c>
 84032dc:	1811883a 	mov	r8,r3
 84032e0:	101f883a 	mov	r15,r2
 84032e4:	980497fa 	slli	r2,r19,31
 84032e8:	9016d07a 	srli	r11,r18,1
 84032ec:	500697fa 	slli	r3,r10,31
 84032f0:	480cd07a 	srli	r6,r9,1
 84032f4:	500ed07a 	srli	r7,r10,1
 84032f8:	12d6b03a 	or	r11,r2,r11
 84032fc:	00800044 	movi	r2,1
 8403300:	198cb03a 	or	r6,r3,r6
 8403304:	4888703a 	and	r4,r9,r2
 8403308:	9818d07a 	srli	r12,r19,1
 840330c:	001b883a 	mov	r13,zero
 8403310:	03a00034 	movhi	r14,32768
 8403314:	3013883a 	mov	r9,r6
 8403318:	3815883a 	mov	r10,r7
 840331c:	4091883a 	add	r8,r8,r2
 8403320:	20000226 	beq	r4,zero,840332c <__muldf3+0x284>
 8403324:	5b64b03a 	or	r18,r11,r13
 8403328:	63a6b03a 	or	r19,r12,r14
 840332c:	7abfed36 	bltu	r15,r10,84032e4 <__muldf3+0x23c>
 8403330:	da001015 	stw	r8,64(sp)
 8403334:	00840034 	movhi	r2,4096
 8403338:	10bfffc4 	addi	r2,r2,-1
 840333c:	12801436 	bltu	r2,r10,8403390 <__muldf3+0x2e8>
 8403340:	da001017 	ldw	r8,64(sp)
 8403344:	101f883a 	mov	r15,r2
 8403348:	4a45883a 	add	r2,r9,r9
 840334c:	124d803a 	cmpltu	r6,r2,r9
 8403350:	5287883a 	add	r3,r10,r10
 8403354:	9497883a 	add	r11,r18,r18
 8403358:	5c8f803a 	cmpltu	r7,r11,r18
 840335c:	9cd9883a 	add	r12,r19,r19
 8403360:	01000044 	movi	r4,1
 8403364:	30cd883a 	add	r6,r6,r3
 8403368:	3b0f883a 	add	r7,r7,r12
 840336c:	423fffc4 	addi	r8,r8,-1
 8403370:	1013883a 	mov	r9,r2
 8403374:	3015883a 	mov	r10,r6
 8403378:	111ab03a 	or	r13,r2,r4
 840337c:	98003016 	blt	r19,zero,8403440 <__muldf3+0x398>
 8403380:	5825883a 	mov	r18,r11
 8403384:	3827883a 	mov	r19,r7
 8403388:	7abfef2e 	bgeu	r15,r10,8403348 <__muldf3+0x2a0>
 840338c:	da001015 	stw	r8,64(sp)
 8403390:	00803fc4 	movi	r2,255
 8403394:	488e703a 	and	r7,r9,r2
 8403398:	00802004 	movi	r2,128
 840339c:	0007883a 	mov	r3,zero
 84033a0:	0011883a 	mov	r8,zero
 84033a4:	38801826 	beq	r7,r2,8403408 <__muldf3+0x360>
 84033a8:	008000c4 	movi	r2,3
 84033ac:	d9000e04 	addi	r4,sp,56
 84033b0:	da801215 	stw	r10,72(sp)
 84033b4:	d8800e15 	stw	r2,56(sp)
 84033b8:	da401115 	stw	r9,68(sp)
 84033bc:	003f6a06 	br	8403168 <__muldf3+0xc0>
 84033c0:	89802126 	beq	r17,r6,8403448 <__muldf3+0x3a0>
 84033c4:	0009883a 	mov	r4,zero
 84033c8:	5105883a 	add	r2,r10,r4
 84033cc:	128d803a 	cmpltu	r6,r2,r10
 84033d0:	5d07883a 	add	r3,r11,r20
 84033d4:	30cd883a 	add	r6,r6,r3
 84033d8:	0021883a 	mov	r16,zero
 84033dc:	0023883a 	mov	r17,zero
 84033e0:	1025883a 	mov	r18,r2
 84033e4:	3027883a 	mov	r19,r6
 84033e8:	32ff9e2e 	bgeu	r6,r11,8403264 <__muldf3+0x1bc>
 84033ec:	00800044 	movi	r2,1
 84033f0:	8089883a 	add	r4,r16,r2
 84033f4:	240d803a 	cmpltu	r6,r4,r16
 84033f8:	344d883a 	add	r6,r6,r17
 84033fc:	2021883a 	mov	r16,r4
 8403400:	3023883a 	mov	r17,r6
 8403404:	003f9806 	br	8403268 <__muldf3+0x1c0>
 8403408:	403fe71e 	bne	r8,zero,84033a8 <__muldf3+0x300>
 840340c:	01004004 	movi	r4,256
 8403410:	4904703a 	and	r2,r9,r4
 8403414:	10c4b03a 	or	r2,r2,r3
 8403418:	103fe31e 	bne	r2,zero,84033a8 <__muldf3+0x300>
 840341c:	94c4b03a 	or	r2,r18,r19
 8403420:	103fe126 	beq	r2,zero,84033a8 <__muldf3+0x300>
 8403424:	49c5883a 	add	r2,r9,r7
 8403428:	1251803a 	cmpltu	r8,r2,r9
 840342c:	4291883a 	add	r8,r8,r10
 8403430:	013fc004 	movi	r4,-256
 8403434:	1112703a 	and	r9,r2,r4
 8403438:	4015883a 	mov	r10,r8
 840343c:	003fda06 	br	84033a8 <__muldf3+0x300>
 8403440:	6813883a 	mov	r9,r13
 8403444:	003fce06 	br	8403380 <__muldf3+0x2d8>
 8403448:	143f7c36 	bltu	r2,r16,840323c <__muldf3+0x194>
 840344c:	003fdd06 	br	84033c4 <__muldf3+0x31c>
 8403450:	12bf852e 	bgeu	r2,r10,8403268 <__muldf3+0x1c0>
 8403454:	003fe506 	br	84033ec <__muldf3+0x344>
 8403458:	00800084 	movi	r2,2
 840345c:	20bf351e 	bne	r4,r2,8403134 <__muldf3+0x8c>
 8403460:	01021074 	movhi	r4,2113
 8403464:	21224104 	addi	r4,r4,-30460
 8403468:	003f3f06 	br	8403168 <__muldf3+0xc0>

0840346c <__divdf3>:
 840346c:	deffed04 	addi	sp,sp,-76
 8403470:	dcc01115 	stw	r19,68(sp)
 8403474:	dcc00404 	addi	r19,sp,16
 8403478:	2011883a 	mov	r8,r4
 840347c:	2813883a 	mov	r9,r5
 8403480:	dc000e15 	stw	r16,56(sp)
 8403484:	d809883a 	mov	r4,sp
 8403488:	980b883a 	mov	r5,r19
 840348c:	dc000904 	addi	r16,sp,36
 8403490:	dfc01215 	stw	ra,72(sp)
 8403494:	da400115 	stw	r9,4(sp)
 8403498:	d9c00315 	stw	r7,12(sp)
 840349c:	da000015 	stw	r8,0(sp)
 84034a0:	d9800215 	stw	r6,8(sp)
 84034a4:	dc801015 	stw	r18,64(sp)
 84034a8:	dc400f15 	stw	r17,60(sp)
 84034ac:	84043840 	call	8404384 <__unpack_d>
 84034b0:	d9000204 	addi	r4,sp,8
 84034b4:	800b883a 	mov	r5,r16
 84034b8:	84043840 	call	8404384 <__unpack_d>
 84034bc:	d9000417 	ldw	r4,16(sp)
 84034c0:	00800044 	movi	r2,1
 84034c4:	11000b2e 	bgeu	r2,r4,84034f4 <__divdf3+0x88>
 84034c8:	d9400917 	ldw	r5,36(sp)
 84034cc:	1140762e 	bgeu	r2,r5,84036a8 <__divdf3+0x23c>
 84034d0:	d8800517 	ldw	r2,20(sp)
 84034d4:	d8c00a17 	ldw	r3,40(sp)
 84034d8:	01800104 	movi	r6,4
 84034dc:	10c4f03a 	xor	r2,r2,r3
 84034e0:	d8800515 	stw	r2,20(sp)
 84034e4:	21800226 	beq	r4,r6,84034f0 <__divdf3+0x84>
 84034e8:	00800084 	movi	r2,2
 84034ec:	2080141e 	bne	r4,r2,8403540 <__divdf3+0xd4>
 84034f0:	29000926 	beq	r5,r4,8403518 <__divdf3+0xac>
 84034f4:	9809883a 	mov	r4,r19
 84034f8:	84040700 	call	8404070 <__pack_d>
 84034fc:	dfc01217 	ldw	ra,72(sp)
 8403500:	dcc01117 	ldw	r19,68(sp)
 8403504:	dc801017 	ldw	r18,64(sp)
 8403508:	dc400f17 	ldw	r17,60(sp)
 840350c:	dc000e17 	ldw	r16,56(sp)
 8403510:	dec01304 	addi	sp,sp,76
 8403514:	f800283a 	ret
 8403518:	01021074 	movhi	r4,2113
 840351c:	21224104 	addi	r4,r4,-30460
 8403520:	84040700 	call	8404070 <__pack_d>
 8403524:	dfc01217 	ldw	ra,72(sp)
 8403528:	dcc01117 	ldw	r19,68(sp)
 840352c:	dc801017 	ldw	r18,64(sp)
 8403530:	dc400f17 	ldw	r17,60(sp)
 8403534:	dc000e17 	ldw	r16,56(sp)
 8403538:	dec01304 	addi	sp,sp,76
 840353c:	f800283a 	ret
 8403540:	29805b26 	beq	r5,r6,84036b0 <__divdf3+0x244>
 8403544:	28802d26 	beq	r5,r2,84035fc <__divdf3+0x190>
 8403548:	d8c00617 	ldw	r3,24(sp)
 840354c:	d8800b17 	ldw	r2,44(sp)
 8403550:	d9c00817 	ldw	r7,32(sp)
 8403554:	dc400d17 	ldw	r17,52(sp)
 8403558:	188bc83a 	sub	r5,r3,r2
 840355c:	d9800717 	ldw	r6,28(sp)
 8403560:	dc000c17 	ldw	r16,48(sp)
 8403564:	d9400615 	stw	r5,24(sp)
 8403568:	3c403836 	bltu	r7,r17,840364c <__divdf3+0x1e0>
 840356c:	89c03626 	beq	r17,r7,8403648 <__divdf3+0x1dc>
 8403570:	0015883a 	mov	r10,zero
 8403574:	001d883a 	mov	r14,zero
 8403578:	02c40034 	movhi	r11,4096
 840357c:	001f883a 	mov	r15,zero
 8403580:	003f883a 	mov	ra,zero
 8403584:	04800f44 	movi	r18,61
 8403588:	00000f06 	br	84035c8 <__divdf3+0x15c>
 840358c:	601d883a 	mov	r14,r12
 8403590:	681f883a 	mov	r15,r13
 8403594:	400d883a 	mov	r6,r8
 8403598:	100f883a 	mov	r7,r2
 840359c:	3191883a 	add	r8,r6,r6
 84035a0:	5808d07a 	srli	r4,r11,1
 84035a4:	4185803a 	cmpltu	r2,r8,r6
 84035a8:	39d3883a 	add	r9,r7,r7
 84035ac:	28c6b03a 	or	r3,r5,r3
 84035b0:	1245883a 	add	r2,r2,r9
 84035b4:	1815883a 	mov	r10,r3
 84035b8:	2017883a 	mov	r11,r4
 84035bc:	400d883a 	mov	r6,r8
 84035c0:	100f883a 	mov	r7,r2
 84035c4:	fc801726 	beq	ra,r18,8403624 <__divdf3+0x1b8>
 84035c8:	580a97fa 	slli	r5,r11,31
 84035cc:	5006d07a 	srli	r3,r10,1
 84035d0:	ffc00044 	addi	ra,ra,1
 84035d4:	3c7ff136 	bltu	r7,r17,840359c <__divdf3+0x130>
 84035d8:	3411c83a 	sub	r8,r6,r16
 84035dc:	3205803a 	cmpltu	r2,r6,r8
 84035e0:	3c53c83a 	sub	r9,r7,r17
 84035e4:	7298b03a 	or	r12,r14,r10
 84035e8:	7adab03a 	or	r13,r15,r11
 84035ec:	4885c83a 	sub	r2,r9,r2
 84035f0:	89ffe61e 	bne	r17,r7,840358c <__divdf3+0x120>
 84035f4:	343fe936 	bltu	r6,r16,840359c <__divdf3+0x130>
 84035f8:	003fe406 	br	840358c <__divdf3+0x120>
 84035fc:	9809883a 	mov	r4,r19
 8403600:	d9800415 	stw	r6,16(sp)
 8403604:	84040700 	call	8404070 <__pack_d>
 8403608:	dfc01217 	ldw	ra,72(sp)
 840360c:	dcc01117 	ldw	r19,68(sp)
 8403610:	dc801017 	ldw	r18,64(sp)
 8403614:	dc400f17 	ldw	r17,60(sp)
 8403618:	dc000e17 	ldw	r16,56(sp)
 840361c:	dec01304 	addi	sp,sp,76
 8403620:	f800283a 	ret
 8403624:	00803fc4 	movi	r2,255
 8403628:	7090703a 	and	r8,r14,r2
 840362c:	00802004 	movi	r2,128
 8403630:	0007883a 	mov	r3,zero
 8403634:	0013883a 	mov	r9,zero
 8403638:	40800d26 	beq	r8,r2,8403670 <__divdf3+0x204>
 840363c:	dbc00815 	stw	r15,32(sp)
 8403640:	db800715 	stw	r14,28(sp)
 8403644:	003fab06 	br	84034f4 <__divdf3+0x88>
 8403648:	343fc92e 	bgeu	r6,r16,8403570 <__divdf3+0x104>
 840364c:	3185883a 	add	r2,r6,r6
 8403650:	1189803a 	cmpltu	r4,r2,r6
 8403654:	39c7883a 	add	r3,r7,r7
 8403658:	20c9883a 	add	r4,r4,r3
 840365c:	297fffc4 	addi	r5,r5,-1
 8403660:	100d883a 	mov	r6,r2
 8403664:	200f883a 	mov	r7,r4
 8403668:	d9400615 	stw	r5,24(sp)
 840366c:	003fc006 	br	8403570 <__divdf3+0x104>
 8403670:	483ff21e 	bne	r9,zero,840363c <__divdf3+0x1d0>
 8403674:	01004004 	movi	r4,256
 8403678:	7104703a 	and	r2,r14,r4
 840367c:	10c4b03a 	or	r2,r2,r3
 8403680:	103fee1e 	bne	r2,zero,840363c <__divdf3+0x1d0>
 8403684:	31c4b03a 	or	r2,r6,r7
 8403688:	103fec26 	beq	r2,zero,840363c <__divdf3+0x1d0>
 840368c:	7205883a 	add	r2,r14,r8
 8403690:	1391803a 	cmpltu	r8,r2,r14
 8403694:	43d1883a 	add	r8,r8,r15
 8403698:	013fc004 	movi	r4,-256
 840369c:	111c703a 	and	r14,r2,r4
 84036a0:	401f883a 	mov	r15,r8
 84036a4:	003fe506 	br	840363c <__divdf3+0x1d0>
 84036a8:	8009883a 	mov	r4,r16
 84036ac:	003f9206 	br	84034f8 <__divdf3+0x8c>
 84036b0:	9809883a 	mov	r4,r19
 84036b4:	d8000715 	stw	zero,28(sp)
 84036b8:	d8000815 	stw	zero,32(sp)
 84036bc:	d8000615 	stw	zero,24(sp)
 84036c0:	003f8d06 	br	84034f8 <__divdf3+0x8c>

084036c4 <__eqdf2>:
 84036c4:	deffef04 	addi	sp,sp,-68
 84036c8:	dc400f15 	stw	r17,60(sp)
 84036cc:	dc400404 	addi	r17,sp,16
 84036d0:	2005883a 	mov	r2,r4
 84036d4:	2807883a 	mov	r3,r5
 84036d8:	dc000e15 	stw	r16,56(sp)
 84036dc:	d809883a 	mov	r4,sp
 84036e0:	880b883a 	mov	r5,r17
 84036e4:	dc000904 	addi	r16,sp,36
 84036e8:	d8c00115 	stw	r3,4(sp)
 84036ec:	d8800015 	stw	r2,0(sp)
 84036f0:	d9800215 	stw	r6,8(sp)
 84036f4:	dfc01015 	stw	ra,64(sp)
 84036f8:	d9c00315 	stw	r7,12(sp)
 84036fc:	84043840 	call	8404384 <__unpack_d>
 8403700:	d9000204 	addi	r4,sp,8
 8403704:	800b883a 	mov	r5,r16
 8403708:	84043840 	call	8404384 <__unpack_d>
 840370c:	d8800417 	ldw	r2,16(sp)
 8403710:	00c00044 	movi	r3,1
 8403714:	180d883a 	mov	r6,r3
 8403718:	1880062e 	bgeu	r3,r2,8403734 <__eqdf2+0x70>
 840371c:	d8800917 	ldw	r2,36(sp)
 8403720:	8809883a 	mov	r4,r17
 8403724:	800b883a 	mov	r5,r16
 8403728:	1880022e 	bgeu	r3,r2,8403734 <__eqdf2+0x70>
 840372c:	84044bc0 	call	84044bc <__fpcmp_parts_d>
 8403730:	100d883a 	mov	r6,r2
 8403734:	3005883a 	mov	r2,r6
 8403738:	dfc01017 	ldw	ra,64(sp)
 840373c:	dc400f17 	ldw	r17,60(sp)
 8403740:	dc000e17 	ldw	r16,56(sp)
 8403744:	dec01104 	addi	sp,sp,68
 8403748:	f800283a 	ret

0840374c <__nedf2>:
 840374c:	deffef04 	addi	sp,sp,-68
 8403750:	dc400f15 	stw	r17,60(sp)
 8403754:	dc400404 	addi	r17,sp,16
 8403758:	2005883a 	mov	r2,r4
 840375c:	2807883a 	mov	r3,r5
 8403760:	dc000e15 	stw	r16,56(sp)
 8403764:	d809883a 	mov	r4,sp
 8403768:	880b883a 	mov	r5,r17
 840376c:	dc000904 	addi	r16,sp,36
 8403770:	d8c00115 	stw	r3,4(sp)
 8403774:	d8800015 	stw	r2,0(sp)
 8403778:	d9800215 	stw	r6,8(sp)
 840377c:	dfc01015 	stw	ra,64(sp)
 8403780:	d9c00315 	stw	r7,12(sp)
 8403784:	84043840 	call	8404384 <__unpack_d>
 8403788:	d9000204 	addi	r4,sp,8
 840378c:	800b883a 	mov	r5,r16
 8403790:	84043840 	call	8404384 <__unpack_d>
 8403794:	d8800417 	ldw	r2,16(sp)
 8403798:	00c00044 	movi	r3,1
 840379c:	180d883a 	mov	r6,r3
 84037a0:	1880062e 	bgeu	r3,r2,84037bc <__nedf2+0x70>
 84037a4:	d8800917 	ldw	r2,36(sp)
 84037a8:	8809883a 	mov	r4,r17
 84037ac:	800b883a 	mov	r5,r16
 84037b0:	1880022e 	bgeu	r3,r2,84037bc <__nedf2+0x70>
 84037b4:	84044bc0 	call	84044bc <__fpcmp_parts_d>
 84037b8:	100d883a 	mov	r6,r2
 84037bc:	3005883a 	mov	r2,r6
 84037c0:	dfc01017 	ldw	ra,64(sp)
 84037c4:	dc400f17 	ldw	r17,60(sp)
 84037c8:	dc000e17 	ldw	r16,56(sp)
 84037cc:	dec01104 	addi	sp,sp,68
 84037d0:	f800283a 	ret

084037d4 <__gtdf2>:
 84037d4:	deffef04 	addi	sp,sp,-68
 84037d8:	dc400f15 	stw	r17,60(sp)
 84037dc:	dc400404 	addi	r17,sp,16
 84037e0:	2005883a 	mov	r2,r4
 84037e4:	2807883a 	mov	r3,r5
 84037e8:	dc000e15 	stw	r16,56(sp)
 84037ec:	d809883a 	mov	r4,sp
 84037f0:	880b883a 	mov	r5,r17
 84037f4:	dc000904 	addi	r16,sp,36
 84037f8:	d8c00115 	stw	r3,4(sp)
 84037fc:	d8800015 	stw	r2,0(sp)
 8403800:	d9800215 	stw	r6,8(sp)
 8403804:	dfc01015 	stw	ra,64(sp)
 8403808:	d9c00315 	stw	r7,12(sp)
 840380c:	84043840 	call	8404384 <__unpack_d>
 8403810:	d9000204 	addi	r4,sp,8
 8403814:	800b883a 	mov	r5,r16
 8403818:	84043840 	call	8404384 <__unpack_d>
 840381c:	d8800417 	ldw	r2,16(sp)
 8403820:	00c00044 	movi	r3,1
 8403824:	01bfffc4 	movi	r6,-1
 8403828:	1880062e 	bgeu	r3,r2,8403844 <__gtdf2+0x70>
 840382c:	d8800917 	ldw	r2,36(sp)
 8403830:	8809883a 	mov	r4,r17
 8403834:	800b883a 	mov	r5,r16
 8403838:	1880022e 	bgeu	r3,r2,8403844 <__gtdf2+0x70>
 840383c:	84044bc0 	call	84044bc <__fpcmp_parts_d>
 8403840:	100d883a 	mov	r6,r2
 8403844:	3005883a 	mov	r2,r6
 8403848:	dfc01017 	ldw	ra,64(sp)
 840384c:	dc400f17 	ldw	r17,60(sp)
 8403850:	dc000e17 	ldw	r16,56(sp)
 8403854:	dec01104 	addi	sp,sp,68
 8403858:	f800283a 	ret

0840385c <__ltdf2>:
 840385c:	deffef04 	addi	sp,sp,-68
 8403860:	dc400f15 	stw	r17,60(sp)
 8403864:	dc400404 	addi	r17,sp,16
 8403868:	2005883a 	mov	r2,r4
 840386c:	2807883a 	mov	r3,r5
 8403870:	dc000e15 	stw	r16,56(sp)
 8403874:	d809883a 	mov	r4,sp
 8403878:	880b883a 	mov	r5,r17
 840387c:	dc000904 	addi	r16,sp,36
 8403880:	d8c00115 	stw	r3,4(sp)
 8403884:	d8800015 	stw	r2,0(sp)
 8403888:	d9800215 	stw	r6,8(sp)
 840388c:	dfc01015 	stw	ra,64(sp)
 8403890:	d9c00315 	stw	r7,12(sp)
 8403894:	84043840 	call	8404384 <__unpack_d>
 8403898:	d9000204 	addi	r4,sp,8
 840389c:	800b883a 	mov	r5,r16
 84038a0:	84043840 	call	8404384 <__unpack_d>
 84038a4:	d8800417 	ldw	r2,16(sp)
 84038a8:	00c00044 	movi	r3,1
 84038ac:	180d883a 	mov	r6,r3
 84038b0:	1880062e 	bgeu	r3,r2,84038cc <__ltdf2+0x70>
 84038b4:	d8800917 	ldw	r2,36(sp)
 84038b8:	8809883a 	mov	r4,r17
 84038bc:	800b883a 	mov	r5,r16
 84038c0:	1880022e 	bgeu	r3,r2,84038cc <__ltdf2+0x70>
 84038c4:	84044bc0 	call	84044bc <__fpcmp_parts_d>
 84038c8:	100d883a 	mov	r6,r2
 84038cc:	3005883a 	mov	r2,r6
 84038d0:	dfc01017 	ldw	ra,64(sp)
 84038d4:	dc400f17 	ldw	r17,60(sp)
 84038d8:	dc000e17 	ldw	r16,56(sp)
 84038dc:	dec01104 	addi	sp,sp,68
 84038e0:	f800283a 	ret

084038e4 <__ledf2>:
 84038e4:	deffef04 	addi	sp,sp,-68
 84038e8:	dc400f15 	stw	r17,60(sp)
 84038ec:	dc400404 	addi	r17,sp,16
 84038f0:	2005883a 	mov	r2,r4
 84038f4:	2807883a 	mov	r3,r5
 84038f8:	dc000e15 	stw	r16,56(sp)
 84038fc:	d809883a 	mov	r4,sp
 8403900:	880b883a 	mov	r5,r17
 8403904:	dc000904 	addi	r16,sp,36
 8403908:	d8c00115 	stw	r3,4(sp)
 840390c:	d8800015 	stw	r2,0(sp)
 8403910:	d9800215 	stw	r6,8(sp)
 8403914:	dfc01015 	stw	ra,64(sp)
 8403918:	d9c00315 	stw	r7,12(sp)
 840391c:	84043840 	call	8404384 <__unpack_d>
 8403920:	d9000204 	addi	r4,sp,8
 8403924:	800b883a 	mov	r5,r16
 8403928:	84043840 	call	8404384 <__unpack_d>
 840392c:	d8800417 	ldw	r2,16(sp)
 8403930:	00c00044 	movi	r3,1
 8403934:	180d883a 	mov	r6,r3
 8403938:	1880062e 	bgeu	r3,r2,8403954 <__ledf2+0x70>
 840393c:	d8800917 	ldw	r2,36(sp)
 8403940:	8809883a 	mov	r4,r17
 8403944:	800b883a 	mov	r5,r16
 8403948:	1880022e 	bgeu	r3,r2,8403954 <__ledf2+0x70>
 840394c:	84044bc0 	call	84044bc <__fpcmp_parts_d>
 8403950:	100d883a 	mov	r6,r2
 8403954:	3005883a 	mov	r2,r6
 8403958:	dfc01017 	ldw	ra,64(sp)
 840395c:	dc400f17 	ldw	r17,60(sp)
 8403960:	dc000e17 	ldw	r16,56(sp)
 8403964:	dec01104 	addi	sp,sp,68
 8403968:	f800283a 	ret

0840396c <__floatsidf>:
 840396c:	2006d7fa 	srli	r3,r4,31
 8403970:	defff604 	addi	sp,sp,-40
 8403974:	008000c4 	movi	r2,3
 8403978:	dfc00915 	stw	ra,36(sp)
 840397c:	dcc00815 	stw	r19,32(sp)
 8403980:	dc800715 	stw	r18,28(sp)
 8403984:	dc400615 	stw	r17,24(sp)
 8403988:	dc000515 	stw	r16,20(sp)
 840398c:	d8800015 	stw	r2,0(sp)
 8403990:	d8c00115 	stw	r3,4(sp)
 8403994:	20000f1e 	bne	r4,zero,84039d4 <__floatsidf+0x68>
 8403998:	00800084 	movi	r2,2
 840399c:	d8800015 	stw	r2,0(sp)
 84039a0:	d809883a 	mov	r4,sp
 84039a4:	84040700 	call	8404070 <__pack_d>
 84039a8:	1009883a 	mov	r4,r2
 84039ac:	180b883a 	mov	r5,r3
 84039b0:	2005883a 	mov	r2,r4
 84039b4:	2807883a 	mov	r3,r5
 84039b8:	dfc00917 	ldw	ra,36(sp)
 84039bc:	dcc00817 	ldw	r19,32(sp)
 84039c0:	dc800717 	ldw	r18,28(sp)
 84039c4:	dc400617 	ldw	r17,24(sp)
 84039c8:	dc000517 	ldw	r16,20(sp)
 84039cc:	dec00a04 	addi	sp,sp,40
 84039d0:	f800283a 	ret
 84039d4:	00800f04 	movi	r2,60
 84039d8:	1807003a 	cmpeq	r3,r3,zero
 84039dc:	d8800215 	stw	r2,8(sp)
 84039e0:	18001126 	beq	r3,zero,8403a28 <__floatsidf+0xbc>
 84039e4:	0027883a 	mov	r19,zero
 84039e8:	2025883a 	mov	r18,r4
 84039ec:	d9000315 	stw	r4,12(sp)
 84039f0:	dcc00415 	stw	r19,16(sp)
 84039f4:	8403cf40 	call	8403cf4 <__clzsi2>
 84039f8:	11000744 	addi	r4,r2,29
 84039fc:	013fe80e 	bge	zero,r4,84039a0 <__floatsidf+0x34>
 8403a00:	10bfff44 	addi	r2,r2,-3
 8403a04:	10000c16 	blt	r2,zero,8403a38 <__floatsidf+0xcc>
 8403a08:	90a2983a 	sll	r17,r18,r2
 8403a0c:	0021883a 	mov	r16,zero
 8403a10:	d8800217 	ldw	r2,8(sp)
 8403a14:	dc400415 	stw	r17,16(sp)
 8403a18:	dc000315 	stw	r16,12(sp)
 8403a1c:	1105c83a 	sub	r2,r2,r4
 8403a20:	d8800215 	stw	r2,8(sp)
 8403a24:	003fde06 	br	84039a0 <__floatsidf+0x34>
 8403a28:	00a00034 	movhi	r2,32768
 8403a2c:	20800a26 	beq	r4,r2,8403a58 <__floatsidf+0xec>
 8403a30:	0109c83a 	sub	r4,zero,r4
 8403a34:	003feb06 	br	84039e4 <__floatsidf+0x78>
 8403a38:	9006d07a 	srli	r3,r18,1
 8403a3c:	008007c4 	movi	r2,31
 8403a40:	1105c83a 	sub	r2,r2,r4
 8403a44:	1886d83a 	srl	r3,r3,r2
 8403a48:	9922983a 	sll	r17,r19,r4
 8403a4c:	9120983a 	sll	r16,r18,r4
 8403a50:	1c62b03a 	or	r17,r3,r17
 8403a54:	003fee06 	br	8403a10 <__floatsidf+0xa4>
 8403a58:	0009883a 	mov	r4,zero
 8403a5c:	01707834 	movhi	r5,49632
 8403a60:	003fd306 	br	84039b0 <__floatsidf+0x44>

08403a64 <__make_dp>:
 8403a64:	defff904 	addi	sp,sp,-28
 8403a68:	d8c00717 	ldw	r3,28(sp)
 8403a6c:	d9000015 	stw	r4,0(sp)
 8403a70:	d809883a 	mov	r4,sp
 8403a74:	dfc00515 	stw	ra,20(sp)
 8403a78:	d9c00615 	stw	r7,24(sp)
 8403a7c:	d9400115 	stw	r5,4(sp)
 8403a80:	d9800215 	stw	r6,8(sp)
 8403a84:	d8c00415 	stw	r3,16(sp)
 8403a88:	d9c00315 	stw	r7,12(sp)
 8403a8c:	84040700 	call	8404070 <__pack_d>
 8403a90:	dfc00517 	ldw	ra,20(sp)
 8403a94:	dec00704 	addi	sp,sp,28
 8403a98:	f800283a 	ret

08403a9c <__truncdfsf2>:
 8403a9c:	defff804 	addi	sp,sp,-32
 8403aa0:	2005883a 	mov	r2,r4
 8403aa4:	2807883a 	mov	r3,r5
 8403aa8:	d809883a 	mov	r4,sp
 8403aac:	d9400204 	addi	r5,sp,8
 8403ab0:	d8c00115 	stw	r3,4(sp)
 8403ab4:	d8800015 	stw	r2,0(sp)
 8403ab8:	dfc00715 	stw	ra,28(sp)
 8403abc:	84043840 	call	8404384 <__unpack_d>
 8403ac0:	d9c00517 	ldw	r7,20(sp)
 8403ac4:	da000617 	ldw	r8,24(sp)
 8403ac8:	02d00034 	movhi	r11,16384
 8403acc:	5affffc4 	addi	r11,r11,-1
 8403ad0:	3812d7ba 	srli	r9,r7,30
 8403ad4:	401a90ba 	slli	r13,r8,2
 8403ad8:	3ac4703a 	and	r2,r7,r11
 8403adc:	0007883a 	mov	r3,zero
 8403ae0:	6a52b03a 	or	r9,r13,r9
 8403ae4:	10c4b03a 	or	r2,r2,r3
 8403ae8:	d9000217 	ldw	r4,8(sp)
 8403aec:	d9400317 	ldw	r5,12(sp)
 8403af0:	d9800417 	ldw	r6,16(sp)
 8403af4:	480f883a 	mov	r7,r9
 8403af8:	10000126 	beq	r2,zero,8403b00 <__truncdfsf2+0x64>
 8403afc:	49c00054 	ori	r7,r9,1
 8403b00:	84040440 	call	8404044 <__make_fp>
 8403b04:	dfc00717 	ldw	ra,28(sp)
 8403b08:	dec00804 	addi	sp,sp,32
 8403b0c:	f800283a 	ret

08403b10 <udivmodsi4>:
 8403b10:	29001b2e 	bgeu	r5,r4,8403b80 <udivmodsi4+0x70>
 8403b14:	28001a16 	blt	r5,zero,8403b80 <udivmodsi4+0x70>
 8403b18:	00800044 	movi	r2,1
 8403b1c:	0007883a 	mov	r3,zero
 8403b20:	01c007c4 	movi	r7,31
 8403b24:	00000306 	br	8403b34 <udivmodsi4+0x24>
 8403b28:	19c01326 	beq	r3,r7,8403b78 <udivmodsi4+0x68>
 8403b2c:	18c00044 	addi	r3,r3,1
 8403b30:	28000416 	blt	r5,zero,8403b44 <udivmodsi4+0x34>
 8403b34:	294b883a 	add	r5,r5,r5
 8403b38:	1085883a 	add	r2,r2,r2
 8403b3c:	293ffa36 	bltu	r5,r4,8403b28 <udivmodsi4+0x18>
 8403b40:	10000d26 	beq	r2,zero,8403b78 <udivmodsi4+0x68>
 8403b44:	0007883a 	mov	r3,zero
 8403b48:	21400236 	bltu	r4,r5,8403b54 <udivmodsi4+0x44>
 8403b4c:	2149c83a 	sub	r4,r4,r5
 8403b50:	1886b03a 	or	r3,r3,r2
 8403b54:	1004d07a 	srli	r2,r2,1
 8403b58:	280ad07a 	srli	r5,r5,1
 8403b5c:	103ffa1e 	bne	r2,zero,8403b48 <udivmodsi4+0x38>
 8403b60:	30000226 	beq	r6,zero,8403b6c <udivmodsi4+0x5c>
 8403b64:	2005883a 	mov	r2,r4
 8403b68:	f800283a 	ret
 8403b6c:	1809883a 	mov	r4,r3
 8403b70:	2005883a 	mov	r2,r4
 8403b74:	f800283a 	ret
 8403b78:	0007883a 	mov	r3,zero
 8403b7c:	003ff806 	br	8403b60 <udivmodsi4+0x50>
 8403b80:	00800044 	movi	r2,1
 8403b84:	0007883a 	mov	r3,zero
 8403b88:	003fef06 	br	8403b48 <udivmodsi4+0x38>

08403b8c <__divsi3>:
 8403b8c:	defffe04 	addi	sp,sp,-8
 8403b90:	dc000015 	stw	r16,0(sp)
 8403b94:	dfc00115 	stw	ra,4(sp)
 8403b98:	0021883a 	mov	r16,zero
 8403b9c:	20000c16 	blt	r4,zero,8403bd0 <__divsi3+0x44>
 8403ba0:	000d883a 	mov	r6,zero
 8403ba4:	28000e16 	blt	r5,zero,8403be0 <__divsi3+0x54>
 8403ba8:	8403b100 	call	8403b10 <udivmodsi4>
 8403bac:	1007883a 	mov	r3,r2
 8403bb0:	8005003a 	cmpeq	r2,r16,zero
 8403bb4:	1000011e 	bne	r2,zero,8403bbc <__divsi3+0x30>
 8403bb8:	00c7c83a 	sub	r3,zero,r3
 8403bbc:	1805883a 	mov	r2,r3
 8403bc0:	dfc00117 	ldw	ra,4(sp)
 8403bc4:	dc000017 	ldw	r16,0(sp)
 8403bc8:	dec00204 	addi	sp,sp,8
 8403bcc:	f800283a 	ret
 8403bd0:	0109c83a 	sub	r4,zero,r4
 8403bd4:	04000044 	movi	r16,1
 8403bd8:	000d883a 	mov	r6,zero
 8403bdc:	283ff20e 	bge	r5,zero,8403ba8 <__divsi3+0x1c>
 8403be0:	014bc83a 	sub	r5,zero,r5
 8403be4:	8021003a 	cmpeq	r16,r16,zero
 8403be8:	003fef06 	br	8403ba8 <__divsi3+0x1c>

08403bec <__modsi3>:
 8403bec:	deffff04 	addi	sp,sp,-4
 8403bf0:	dfc00015 	stw	ra,0(sp)
 8403bf4:	01800044 	movi	r6,1
 8403bf8:	2807883a 	mov	r3,r5
 8403bfc:	20000416 	blt	r4,zero,8403c10 <__modsi3+0x24>
 8403c00:	28000c16 	blt	r5,zero,8403c34 <__modsi3+0x48>
 8403c04:	dfc00017 	ldw	ra,0(sp)
 8403c08:	dec00104 	addi	sp,sp,4
 8403c0c:	8403b101 	jmpi	8403b10 <udivmodsi4>
 8403c10:	0109c83a 	sub	r4,zero,r4
 8403c14:	28000b16 	blt	r5,zero,8403c44 <__modsi3+0x58>
 8403c18:	180b883a 	mov	r5,r3
 8403c1c:	01800044 	movi	r6,1
 8403c20:	8403b100 	call	8403b10 <udivmodsi4>
 8403c24:	0085c83a 	sub	r2,zero,r2
 8403c28:	dfc00017 	ldw	ra,0(sp)
 8403c2c:	dec00104 	addi	sp,sp,4
 8403c30:	f800283a 	ret
 8403c34:	014bc83a 	sub	r5,zero,r5
 8403c38:	dfc00017 	ldw	ra,0(sp)
 8403c3c:	dec00104 	addi	sp,sp,4
 8403c40:	8403b101 	jmpi	8403b10 <udivmodsi4>
 8403c44:	0147c83a 	sub	r3,zero,r5
 8403c48:	003ff306 	br	8403c18 <__modsi3+0x2c>

08403c4c <__udivsi3>:
 8403c4c:	000d883a 	mov	r6,zero
 8403c50:	8403b101 	jmpi	8403b10 <udivmodsi4>

08403c54 <__umodsi3>:
 8403c54:	01800044 	movi	r6,1
 8403c58:	8403b101 	jmpi	8403b10 <udivmodsi4>

08403c5c <__muldi3>:
 8403c5c:	2011883a 	mov	r8,r4
 8403c60:	427fffcc 	andi	r9,r8,65535
 8403c64:	4018d43a 	srli	r12,r8,16
 8403c68:	32bfffcc 	andi	r10,r6,65535
 8403c6c:	3016d43a 	srli	r11,r6,16
 8403c70:	4a85383a 	mul	r2,r9,r10
 8403c74:	6295383a 	mul	r10,r12,r10
 8403c78:	4ad3383a 	mul	r9,r9,r11
 8403c7c:	113fffcc 	andi	r4,r2,65535
 8403c80:	1004d43a 	srli	r2,r2,16
 8403c84:	4a93883a 	add	r9,r9,r10
 8403c88:	3807883a 	mov	r3,r7
 8403c8c:	1245883a 	add	r2,r2,r9
 8403c90:	280f883a 	mov	r7,r5
 8403c94:	180b883a 	mov	r5,r3
 8403c98:	1006943a 	slli	r3,r2,16
 8403c9c:	defffd04 	addi	sp,sp,-12
 8403ca0:	dc800215 	stw	r18,8(sp)
 8403ca4:	1907883a 	add	r3,r3,r4
 8403ca8:	dc400115 	stw	r17,4(sp)
 8403cac:	dc000015 	stw	r16,0(sp)
 8403cb0:	4165383a 	mul	r18,r8,r5
 8403cb4:	31e3383a 	mul	r17,r6,r7
 8403cb8:	1012d43a 	srli	r9,r2,16
 8403cbc:	62d9383a 	mul	r12,r12,r11
 8403cc0:	181f883a 	mov	r15,r3
 8403cc4:	1280022e 	bgeu	r2,r10,8403cd0 <__muldi3+0x74>
 8403cc8:	00800074 	movhi	r2,1
 8403ccc:	6099883a 	add	r12,r12,r2
 8403cd0:	624d883a 	add	r6,r12,r9
 8403cd4:	9187883a 	add	r3,r18,r6
 8403cd8:	88c7883a 	add	r3,r17,r3
 8403cdc:	7805883a 	mov	r2,r15
 8403ce0:	dc800217 	ldw	r18,8(sp)
 8403ce4:	dc400117 	ldw	r17,4(sp)
 8403ce8:	dc000017 	ldw	r16,0(sp)
 8403cec:	dec00304 	addi	sp,sp,12
 8403cf0:	f800283a 	ret

08403cf4 <__clzsi2>:
 8403cf4:	00bfffd4 	movui	r2,65535
 8403cf8:	11000e36 	bltu	r2,r4,8403d34 <__clzsi2+0x40>
 8403cfc:	00803fc4 	movi	r2,255
 8403d00:	01400204 	movi	r5,8
 8403d04:	0007883a 	mov	r3,zero
 8403d08:	11001036 	bltu	r2,r4,8403d4c <__clzsi2+0x58>
 8403d0c:	000b883a 	mov	r5,zero
 8403d10:	20c6d83a 	srl	r3,r4,r3
 8403d14:	00821074 	movhi	r2,2113
 8403d18:	10a24604 	addi	r2,r2,-30440
 8403d1c:	1887883a 	add	r3,r3,r2
 8403d20:	18800003 	ldbu	r2,0(r3)
 8403d24:	00c00804 	movi	r3,32
 8403d28:	2885883a 	add	r2,r5,r2
 8403d2c:	1885c83a 	sub	r2,r3,r2
 8403d30:	f800283a 	ret
 8403d34:	01400404 	movi	r5,16
 8403d38:	00804034 	movhi	r2,256
 8403d3c:	10bfffc4 	addi	r2,r2,-1
 8403d40:	2807883a 	mov	r3,r5
 8403d44:	113ff22e 	bgeu	r2,r4,8403d10 <__clzsi2+0x1c>
 8403d48:	01400604 	movi	r5,24
 8403d4c:	2807883a 	mov	r3,r5
 8403d50:	20c6d83a 	srl	r3,r4,r3
 8403d54:	00821074 	movhi	r2,2113
 8403d58:	10a24604 	addi	r2,r2,-30440
 8403d5c:	1887883a 	add	r3,r3,r2
 8403d60:	18800003 	ldbu	r2,0(r3)
 8403d64:	00c00804 	movi	r3,32
 8403d68:	2885883a 	add	r2,r5,r2
 8403d6c:	1885c83a 	sub	r2,r3,r2
 8403d70:	f800283a 	ret

08403d74 <__pack_f>:
 8403d74:	20c00017 	ldw	r3,0(r4)
 8403d78:	01c00044 	movi	r7,1
 8403d7c:	21800317 	ldw	r6,12(r4)
 8403d80:	21400117 	ldw	r5,4(r4)
 8403d84:	38c02d2e 	bgeu	r7,r3,8403e3c <__pack_f+0xc8>
 8403d88:	00800104 	movi	r2,4
 8403d8c:	18802826 	beq	r3,r2,8403e30 <__pack_f+0xbc>
 8403d90:	00800084 	movi	r2,2
 8403d94:	18800126 	beq	r3,r2,8403d9c <__pack_f+0x28>
 8403d98:	3000101e 	bne	r6,zero,8403ddc <__pack_f+0x68>
 8403d9c:	000d883a 	mov	r6,zero
 8403da0:	0007883a 	mov	r3,zero
 8403da4:	19003fcc 	andi	r4,r3,255
 8403da8:	200895fa 	slli	r4,r4,23
 8403dac:	00c02034 	movhi	r3,128
 8403db0:	18ffffc4 	addi	r3,r3,-1
 8403db4:	30c6703a 	and	r3,r6,r3
 8403db8:	10a0002c 	andhi	r2,r2,32768
 8403dbc:	10c4b03a 	or	r2,r2,r3
 8403dc0:	280a97fa 	slli	r5,r5,31
 8403dc4:	1104b03a 	or	r2,r2,r4
 8403dc8:	00e00034 	movhi	r3,32768
 8403dcc:	18ffffc4 	addi	r3,r3,-1
 8403dd0:	10c4703a 	and	r2,r2,r3
 8403dd4:	1144b03a 	or	r2,r2,r5
 8403dd8:	f800283a 	ret
 8403ddc:	21000217 	ldw	r4,8(r4)
 8403de0:	00bfe084 	movi	r2,-126
 8403de4:	20801b16 	blt	r4,r2,8403e54 <__pack_f+0xe0>
 8403de8:	00801fc4 	movi	r2,127
 8403dec:	11001016 	blt	r2,r4,8403e30 <__pack_f+0xbc>
 8403df0:	308e703a 	and	r7,r6,r2
 8403df4:	2087883a 	add	r3,r4,r2
 8403df8:	00801004 	movi	r2,64
 8403dfc:	38800526 	beq	r7,r2,8403e14 <__pack_f+0xa0>
 8403e00:	31800fc4 	addi	r6,r6,63
 8403e04:	30000716 	blt	r6,zero,8403e24 <__pack_f+0xb0>
 8403e08:	300490ba 	slli	r2,r6,2
 8403e0c:	100cd27a 	srli	r6,r2,9
 8403e10:	003fe406 	br	8403da4 <__pack_f+0x30>
 8403e14:	3080200c 	andi	r2,r6,128
 8403e18:	103ffa26 	beq	r2,zero,8403e04 <__pack_f+0x90>
 8403e1c:	31cd883a 	add	r6,r6,r7
 8403e20:	003ff806 	br	8403e04 <__pack_f+0x90>
 8403e24:	300cd07a 	srli	r6,r6,1
 8403e28:	18c00044 	addi	r3,r3,1
 8403e2c:	003ff606 	br	8403e08 <__pack_f+0x94>
 8403e30:	000d883a 	mov	r6,zero
 8403e34:	00ffffc4 	movi	r3,-1
 8403e38:	003fda06 	br	8403da4 <__pack_f+0x30>
 8403e3c:	31800434 	orhi	r6,r6,16
 8403e40:	00802034 	movhi	r2,128
 8403e44:	10bfffc4 	addi	r2,r2,-1
 8403e48:	308c703a 	and	r6,r6,r2
 8403e4c:	00ffffc4 	movi	r3,-1
 8403e50:	003fd406 	br	8403da4 <__pack_f+0x30>
 8403e54:	1109c83a 	sub	r4,r2,r4
 8403e58:	00800644 	movi	r2,25
 8403e5c:	11001216 	blt	r2,r4,8403ea8 <__pack_f+0x134>
 8403e60:	3904983a 	sll	r2,r7,r4
 8403e64:	3106d83a 	srl	r3,r6,r4
 8403e68:	10bfffc4 	addi	r2,r2,-1
 8403e6c:	3084703a 	and	r2,r6,r2
 8403e70:	1004c03a 	cmpne	r2,r2,zero
 8403e74:	1886b03a 	or	r3,r3,r2
 8403e78:	19001fcc 	andi	r4,r3,127
 8403e7c:	00801004 	movi	r2,64
 8403e80:	20800c26 	beq	r4,r2,8403eb4 <__pack_f+0x140>
 8403e84:	18c00fc4 	addi	r3,r3,63
 8403e88:	00900034 	movhi	r2,16384
 8403e8c:	10bfffc4 	addi	r2,r2,-1
 8403e90:	180cd1fa 	srli	r6,r3,7
 8403e94:	10c7803a 	cmpltu	r3,r2,r3
 8403e98:	00802034 	movhi	r2,128
 8403e9c:	10bfffc4 	addi	r2,r2,-1
 8403ea0:	308c703a 	and	r6,r6,r2
 8403ea4:	003fbf06 	br	8403da4 <__pack_f+0x30>
 8403ea8:	0007883a 	mov	r3,zero
 8403eac:	000d883a 	mov	r6,zero
 8403eb0:	003ff906 	br	8403e98 <__pack_f+0x124>
 8403eb4:	1880200c 	andi	r2,r3,128
 8403eb8:	10000126 	beq	r2,zero,8403ec0 <__pack_f+0x14c>
 8403ebc:	1907883a 	add	r3,r3,r4
 8403ec0:	180cd1fa 	srli	r6,r3,7
 8403ec4:	00900034 	movhi	r2,16384
 8403ec8:	10bfffc4 	addi	r2,r2,-1
 8403ecc:	10c7803a 	cmpltu	r3,r2,r3
 8403ed0:	003ff106 	br	8403e98 <__pack_f+0x124>

08403ed4 <__unpack_f>:
 8403ed4:	21800017 	ldw	r6,0(r4)
 8403ed8:	00c02034 	movhi	r3,128
 8403edc:	18ffffc4 	addi	r3,r3,-1
 8403ee0:	3004d5fa 	srli	r2,r6,23
 8403ee4:	3008d7fa 	srli	r4,r6,31
 8403ee8:	30ce703a 	and	r7,r6,r3
 8403eec:	10c03fcc 	andi	r3,r2,255
 8403ef0:	29000115 	stw	r4,4(r5)
 8403ef4:	1800131e 	bne	r3,zero,8403f44 <__unpack_f+0x70>
 8403ef8:	38000f26 	beq	r7,zero,8403f38 <__unpack_f+0x64>
 8403efc:	380691fa 	slli	r3,r7,7
 8403f00:	01bfe084 	movi	r6,-126
 8403f04:	008000c4 	movi	r2,3
 8403f08:	01100034 	movhi	r4,16384
 8403f0c:	213fffc4 	addi	r4,r4,-1
 8403f10:	28800015 	stw	r2,0(r5)
 8403f14:	29800215 	stw	r6,8(r5)
 8403f18:	20c00536 	bltu	r4,r3,8403f30 <__unpack_f+0x5c>
 8403f1c:	3005883a 	mov	r2,r6
 8403f20:	18c7883a 	add	r3,r3,r3
 8403f24:	10bfffc4 	addi	r2,r2,-1
 8403f28:	20fffd2e 	bgeu	r4,r3,8403f20 <__unpack_f+0x4c>
 8403f2c:	28800215 	stw	r2,8(r5)
 8403f30:	28c00315 	stw	r3,12(r5)
 8403f34:	f800283a 	ret
 8403f38:	00800084 	movi	r2,2
 8403f3c:	28800015 	stw	r2,0(r5)
 8403f40:	f800283a 	ret
 8403f44:	00803fc4 	movi	r2,255
 8403f48:	18800826 	beq	r3,r2,8403f6c <__unpack_f+0x98>
 8403f4c:	380491fa 	slli	r2,r7,7
 8403f50:	18ffe044 	addi	r3,r3,-127
 8403f54:	28c00215 	stw	r3,8(r5)
 8403f58:	10900034 	orhi	r2,r2,16384
 8403f5c:	28800315 	stw	r2,12(r5)
 8403f60:	008000c4 	movi	r2,3
 8403f64:	28800015 	stw	r2,0(r5)
 8403f68:	f800283a 	ret
 8403f6c:	3800031e 	bne	r7,zero,8403f7c <__unpack_f+0xa8>
 8403f70:	00800104 	movi	r2,4
 8403f74:	28800015 	stw	r2,0(r5)
 8403f78:	f800283a 	ret
 8403f7c:	3080042c 	andhi	r2,r6,16
 8403f80:	10000426 	beq	r2,zero,8403f94 <__unpack_f+0xc0>
 8403f84:	00800044 	movi	r2,1
 8403f88:	28800015 	stw	r2,0(r5)
 8403f8c:	29c00315 	stw	r7,12(r5)
 8403f90:	f800283a 	ret
 8403f94:	28000015 	stw	zero,0(r5)
 8403f98:	003ffc06 	br	8403f8c <__unpack_f+0xb8>

08403f9c <__fpcmp_parts_f>:
 8403f9c:	21800017 	ldw	r6,0(r4)
 8403fa0:	00c00044 	movi	r3,1
 8403fa4:	19800a2e 	bgeu	r3,r6,8403fd0 <__fpcmp_parts_f+0x34>
 8403fa8:	28800017 	ldw	r2,0(r5)
 8403fac:	1880082e 	bgeu	r3,r2,8403fd0 <__fpcmp_parts_f+0x34>
 8403fb0:	00c00104 	movi	r3,4
 8403fb4:	30c01e26 	beq	r6,r3,8404030 <__fpcmp_parts_f+0x94>
 8403fb8:	10c01a26 	beq	r2,r3,8404024 <__fpcmp_parts_f+0x88>
 8403fbc:	00c00084 	movi	r3,2
 8403fc0:	30c00526 	beq	r6,r3,8403fd8 <__fpcmp_parts_f+0x3c>
 8403fc4:	10c0071e 	bne	r2,r3,8403fe4 <__fpcmp_parts_f+0x48>
 8403fc8:	20800117 	ldw	r2,4(r4)
 8403fcc:	1000091e 	bne	r2,zero,8403ff4 <__fpcmp_parts_f+0x58>
 8403fd0:	00800044 	movi	r2,1
 8403fd4:	f800283a 	ret
 8403fd8:	10c0121e 	bne	r2,r3,8404024 <__fpcmp_parts_f+0x88>
 8403fdc:	0005883a 	mov	r2,zero
 8403fe0:	f800283a 	ret
 8403fe4:	20c00117 	ldw	r3,4(r4)
 8403fe8:	28800117 	ldw	r2,4(r5)
 8403fec:	18800326 	beq	r3,r2,8403ffc <__fpcmp_parts_f+0x60>
 8403ff0:	183ff726 	beq	r3,zero,8403fd0 <__fpcmp_parts_f+0x34>
 8403ff4:	00bfffc4 	movi	r2,-1
 8403ff8:	f800283a 	ret
 8403ffc:	21800217 	ldw	r6,8(r4)
 8404000:	28800217 	ldw	r2,8(r5)
 8404004:	11bffa16 	blt	r2,r6,8403ff0 <__fpcmp_parts_f+0x54>
 8404008:	30800416 	blt	r6,r2,840401c <__fpcmp_parts_f+0x80>
 840400c:	21000317 	ldw	r4,12(r4)
 8404010:	29400317 	ldw	r5,12(r5)
 8404014:	293ff636 	bltu	r5,r4,8403ff0 <__fpcmp_parts_f+0x54>
 8404018:	217ff02e 	bgeu	r4,r5,8403fdc <__fpcmp_parts_f+0x40>
 840401c:	183fec1e 	bne	r3,zero,8403fd0 <__fpcmp_parts_f+0x34>
 8404020:	003ff406 	br	8403ff4 <__fpcmp_parts_f+0x58>
 8404024:	28800117 	ldw	r2,4(r5)
 8404028:	103fe91e 	bne	r2,zero,8403fd0 <__fpcmp_parts_f+0x34>
 840402c:	003ff106 	br	8403ff4 <__fpcmp_parts_f+0x58>
 8404030:	11bfe51e 	bne	r2,r6,8403fc8 <__fpcmp_parts_f+0x2c>
 8404034:	28c00117 	ldw	r3,4(r5)
 8404038:	20800117 	ldw	r2,4(r4)
 840403c:	1885c83a 	sub	r2,r3,r2
 8404040:	f800283a 	ret

08404044 <__make_fp>:
 8404044:	defffb04 	addi	sp,sp,-20
 8404048:	d9000015 	stw	r4,0(sp)
 840404c:	d809883a 	mov	r4,sp
 8404050:	dfc00415 	stw	ra,16(sp)
 8404054:	d9400115 	stw	r5,4(sp)
 8404058:	d9800215 	stw	r6,8(sp)
 840405c:	d9c00315 	stw	r7,12(sp)
 8404060:	8403d740 	call	8403d74 <__pack_f>
 8404064:	dfc00417 	ldw	ra,16(sp)
 8404068:	dec00504 	addi	sp,sp,20
 840406c:	f800283a 	ret

08404070 <__pack_d>:
 8404070:	20c00017 	ldw	r3,0(r4)
 8404074:	defffd04 	addi	sp,sp,-12
 8404078:	dc000015 	stw	r16,0(sp)
 840407c:	dc800215 	stw	r18,8(sp)
 8404080:	dc400115 	stw	r17,4(sp)
 8404084:	00800044 	movi	r2,1
 8404088:	22000317 	ldw	r8,12(r4)
 840408c:	001f883a 	mov	r15,zero
 8404090:	22400417 	ldw	r9,16(r4)
 8404094:	24000117 	ldw	r16,4(r4)
 8404098:	10c0552e 	bgeu	r2,r3,84041f0 <__pack_d+0x180>
 840409c:	00800104 	movi	r2,4
 84040a0:	18804f26 	beq	r3,r2,84041e0 <__pack_d+0x170>
 84040a4:	00800084 	movi	r2,2
 84040a8:	18800226 	beq	r3,r2,84040b4 <__pack_d+0x44>
 84040ac:	4244b03a 	or	r2,r8,r9
 84040b0:	10001a1e 	bne	r2,zero,840411c <__pack_d+0xac>
 84040b4:	000d883a 	mov	r6,zero
 84040b8:	000f883a 	mov	r7,zero
 84040bc:	0011883a 	mov	r8,zero
 84040c0:	00800434 	movhi	r2,16
 84040c4:	10bfffc4 	addi	r2,r2,-1
 84040c8:	301d883a 	mov	r14,r6
 84040cc:	3884703a 	and	r2,r7,r2
 84040d0:	400a953a 	slli	r5,r8,20
 84040d4:	79bffc2c 	andhi	r6,r15,65520
 84040d8:	308cb03a 	or	r6,r6,r2
 84040dc:	00e00434 	movhi	r3,32784
 84040e0:	18ffffc4 	addi	r3,r3,-1
 84040e4:	800497fa 	slli	r2,r16,31
 84040e8:	30c6703a 	and	r3,r6,r3
 84040ec:	1946b03a 	or	r3,r3,r5
 84040f0:	01600034 	movhi	r5,32768
 84040f4:	297fffc4 	addi	r5,r5,-1
 84040f8:	194a703a 	and	r5,r3,r5
 84040fc:	288ab03a 	or	r5,r5,r2
 8404100:	2807883a 	mov	r3,r5
 8404104:	7005883a 	mov	r2,r14
 8404108:	dc800217 	ldw	r18,8(sp)
 840410c:	dc400117 	ldw	r17,4(sp)
 8404110:	dc000017 	ldw	r16,0(sp)
 8404114:	dec00304 	addi	sp,sp,12
 8404118:	f800283a 	ret
 840411c:	21000217 	ldw	r4,8(r4)
 8404120:	00bf0084 	movi	r2,-1022
 8404124:	20803f16 	blt	r4,r2,8404224 <__pack_d+0x1b4>
 8404128:	0080ffc4 	movi	r2,1023
 840412c:	11002c16 	blt	r2,r4,84041e0 <__pack_d+0x170>
 8404130:	00803fc4 	movi	r2,255
 8404134:	408c703a 	and	r6,r8,r2
 8404138:	00802004 	movi	r2,128
 840413c:	0007883a 	mov	r3,zero
 8404140:	000f883a 	mov	r7,zero
 8404144:	2280ffc4 	addi	r10,r4,1023
 8404148:	30801e26 	beq	r6,r2,84041c4 <__pack_d+0x154>
 840414c:	00801fc4 	movi	r2,127
 8404150:	4089883a 	add	r4,r8,r2
 8404154:	220d803a 	cmpltu	r6,r4,r8
 8404158:	324d883a 	add	r6,r6,r9
 840415c:	2011883a 	mov	r8,r4
 8404160:	3013883a 	mov	r9,r6
 8404164:	00880034 	movhi	r2,8192
 8404168:	10bfffc4 	addi	r2,r2,-1
 840416c:	12400d36 	bltu	r2,r9,84041a4 <__pack_d+0x134>
 8404170:	4804963a 	slli	r2,r9,24
 8404174:	400cd23a 	srli	r6,r8,8
 8404178:	480ed23a 	srli	r7,r9,8
 840417c:	013fffc4 	movi	r4,-1
 8404180:	118cb03a 	or	r6,r2,r6
 8404184:	01400434 	movhi	r5,16
 8404188:	297fffc4 	addi	r5,r5,-1
 840418c:	3104703a 	and	r2,r6,r4
 8404190:	3946703a 	and	r3,r7,r5
 8404194:	5201ffcc 	andi	r8,r10,2047
 8404198:	100d883a 	mov	r6,r2
 840419c:	180f883a 	mov	r7,r3
 84041a0:	003fc706 	br	84040c0 <__pack_d+0x50>
 84041a4:	480897fa 	slli	r4,r9,31
 84041a8:	4004d07a 	srli	r2,r8,1
 84041ac:	4806d07a 	srli	r3,r9,1
 84041b0:	52800044 	addi	r10,r10,1
 84041b4:	2084b03a 	or	r2,r4,r2
 84041b8:	1011883a 	mov	r8,r2
 84041bc:	1813883a 	mov	r9,r3
 84041c0:	003feb06 	br	8404170 <__pack_d+0x100>
 84041c4:	383fe11e 	bne	r7,zero,840414c <__pack_d+0xdc>
 84041c8:	01004004 	movi	r4,256
 84041cc:	4104703a 	and	r2,r8,r4
 84041d0:	10c4b03a 	or	r2,r2,r3
 84041d4:	103fe326 	beq	r2,zero,8404164 <__pack_d+0xf4>
 84041d8:	3005883a 	mov	r2,r6
 84041dc:	003fdc06 	br	8404150 <__pack_d+0xe0>
 84041e0:	000d883a 	mov	r6,zero
 84041e4:	000f883a 	mov	r7,zero
 84041e8:	0201ffc4 	movi	r8,2047
 84041ec:	003fb406 	br	84040c0 <__pack_d+0x50>
 84041f0:	0005883a 	mov	r2,zero
 84041f4:	00c00234 	movhi	r3,8
 84041f8:	408cb03a 	or	r6,r8,r2
 84041fc:	48ceb03a 	or	r7,r9,r3
 8404200:	013fffc4 	movi	r4,-1
 8404204:	01400434 	movhi	r5,16
 8404208:	297fffc4 	addi	r5,r5,-1
 840420c:	3104703a 	and	r2,r6,r4
 8404210:	3946703a 	and	r3,r7,r5
 8404214:	100d883a 	mov	r6,r2
 8404218:	180f883a 	mov	r7,r3
 840421c:	0201ffc4 	movi	r8,2047
 8404220:	003fa706 	br	84040c0 <__pack_d+0x50>
 8404224:	1109c83a 	sub	r4,r2,r4
 8404228:	00800e04 	movi	r2,56
 840422c:	11004316 	blt	r2,r4,840433c <__pack_d+0x2cc>
 8404230:	21fff804 	addi	r7,r4,-32
 8404234:	38004516 	blt	r7,zero,840434c <__pack_d+0x2dc>
 8404238:	49d8d83a 	srl	r12,r9,r7
 840423c:	001b883a 	mov	r13,zero
 8404240:	0023883a 	mov	r17,zero
 8404244:	01400044 	movi	r5,1
 8404248:	0025883a 	mov	r18,zero
 840424c:	38004716 	blt	r7,zero,840436c <__pack_d+0x2fc>
 8404250:	29d6983a 	sll	r11,r5,r7
 8404254:	0015883a 	mov	r10,zero
 8404258:	00bfffc4 	movi	r2,-1
 840425c:	5089883a 	add	r4,r10,r2
 8404260:	588b883a 	add	r5,r11,r2
 8404264:	228d803a 	cmpltu	r6,r4,r10
 8404268:	314b883a 	add	r5,r6,r5
 840426c:	4104703a 	and	r2,r8,r4
 8404270:	4946703a 	and	r3,r9,r5
 8404274:	10c4b03a 	or	r2,r2,r3
 8404278:	10000226 	beq	r2,zero,8404284 <__pack_d+0x214>
 840427c:	04400044 	movi	r17,1
 8404280:	0025883a 	mov	r18,zero
 8404284:	00803fc4 	movi	r2,255
 8404288:	644eb03a 	or	r7,r12,r17
 840428c:	3892703a 	and	r9,r7,r2
 8404290:	00802004 	movi	r2,128
 8404294:	6c90b03a 	or	r8,r13,r18
 8404298:	0015883a 	mov	r10,zero
 840429c:	48801626 	beq	r9,r2,84042f8 <__pack_d+0x288>
 84042a0:	01001fc4 	movi	r4,127
 84042a4:	3905883a 	add	r2,r7,r4
 84042a8:	11cd803a 	cmpltu	r6,r2,r7
 84042ac:	320d883a 	add	r6,r6,r8
 84042b0:	100f883a 	mov	r7,r2
 84042b4:	00840034 	movhi	r2,4096
 84042b8:	10bfffc4 	addi	r2,r2,-1
 84042bc:	3011883a 	mov	r8,r6
 84042c0:	0007883a 	mov	r3,zero
 84042c4:	11801b36 	bltu	r2,r6,8404334 <__pack_d+0x2c4>
 84042c8:	4004963a 	slli	r2,r8,24
 84042cc:	3808d23a 	srli	r4,r7,8
 84042d0:	400ad23a 	srli	r5,r8,8
 84042d4:	1813883a 	mov	r9,r3
 84042d8:	1108b03a 	or	r4,r2,r4
 84042dc:	00bfffc4 	movi	r2,-1
 84042e0:	00c00434 	movhi	r3,16
 84042e4:	18ffffc4 	addi	r3,r3,-1
 84042e8:	208c703a 	and	r6,r4,r2
 84042ec:	28ce703a 	and	r7,r5,r3
 84042f0:	4a01ffcc 	andi	r8,r9,2047
 84042f4:	003f7206 	br	84040c0 <__pack_d+0x50>
 84042f8:	503fe91e 	bne	r10,zero,84042a0 <__pack_d+0x230>
 84042fc:	01004004 	movi	r4,256
 8404300:	3904703a 	and	r2,r7,r4
 8404304:	0007883a 	mov	r3,zero
 8404308:	10c4b03a 	or	r2,r2,r3
 840430c:	10000626 	beq	r2,zero,8404328 <__pack_d+0x2b8>
 8404310:	3a45883a 	add	r2,r7,r9
 8404314:	11cd803a 	cmpltu	r6,r2,r7
 8404318:	320d883a 	add	r6,r6,r8
 840431c:	100f883a 	mov	r7,r2
 8404320:	3011883a 	mov	r8,r6
 8404324:	0007883a 	mov	r3,zero
 8404328:	00840034 	movhi	r2,4096
 840432c:	10bfffc4 	addi	r2,r2,-1
 8404330:	123fe52e 	bgeu	r2,r8,84042c8 <__pack_d+0x258>
 8404334:	00c00044 	movi	r3,1
 8404338:	003fe306 	br	84042c8 <__pack_d+0x258>
 840433c:	0009883a 	mov	r4,zero
 8404340:	0013883a 	mov	r9,zero
 8404344:	000b883a 	mov	r5,zero
 8404348:	003fe406 	br	84042dc <__pack_d+0x26c>
 840434c:	4a47883a 	add	r3,r9,r9
 8404350:	008007c4 	movi	r2,31
 8404354:	1105c83a 	sub	r2,r2,r4
 8404358:	1886983a 	sll	r3,r3,r2
 840435c:	4118d83a 	srl	r12,r8,r4
 8404360:	491ad83a 	srl	r13,r9,r4
 8404364:	1b18b03a 	or	r12,r3,r12
 8404368:	003fb506 	br	8404240 <__pack_d+0x1d0>
 840436c:	2806d07a 	srli	r3,r5,1
 8404370:	008007c4 	movi	r2,31
 8404374:	1105c83a 	sub	r2,r2,r4
 8404378:	1896d83a 	srl	r11,r3,r2
 840437c:	2914983a 	sll	r10,r5,r4
 8404380:	003fb506 	br	8404258 <__pack_d+0x1e8>

08404384 <__unpack_d>:
 8404384:	20c00117 	ldw	r3,4(r4)
 8404388:	22400017 	ldw	r9,0(r4)
 840438c:	00800434 	movhi	r2,16
 8404390:	10bfffc4 	addi	r2,r2,-1
 8404394:	1808d53a 	srli	r4,r3,20
 8404398:	180cd7fa 	srli	r6,r3,31
 840439c:	1894703a 	and	r10,r3,r2
 84043a0:	2201ffcc 	andi	r8,r4,2047
 84043a4:	281b883a 	mov	r13,r5
 84043a8:	4817883a 	mov	r11,r9
 84043ac:	29800115 	stw	r6,4(r5)
 84043b0:	5019883a 	mov	r12,r10
 84043b4:	40001e1e 	bne	r8,zero,8404430 <__unpack_d+0xac>
 84043b8:	4a84b03a 	or	r2,r9,r10
 84043bc:	10001926 	beq	r2,zero,8404424 <__unpack_d+0xa0>
 84043c0:	4804d63a 	srli	r2,r9,24
 84043c4:	500c923a 	slli	r6,r10,8
 84043c8:	013f0084 	movi	r4,-1022
 84043cc:	00c40034 	movhi	r3,4096
 84043d0:	18ffffc4 	addi	r3,r3,-1
 84043d4:	118cb03a 	or	r6,r2,r6
 84043d8:	008000c4 	movi	r2,3
 84043dc:	480a923a 	slli	r5,r9,8
 84043e0:	68800015 	stw	r2,0(r13)
 84043e4:	69000215 	stw	r4,8(r13)
 84043e8:	19800b36 	bltu	r3,r6,8404418 <__unpack_d+0x94>
 84043ec:	200f883a 	mov	r7,r4
 84043f0:	1811883a 	mov	r8,r3
 84043f4:	2945883a 	add	r2,r5,r5
 84043f8:	1149803a 	cmpltu	r4,r2,r5
 84043fc:	3187883a 	add	r3,r6,r6
 8404400:	20c9883a 	add	r4,r4,r3
 8404404:	100b883a 	mov	r5,r2
 8404408:	200d883a 	mov	r6,r4
 840440c:	39ffffc4 	addi	r7,r7,-1
 8404410:	413ff82e 	bgeu	r8,r4,84043f4 <__unpack_d+0x70>
 8404414:	69c00215 	stw	r7,8(r13)
 8404418:	69800415 	stw	r6,16(r13)
 840441c:	69400315 	stw	r5,12(r13)
 8404420:	f800283a 	ret
 8404424:	00800084 	movi	r2,2
 8404428:	28800015 	stw	r2,0(r5)
 840442c:	f800283a 	ret
 8404430:	0081ffc4 	movi	r2,2047
 8404434:	40800f26 	beq	r8,r2,8404474 <__unpack_d+0xf0>
 8404438:	480cd63a 	srli	r6,r9,24
 840443c:	5006923a 	slli	r3,r10,8
 8404440:	4804923a 	slli	r2,r9,8
 8404444:	0009883a 	mov	r4,zero
 8404448:	30c6b03a 	or	r3,r6,r3
 840444c:	01440034 	movhi	r5,4096
 8404450:	110cb03a 	or	r6,r2,r4
 8404454:	423f0044 	addi	r8,r8,-1023
 8404458:	194eb03a 	or	r7,r3,r5
 840445c:	008000c4 	movi	r2,3
 8404460:	69c00415 	stw	r7,16(r13)
 8404464:	6a000215 	stw	r8,8(r13)
 8404468:	68800015 	stw	r2,0(r13)
 840446c:	69800315 	stw	r6,12(r13)
 8404470:	f800283a 	ret
 8404474:	4a84b03a 	or	r2,r9,r10
 8404478:	1000031e 	bne	r2,zero,8404488 <__unpack_d+0x104>
 840447c:	00800104 	movi	r2,4
 8404480:	28800015 	stw	r2,0(r5)
 8404484:	f800283a 	ret
 8404488:	0009883a 	mov	r4,zero
 840448c:	01400234 	movhi	r5,8
 8404490:	4904703a 	and	r2,r9,r4
 8404494:	5146703a 	and	r3,r10,r5
 8404498:	10c4b03a 	or	r2,r2,r3
 840449c:	10000526 	beq	r2,zero,84044b4 <__unpack_d+0x130>
 84044a0:	00800044 	movi	r2,1
 84044a4:	68800015 	stw	r2,0(r13)
 84044a8:	6b000415 	stw	r12,16(r13)
 84044ac:	6ac00315 	stw	r11,12(r13)
 84044b0:	f800283a 	ret
 84044b4:	68000015 	stw	zero,0(r13)
 84044b8:	003ffb06 	br	84044a8 <__unpack_d+0x124>

084044bc <__fpcmp_parts_d>:
 84044bc:	21800017 	ldw	r6,0(r4)
 84044c0:	00c00044 	movi	r3,1
 84044c4:	19800a2e 	bgeu	r3,r6,84044f0 <__fpcmp_parts_d+0x34>
 84044c8:	28800017 	ldw	r2,0(r5)
 84044cc:	1880082e 	bgeu	r3,r2,84044f0 <__fpcmp_parts_d+0x34>
 84044d0:	00c00104 	movi	r3,4
 84044d4:	30c02626 	beq	r6,r3,8404570 <__fpcmp_parts_d+0xb4>
 84044d8:	10c02226 	beq	r2,r3,8404564 <__fpcmp_parts_d+0xa8>
 84044dc:	00c00084 	movi	r3,2
 84044e0:	30c00526 	beq	r6,r3,84044f8 <__fpcmp_parts_d+0x3c>
 84044e4:	10c0071e 	bne	r2,r3,8404504 <__fpcmp_parts_d+0x48>
 84044e8:	20800117 	ldw	r2,4(r4)
 84044ec:	1000091e 	bne	r2,zero,8404514 <__fpcmp_parts_d+0x58>
 84044f0:	00800044 	movi	r2,1
 84044f4:	f800283a 	ret
 84044f8:	10c01a1e 	bne	r2,r3,8404564 <__fpcmp_parts_d+0xa8>
 84044fc:	0005883a 	mov	r2,zero
 8404500:	f800283a 	ret
 8404504:	22000117 	ldw	r8,4(r4)
 8404508:	28800117 	ldw	r2,4(r5)
 840450c:	40800326 	beq	r8,r2,840451c <__fpcmp_parts_d+0x60>
 8404510:	403ff726 	beq	r8,zero,84044f0 <__fpcmp_parts_d+0x34>
 8404514:	00bfffc4 	movi	r2,-1
 8404518:	f800283a 	ret
 840451c:	20c00217 	ldw	r3,8(r4)
 8404520:	28800217 	ldw	r2,8(r5)
 8404524:	10fffa16 	blt	r2,r3,8404510 <__fpcmp_parts_d+0x54>
 8404528:	18800916 	blt	r3,r2,8404550 <__fpcmp_parts_d+0x94>
 840452c:	21c00417 	ldw	r7,16(r4)
 8404530:	28c00417 	ldw	r3,16(r5)
 8404534:	21800317 	ldw	r6,12(r4)
 8404538:	28800317 	ldw	r2,12(r5)
 840453c:	19fff436 	bltu	r3,r7,8404510 <__fpcmp_parts_d+0x54>
 8404540:	38c00526 	beq	r7,r3,8404558 <__fpcmp_parts_d+0x9c>
 8404544:	38c00236 	bltu	r7,r3,8404550 <__fpcmp_parts_d+0x94>
 8404548:	19ffec1e 	bne	r3,r7,84044fc <__fpcmp_parts_d+0x40>
 840454c:	30bfeb2e 	bgeu	r6,r2,84044fc <__fpcmp_parts_d+0x40>
 8404550:	403fe71e 	bne	r8,zero,84044f0 <__fpcmp_parts_d+0x34>
 8404554:	003fef06 	br	8404514 <__fpcmp_parts_d+0x58>
 8404558:	11bffa2e 	bgeu	r2,r6,8404544 <__fpcmp_parts_d+0x88>
 840455c:	403fe426 	beq	r8,zero,84044f0 <__fpcmp_parts_d+0x34>
 8404560:	003fec06 	br	8404514 <__fpcmp_parts_d+0x58>
 8404564:	28800117 	ldw	r2,4(r5)
 8404568:	103fe11e 	bne	r2,zero,84044f0 <__fpcmp_parts_d+0x34>
 840456c:	003fe906 	br	8404514 <__fpcmp_parts_d+0x58>
 8404570:	11bfdd1e 	bne	r2,r6,84044e8 <__fpcmp_parts_d+0x2c>
 8404574:	28c00117 	ldw	r3,4(r5)
 8404578:	20800117 	ldw	r2,4(r4)
 840457c:	1885c83a 	sub	r2,r3,r2
 8404580:	f800283a 	ret

08404584 <__errno>:
 8404584:	00c21074 	movhi	r3,2113
 8404588:	18e8b304 	addi	r3,r3,-23860
 840458c:	18800017 	ldw	r2,0(r3)
 8404590:	f800283a 	ret

08404594 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 8404594:	defffe04 	addi	sp,sp,-8
 8404598:	dfc00115 	stw	ra,4(sp)
 840459c:	df000015 	stw	fp,0(sp)
 84045a0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 84045a4:	01021074 	movhi	r4,2113
 84045a8:	2128c204 	addi	r4,r4,-23800
 84045ac:	01421074 	movhi	r5,2113
 84045b0:	2962dc04 	addi	r5,r5,-29840
 84045b4:	01821074 	movhi	r6,2113
 84045b8:	31a8c204 	addi	r6,r6,-23800
 84045bc:	84046140 	call	8404614 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 84045c0:	01021034 	movhi	r4,2112
 84045c4:	21000804 	addi	r4,r4,32
 84045c8:	01421034 	movhi	r5,2112
 84045cc:	29400804 	addi	r5,r5,32
 84045d0:	01821034 	movhi	r6,2112
 84045d4:	31806d04 	addi	r6,r6,436
 84045d8:	84046140 	call	8404614 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 84045dc:	01021074 	movhi	r4,2113
 84045e0:	21221304 	addi	r4,r4,-30644
 84045e4:	01421074 	movhi	r5,2113
 84045e8:	29621304 	addi	r5,r5,-30644
 84045ec:	01821074 	movhi	r6,2113
 84045f0:	31a2dc04 	addi	r6,r6,-29840
 84045f4:	84046140 	call	8404614 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 84045f8:	84074c40 	call	84074c4 <alt_dcache_flush_all>
  alt_icache_flush_all();
 84045fc:	84077a40 	call	84077a4 <alt_icache_flush_all>
}
 8404600:	e037883a 	mov	sp,fp
 8404604:	dfc00117 	ldw	ra,4(sp)
 8404608:	df000017 	ldw	fp,0(sp)
 840460c:	dec00204 	addi	sp,sp,8
 8404610:	f800283a 	ret

08404614 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 8404614:	defffc04 	addi	sp,sp,-16
 8404618:	df000315 	stw	fp,12(sp)
 840461c:	df000304 	addi	fp,sp,12
 8404620:	e13ffd15 	stw	r4,-12(fp)
 8404624:	e17ffe15 	stw	r5,-8(fp)
 8404628:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 840462c:	e0fffe17 	ldw	r3,-8(fp)
 8404630:	e0bffd17 	ldw	r2,-12(fp)
 8404634:	18800e26 	beq	r3,r2,8404670 <alt_load_section+0x5c>
  {
    while( to != end )
 8404638:	00000a06 	br	8404664 <alt_load_section+0x50>
    {
      *to++ = *from++;
 840463c:	e0bffd17 	ldw	r2,-12(fp)
 8404640:	10c00017 	ldw	r3,0(r2)
 8404644:	e0bffe17 	ldw	r2,-8(fp)
 8404648:	10c00015 	stw	r3,0(r2)
 840464c:	e0bffe17 	ldw	r2,-8(fp)
 8404650:	10800104 	addi	r2,r2,4
 8404654:	e0bffe15 	stw	r2,-8(fp)
 8404658:	e0bffd17 	ldw	r2,-12(fp)
 840465c:	10800104 	addi	r2,r2,4
 8404660:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 8404664:	e0fffe17 	ldw	r3,-8(fp)
 8404668:	e0bfff17 	ldw	r2,-4(fp)
 840466c:	18bff31e 	bne	r3,r2,840463c <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
 8404670:	e037883a 	mov	sp,fp
 8404674:	df000017 	ldw	fp,0(sp)
 8404678:	dec00104 	addi	sp,sp,4
 840467c:	f800283a 	ret

08404680 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 8404680:	defffd04 	addi	sp,sp,-12
 8404684:	dfc00215 	stw	ra,8(sp)
 8404688:	df000115 	stw	fp,4(sp)
 840468c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 8404690:	0009883a 	mov	r4,zero
 8404694:	84046ec0 	call	84046ec <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 8404698:	84047200 	call	8404720 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 840469c:	01021074 	movhi	r4,2113
 84046a0:	21228704 	addi	r4,r4,-30180
 84046a4:	01421074 	movhi	r5,2113
 84046a8:	29628704 	addi	r5,r5,-30180
 84046ac:	01821074 	movhi	r6,2113
 84046b0:	31a28704 	addi	r6,r6,-30180
 84046b4:	8407b640 	call	8407b64 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 84046b8:	84076480 	call	8407648 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 84046bc:	01021034 	movhi	r4,2112
 84046c0:	211dab04 	addi	r4,r4,30380
 84046c4:	840832c0 	call	840832c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 84046c8:	d1260117 	ldw	r4,-26620(gp)
 84046cc:	d1660217 	ldw	r5,-26616(gp)
 84046d0:	d1a60317 	ldw	r6,-26612(gp)
 84046d4:	84002000 	call	8400200 <main>
 84046d8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 84046dc:	01000044 	movi	r4,1
 84046e0:	84073680 	call	8407368 <close>
  exit (result);
 84046e4:	e13fff17 	ldw	r4,-4(fp)
 84046e8:	84083400 	call	8408340 <exit>

084046ec <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 84046ec:	defffd04 	addi	sp,sp,-12
 84046f0:	dfc00215 	stw	ra,8(sp)
 84046f4:	df000115 	stw	fp,4(sp)
 84046f8:	df000104 	addi	fp,sp,4
 84046fc:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_IRQ_INIT ( CPU_1, cpu_1);
 8404700:	84080a40 	call	84080a4 <altera_nios2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 8404704:	00800044 	movi	r2,1
 8404708:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 840470c:	e037883a 	mov	sp,fp
 8404710:	dfc00117 	ldw	ra,4(sp)
 8404714:	df000017 	ldw	fp,0(sp)
 8404718:	dec00204 	addi	sp,sp,8
 840471c:	f800283a 	ret

08404720 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 8404720:	defffd04 	addi	sp,sp,-12
 8404724:	dfc00215 	stw	ra,8(sp)
 8404728:	df000115 	stw	fp,4(sp)
 840472c:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_1, jtag_uart_1);
 8404730:	01021074 	movhi	r4,2113
 8404734:	2123e604 	addi	r4,r4,-28776
 8404738:	000b883a 	mov	r5,zero
 840473c:	01800044 	movi	r6,1
 8404740:	8404b180 	call	8404b18 <altera_avalon_jtag_uart_init>
 8404744:	01021074 	movhi	r4,2113
 8404748:	2123dc04 	addi	r4,r4,-28816
 840474c:	84049980 	call	8404998 <alt_dev_reg>
    ALTERA_AVALON_MAILBOX_INIT ( MAILBOX_0, mailbox_0);
 8404750:	01021074 	movhi	r4,2113
 8404754:	2127f404 	addi	r4,r4,-24624
 8404758:	840547c0 	call	840547c <alt_avalon_mailbox_init>
    ALTERA_AVALON_MAILBOX_INIT ( MAILBOX_1, mailbox_1);
 840475c:	01021074 	movhi	r4,2113
 8404760:	21280304 	addi	r4,r4,-24564
 8404764:	840547c0 	call	840547c <alt_avalon_mailbox_init>
    ALTERA_AVALON_MAILBOX_INIT ( MAILBOX_2, mailbox_2);
 8404768:	01021074 	movhi	r4,2113
 840476c:	21281204 	addi	r4,r4,-24504
 8404770:	840547c0 	call	840547c <alt_avalon_mailbox_init>
    ALTERA_AVALON_MAILBOX_INIT ( MAILBOX_3, mailbox_3);
 8404774:	01021074 	movhi	r4,2113
 8404778:	21282104 	addi	r4,r4,-24444
 840477c:	840547c0 	call	840547c <alt_avalon_mailbox_init>
    ALTERA_AVALON_PERFORMANCE_COUNTER_INIT ( PERFORMANCE_COUNTER_0, performance_counter_0);
 8404780:	0007883a 	mov	r3,zero
 8404784:	00800044 	movi	r2,1
 8404788:	18800035 	stwio	r2,0(r3)
    ALTERA_AVALON_SYSID_INIT ( SYSID, sysid);
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA_0, video_pixel_buffer_dma_0);
 840478c:	00821074 	movhi	r2,2113
 8404790:	10a83004 	addi	r2,r2,-24384
 8404794:	10800a17 	ldw	r2,40(r2)
 8404798:	10800017 	ldw	r2,0(r2)
 840479c:	1007883a 	mov	r3,r2
 84047a0:	00821074 	movhi	r2,2113
 84047a4:	10a83004 	addi	r2,r2,-24384
 84047a8:	10c00b15 	stw	r3,44(r2)
 84047ac:	00821074 	movhi	r2,2113
 84047b0:	10a83004 	addi	r2,r2,-24384
 84047b4:	10800a17 	ldw	r2,40(r2)
 84047b8:	10800104 	addi	r2,r2,4
 84047bc:	10800017 	ldw	r2,0(r2)
 84047c0:	1007883a 	mov	r3,r2
 84047c4:	00821074 	movhi	r2,2113
 84047c8:	10a83004 	addi	r2,r2,-24384
 84047cc:	10c00c15 	stw	r3,48(r2)
 84047d0:	00821074 	movhi	r2,2113
 84047d4:	10a83004 	addi	r2,r2,-24384
 84047d8:	10800a17 	ldw	r2,40(r2)
 84047dc:	10800204 	addi	r2,r2,8
 84047e0:	10800017 	ldw	r2,0(r2)
 84047e4:	10ffffcc 	andi	r3,r2,65535
 84047e8:	00821074 	movhi	r2,2113
 84047ec:	10a83004 	addi	r2,r2,-24384
 84047f0:	10c00f15 	stw	r3,60(r2)
 84047f4:	00821074 	movhi	r2,2113
 84047f8:	10a83004 	addi	r2,r2,-24384
 84047fc:	10800a17 	ldw	r2,40(r2)
 8404800:	10800204 	addi	r2,r2,8
 8404804:	10800017 	ldw	r2,0(r2)
 8404808:	1005d43a 	srai	r2,r2,16
 840480c:	10ffffcc 	andi	r3,r2,65535
 8404810:	00821074 	movhi	r2,2113
 8404814:	10a83004 	addi	r2,r2,-24384
 8404818:	10c01015 	stw	r3,64(r2)
 840481c:	00821074 	movhi	r2,2113
 8404820:	10a83004 	addi	r2,r2,-24384
 8404824:	10800a17 	ldw	r2,40(r2)
 8404828:	10800304 	addi	r2,r2,12
 840482c:	10800017 	ldw	r2,0(r2)
 8404830:	1005d07a 	srai	r2,r2,1
 8404834:	10c0004c 	andi	r3,r2,1
 8404838:	00821074 	movhi	r2,2113
 840483c:	10a83004 	addi	r2,r2,-24384
 8404840:	10c00d15 	stw	r3,52(r2)
 8404844:	00821074 	movhi	r2,2113
 8404848:	10a83004 	addi	r2,r2,-24384
 840484c:	10800a17 	ldw	r2,40(r2)
 8404850:	10800304 	addi	r2,r2,12
 8404854:	10800017 	ldw	r2,0(r2)
 8404858:	1005d13a 	srai	r2,r2,4
 840485c:	10c003cc 	andi	r3,r2,15
 8404860:	00821074 	movhi	r2,2113
 8404864:	10a83004 	addi	r2,r2,-24384
 8404868:	10c00e15 	stw	r3,56(r2)
 840486c:	00821074 	movhi	r2,2113
 8404870:	10a83004 	addi	r2,r2,-24384
 8404874:	10800a17 	ldw	r2,40(r2)
 8404878:	10800304 	addi	r2,r2,12
 840487c:	10800017 	ldw	r2,0(r2)
 8404880:	1005d43a 	srai	r2,r2,16
 8404884:	1007883a 	mov	r3,r2
 8404888:	00bfffc4 	movi	r2,-1
 840488c:	1884703a 	and	r2,r3,r2
 8404890:	e0bfff45 	stb	r2,-3(fp)
 8404894:	00821074 	movhi	r2,2113
 8404898:	10a83004 	addi	r2,r2,-24384
 840489c:	10800a17 	ldw	r2,40(r2)
 84048a0:	10800304 	addi	r2,r2,12
 84048a4:	10800017 	ldw	r2,0(r2)
 84048a8:	1005d63a 	srai	r2,r2,24
 84048ac:	1007883a 	mov	r3,r2
 84048b0:	00bfffc4 	movi	r2,-1
 84048b4:	1884703a 	and	r2,r3,r2
 84048b8:	e0bfff05 	stb	r2,-4(fp)
 84048bc:	00821074 	movhi	r2,2113
 84048c0:	10a83004 	addi	r2,r2,-24384
 84048c4:	10800e17 	ldw	r2,56(r2)
 84048c8:	10800058 	cmpnei	r2,r2,1
 84048cc:	1000041e 	bne	r2,zero,84048e0 <alt_sys_init+0x1c0>
 84048d0:	00821074 	movhi	r2,2113
 84048d4:	10a83004 	addi	r2,r2,-24384
 84048d8:	10001115 	stw	zero,68(r2)
 84048dc:	00000e06 	br	8404918 <alt_sys_init+0x1f8>
 84048e0:	00821074 	movhi	r2,2113
 84048e4:	10a83004 	addi	r2,r2,-24384
 84048e8:	10800e17 	ldw	r2,56(r2)
 84048ec:	10800098 	cmpnei	r2,r2,2
 84048f0:	1000051e 	bne	r2,zero,8404908 <alt_sys_init+0x1e8>
 84048f4:	00c21074 	movhi	r3,2113
 84048f8:	18e83004 	addi	r3,r3,-24384
 84048fc:	00800044 	movi	r2,1
 8404900:	18801115 	stw	r2,68(r3)
 8404904:	00000406 	br	8404918 <alt_sys_init+0x1f8>
 8404908:	00c21074 	movhi	r3,2113
 840490c:	18e83004 	addi	r3,r3,-24384
 8404910:	00800084 	movi	r2,2
 8404914:	18801115 	stw	r2,68(r3)
 8404918:	e0ffff43 	ldbu	r3,-3(fp)
 840491c:	00800804 	movi	r2,32
 8404920:	10c7c83a 	sub	r3,r2,r3
 8404924:	00bfffc4 	movi	r2,-1
 8404928:	10c6d83a 	srl	r3,r2,r3
 840492c:	00821074 	movhi	r2,2113
 8404930:	10a83004 	addi	r2,r2,-24384
 8404934:	10c01215 	stw	r3,72(r2)
 8404938:	e0ffff43 	ldbu	r3,-3(fp)
 840493c:	00821074 	movhi	r2,2113
 8404940:	10a83004 	addi	r2,r2,-24384
 8404944:	10801117 	ldw	r2,68(r2)
 8404948:	1887883a 	add	r3,r3,r2
 840494c:	00821074 	movhi	r2,2113
 8404950:	10a83004 	addi	r2,r2,-24384
 8404954:	10c01315 	stw	r3,76(r2)
 8404958:	e0ffff03 	ldbu	r3,-4(fp)
 840495c:	00800804 	movi	r2,32
 8404960:	10c7c83a 	sub	r3,r2,r3
 8404964:	00bfffc4 	movi	r2,-1
 8404968:	10c6d83a 	srl	r3,r2,r3
 840496c:	00821074 	movhi	r2,2113
 8404970:	10a83004 	addi	r2,r2,-24384
 8404974:	10c01415 	stw	r3,80(r2)
 8404978:	01021074 	movhi	r4,2113
 840497c:	21283004 	addi	r4,r4,-24384
 8404980:	84049980 	call	8404998 <alt_dev_reg>
}
 8404984:	e037883a 	mov	sp,fp
 8404988:	dfc00117 	ldw	ra,4(sp)
 840498c:	df000017 	ldw	fp,0(sp)
 8404990:	dec00204 	addi	sp,sp,8
 8404994:	f800283a 	ret

08404998 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 8404998:	defffd04 	addi	sp,sp,-12
 840499c:	dfc00215 	stw	ra,8(sp)
 84049a0:	df000115 	stw	fp,4(sp)
 84049a4:	df000104 	addi	fp,sp,4
 84049a8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 84049ac:	e13fff17 	ldw	r4,-4(fp)
 84049b0:	01421074 	movhi	r5,2113
 84049b4:	2968bb04 	addi	r5,r5,-23828
 84049b8:	84075340 	call	8407534 <alt_dev_llist_insert>
}
 84049bc:	e037883a 	mov	sp,fp
 84049c0:	dfc00117 	ldw	ra,4(sp)
 84049c4:	df000017 	ldw	fp,0(sp)
 84049c8:	dec00204 	addi	sp,sp,8
 84049cc:	f800283a 	ret

084049d0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 84049d0:	defffa04 	addi	sp,sp,-24
 84049d4:	dfc00515 	stw	ra,20(sp)
 84049d8:	df000415 	stw	fp,16(sp)
 84049dc:	df000404 	addi	fp,sp,16
 84049e0:	e13ffd15 	stw	r4,-12(fp)
 84049e4:	e17ffe15 	stw	r5,-8(fp)
 84049e8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 84049ec:	e0bffd17 	ldw	r2,-12(fp)
 84049f0:	10800017 	ldw	r2,0(r2)
 84049f4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 84049f8:	e0bffc17 	ldw	r2,-16(fp)
 84049fc:	11000a04 	addi	r4,r2,40
 8404a00:	e0bffd17 	ldw	r2,-12(fp)
 8404a04:	11c00217 	ldw	r7,8(r2)
 8404a08:	e17ffe17 	ldw	r5,-8(fp)
 8404a0c:	e1bfff17 	ldw	r6,-4(fp)
 8404a10:	84050180 	call	8405018 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 8404a14:	e037883a 	mov	sp,fp
 8404a18:	dfc00117 	ldw	ra,4(sp)
 8404a1c:	df000017 	ldw	fp,0(sp)
 8404a20:	dec00204 	addi	sp,sp,8
 8404a24:	f800283a 	ret

08404a28 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 8404a28:	defffa04 	addi	sp,sp,-24
 8404a2c:	dfc00515 	stw	ra,20(sp)
 8404a30:	df000415 	stw	fp,16(sp)
 8404a34:	df000404 	addi	fp,sp,16
 8404a38:	e13ffd15 	stw	r4,-12(fp)
 8404a3c:	e17ffe15 	stw	r5,-8(fp)
 8404a40:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 8404a44:	e0bffd17 	ldw	r2,-12(fp)
 8404a48:	10800017 	ldw	r2,0(r2)
 8404a4c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 8404a50:	e0bffc17 	ldw	r2,-16(fp)
 8404a54:	11000a04 	addi	r4,r2,40
 8404a58:	e0bffd17 	ldw	r2,-12(fp)
 8404a5c:	11c00217 	ldw	r7,8(r2)
 8404a60:	e17ffe17 	ldw	r5,-8(fp)
 8404a64:	e1bfff17 	ldw	r6,-4(fp)
 8404a68:	840523c0 	call	840523c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 8404a6c:	e037883a 	mov	sp,fp
 8404a70:	dfc00117 	ldw	ra,4(sp)
 8404a74:	df000017 	ldw	fp,0(sp)
 8404a78:	dec00204 	addi	sp,sp,8
 8404a7c:	f800283a 	ret

08404a80 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 8404a80:	defffc04 	addi	sp,sp,-16
 8404a84:	dfc00315 	stw	ra,12(sp)
 8404a88:	df000215 	stw	fp,8(sp)
 8404a8c:	df000204 	addi	fp,sp,8
 8404a90:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 8404a94:	e0bfff17 	ldw	r2,-4(fp)
 8404a98:	10800017 	ldw	r2,0(r2)
 8404a9c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 8404aa0:	e0bffe17 	ldw	r2,-8(fp)
 8404aa4:	11000a04 	addi	r4,r2,40
 8404aa8:	e0bfff17 	ldw	r2,-4(fp)
 8404aac:	11400217 	ldw	r5,8(r2)
 8404ab0:	8404eb00 	call	8404eb0 <altera_avalon_jtag_uart_close>
}
 8404ab4:	e037883a 	mov	sp,fp
 8404ab8:	dfc00117 	ldw	ra,4(sp)
 8404abc:	df000017 	ldw	fp,0(sp)
 8404ac0:	dec00204 	addi	sp,sp,8
 8404ac4:	f800283a 	ret

08404ac8 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 8404ac8:	defffa04 	addi	sp,sp,-24
 8404acc:	dfc00515 	stw	ra,20(sp)
 8404ad0:	df000415 	stw	fp,16(sp)
 8404ad4:	df000404 	addi	fp,sp,16
 8404ad8:	e13ffd15 	stw	r4,-12(fp)
 8404adc:	e17ffe15 	stw	r5,-8(fp)
 8404ae0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 8404ae4:	e0bffd17 	ldw	r2,-12(fp)
 8404ae8:	10800017 	ldw	r2,0(r2)
 8404aec:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 8404af0:	e0bffc17 	ldw	r2,-16(fp)
 8404af4:	11000a04 	addi	r4,r2,40
 8404af8:	e17ffe17 	ldw	r5,-8(fp)
 8404afc:	e1bfff17 	ldw	r6,-4(fp)
 8404b00:	8404f240 	call	8404f24 <altera_avalon_jtag_uart_ioctl>
}
 8404b04:	e037883a 	mov	sp,fp
 8404b08:	dfc00117 	ldw	ra,4(sp)
 8404b0c:	df000017 	ldw	fp,0(sp)
 8404b10:	dec00204 	addi	sp,sp,8
 8404b14:	f800283a 	ret

08404b18 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 8404b18:	defffa04 	addi	sp,sp,-24
 8404b1c:	dfc00515 	stw	ra,20(sp)
 8404b20:	df000415 	stw	fp,16(sp)
 8404b24:	df000404 	addi	fp,sp,16
 8404b28:	e13ffd15 	stw	r4,-12(fp)
 8404b2c:	e17ffe15 	stw	r5,-8(fp)
 8404b30:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 8404b34:	e0fffd17 	ldw	r3,-12(fp)
 8404b38:	00800044 	movi	r2,1
 8404b3c:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 8404b40:	e0bffd17 	ldw	r2,-12(fp)
 8404b44:	10800017 	ldw	r2,0(r2)
 8404b48:	11000104 	addi	r4,r2,4
 8404b4c:	e0bffd17 	ldw	r2,-12(fp)
 8404b50:	10800817 	ldw	r2,32(r2)
 8404b54:	1007883a 	mov	r3,r2
 8404b58:	2005883a 	mov	r2,r4
 8404b5c:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 8404b60:	e13ffe17 	ldw	r4,-8(fp)
 8404b64:	e17fff17 	ldw	r5,-4(fp)
 8404b68:	d8000015 	stw	zero,0(sp)
 8404b6c:	01821034 	movhi	r6,2112
 8404b70:	3192f604 	addi	r6,r6,19416
 8404b74:	e1fffd17 	ldw	r7,-12(fp)
 8404b78:	84077d40 	call	84077d4 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 8404b7c:	e0bffd17 	ldw	r2,-12(fp)
 8404b80:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 8404b84:	e0bffd17 	ldw	r2,-12(fp)
 8404b88:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 8404b8c:	00821074 	movhi	r2,2113
 8404b90:	10aeb404 	addi	r2,r2,-17712
 8404b94:	10800017 	ldw	r2,0(r2)
 8404b98:	100b883a 	mov	r5,r2
 8404b9c:	01821034 	movhi	r6,2112
 8404ba0:	31938004 	addi	r6,r6,19968
 8404ba4:	e1fffd17 	ldw	r7,-12(fp)
 8404ba8:	84072140 	call	8407214 <alt_alarm_start>
 8404bac:	1004403a 	cmpge	r2,r2,zero
 8404bb0:	1000041e 	bne	r2,zero,8404bc4 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 8404bb4:	e0fffd17 	ldw	r3,-12(fp)
 8404bb8:	00a00034 	movhi	r2,32768
 8404bbc:	10bfffc4 	addi	r2,r2,-1
 8404bc0:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 8404bc4:	e037883a 	mov	sp,fp
 8404bc8:	dfc00117 	ldw	ra,4(sp)
 8404bcc:	df000017 	ldw	fp,0(sp)
 8404bd0:	dec00204 	addi	sp,sp,8
 8404bd4:	f800283a 	ret

08404bd8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 8404bd8:	defff804 	addi	sp,sp,-32
 8404bdc:	df000715 	stw	fp,28(sp)
 8404be0:	df000704 	addi	fp,sp,28
 8404be4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 8404be8:	e0bfff17 	ldw	r2,-4(fp)
 8404bec:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 8404bf0:	e0bffe17 	ldw	r2,-8(fp)
 8404bf4:	10800017 	ldw	r2,0(r2)
 8404bf8:	e0bffd15 	stw	r2,-12(fp)
 8404bfc:	00000006 	br	8404c00 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 8404c00:	e0bffd17 	ldw	r2,-12(fp)
 8404c04:	10800104 	addi	r2,r2,4
 8404c08:	10800037 	ldwio	r2,0(r2)
 8404c0c:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 8404c10:	e0bffc17 	ldw	r2,-16(fp)
 8404c14:	1080c00c 	andi	r2,r2,768
 8404c18:	1005003a 	cmpeq	r2,r2,zero
 8404c1c:	1000741e 	bne	r2,zero,8404df0 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 8404c20:	e0bffc17 	ldw	r2,-16(fp)
 8404c24:	1080400c 	andi	r2,r2,256
 8404c28:	1005003a 	cmpeq	r2,r2,zero
 8404c2c:	1000351e 	bne	r2,zero,8404d04 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 8404c30:	00800074 	movhi	r2,1
 8404c34:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 8404c38:	e0bffe17 	ldw	r2,-8(fp)
 8404c3c:	10800a17 	ldw	r2,40(r2)
 8404c40:	10800044 	addi	r2,r2,1
 8404c44:	1081ffcc 	andi	r2,r2,2047
 8404c48:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 8404c4c:	e0bffe17 	ldw	r2,-8(fp)
 8404c50:	10c00b17 	ldw	r3,44(r2)
 8404c54:	e0bffa17 	ldw	r2,-24(fp)
 8404c58:	18801626 	beq	r3,r2,8404cb4 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 8404c5c:	e0bffd17 	ldw	r2,-12(fp)
 8404c60:	10800037 	ldwio	r2,0(r2)
 8404c64:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 8404c68:	e0bffb17 	ldw	r2,-20(fp)
 8404c6c:	10a0000c 	andi	r2,r2,32768
 8404c70:	1005003a 	cmpeq	r2,r2,zero
 8404c74:	10000f1e 	bne	r2,zero,8404cb4 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 8404c78:	e0bffe17 	ldw	r2,-8(fp)
 8404c7c:	10c00a17 	ldw	r3,40(r2)
 8404c80:	e0bffb17 	ldw	r2,-20(fp)
 8404c84:	1009883a 	mov	r4,r2
 8404c88:	e0bffe17 	ldw	r2,-8(fp)
 8404c8c:	1885883a 	add	r2,r3,r2
 8404c90:	10800e04 	addi	r2,r2,56
 8404c94:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 8404c98:	e0bffe17 	ldw	r2,-8(fp)
 8404c9c:	10800a17 	ldw	r2,40(r2)
 8404ca0:	10800044 	addi	r2,r2,1
 8404ca4:	10c1ffcc 	andi	r3,r2,2047
 8404ca8:	e0bffe17 	ldw	r2,-8(fp)
 8404cac:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 8404cb0:	003fe106 	br	8404c38 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 8404cb4:	e0bffb17 	ldw	r2,-20(fp)
 8404cb8:	10bfffec 	andhi	r2,r2,65535
 8404cbc:	1005003a 	cmpeq	r2,r2,zero
 8404cc0:	1000101e 	bne	r2,zero,8404d04 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 8404cc4:	e0bffe17 	ldw	r2,-8(fp)
 8404cc8:	10c00817 	ldw	r3,32(r2)
 8404ccc:	00bfff84 	movi	r2,-2
 8404cd0:	1886703a 	and	r3,r3,r2
 8404cd4:	e0bffe17 	ldw	r2,-8(fp)
 8404cd8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 8404cdc:	e0bffd17 	ldw	r2,-12(fp)
 8404ce0:	11000104 	addi	r4,r2,4
 8404ce4:	e0bffe17 	ldw	r2,-8(fp)
 8404ce8:	10800817 	ldw	r2,32(r2)
 8404cec:	1007883a 	mov	r3,r2
 8404cf0:	2005883a 	mov	r2,r4
 8404cf4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 8404cf8:	e0bffd17 	ldw	r2,-12(fp)
 8404cfc:	10800104 	addi	r2,r2,4
 8404d00:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 8404d04:	e0bffc17 	ldw	r2,-16(fp)
 8404d08:	1080800c 	andi	r2,r2,512
 8404d0c:	1005003a 	cmpeq	r2,r2,zero
 8404d10:	103fbb1e 	bne	r2,zero,8404c00 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 8404d14:	e0bffc17 	ldw	r2,-16(fp)
 8404d18:	10bfffec 	andhi	r2,r2,65535
 8404d1c:	1004d43a 	srli	r2,r2,16
 8404d20:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 8404d24:	00001506 	br	8404d7c <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 8404d28:	e13ffd17 	ldw	r4,-12(fp)
 8404d2c:	e0bffe17 	ldw	r2,-8(fp)
 8404d30:	10c00d17 	ldw	r3,52(r2)
 8404d34:	e0bffe17 	ldw	r2,-8(fp)
 8404d38:	1885883a 	add	r2,r3,r2
 8404d3c:	10820e04 	addi	r2,r2,2104
 8404d40:	10800003 	ldbu	r2,0(r2)
 8404d44:	10c03fcc 	andi	r3,r2,255
 8404d48:	18c0201c 	xori	r3,r3,128
 8404d4c:	18ffe004 	addi	r3,r3,-128
 8404d50:	2005883a 	mov	r2,r4
 8404d54:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 8404d58:	e0bffe17 	ldw	r2,-8(fp)
 8404d5c:	10800d17 	ldw	r2,52(r2)
 8404d60:	10800044 	addi	r2,r2,1
 8404d64:	10c1ffcc 	andi	r3,r2,2047
 8404d68:	e0bffe17 	ldw	r2,-8(fp)
 8404d6c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 8404d70:	e0bff917 	ldw	r2,-28(fp)
 8404d74:	10bfffc4 	addi	r2,r2,-1
 8404d78:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 8404d7c:	e0bff917 	ldw	r2,-28(fp)
 8404d80:	1005003a 	cmpeq	r2,r2,zero
 8404d84:	1000051e 	bne	r2,zero,8404d9c <altera_avalon_jtag_uart_irq+0x1c4>
 8404d88:	e0bffe17 	ldw	r2,-8(fp)
 8404d8c:	10c00d17 	ldw	r3,52(r2)
 8404d90:	e0bffe17 	ldw	r2,-8(fp)
 8404d94:	10800c17 	ldw	r2,48(r2)
 8404d98:	18bfe31e 	bne	r3,r2,8404d28 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 8404d9c:	e0bff917 	ldw	r2,-28(fp)
 8404da0:	1005003a 	cmpeq	r2,r2,zero
 8404da4:	103f961e 	bne	r2,zero,8404c00 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 8404da8:	e0bffe17 	ldw	r2,-8(fp)
 8404dac:	10c00817 	ldw	r3,32(r2)
 8404db0:	00bfff44 	movi	r2,-3
 8404db4:	1886703a 	and	r3,r3,r2
 8404db8:	e0bffe17 	ldw	r2,-8(fp)
 8404dbc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 8404dc0:	e0bffe17 	ldw	r2,-8(fp)
 8404dc4:	10800017 	ldw	r2,0(r2)
 8404dc8:	11000104 	addi	r4,r2,4
 8404dcc:	e0bffe17 	ldw	r2,-8(fp)
 8404dd0:	10800817 	ldw	r2,32(r2)
 8404dd4:	1007883a 	mov	r3,r2
 8404dd8:	2005883a 	mov	r2,r4
 8404ddc:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 8404de0:	e0bffd17 	ldw	r2,-12(fp)
 8404de4:	10800104 	addi	r2,r2,4
 8404de8:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 8404dec:	003f8406 	br	8404c00 <altera_avalon_jtag_uart_irq+0x28>
}
 8404df0:	e037883a 	mov	sp,fp
 8404df4:	df000017 	ldw	fp,0(sp)
 8404df8:	dec00104 	addi	sp,sp,4
 8404dfc:	f800283a 	ret

08404e00 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 8404e00:	defffc04 	addi	sp,sp,-16
 8404e04:	df000315 	stw	fp,12(sp)
 8404e08:	df000304 	addi	fp,sp,12
 8404e0c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 8404e10:	e0bfff17 	ldw	r2,-4(fp)
 8404e14:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 8404e18:	e0bffe17 	ldw	r2,-8(fp)
 8404e1c:	10800017 	ldw	r2,0(r2)
 8404e20:	10800104 	addi	r2,r2,4
 8404e24:	10800037 	ldwio	r2,0(r2)
 8404e28:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 8404e2c:	e0bffd17 	ldw	r2,-12(fp)
 8404e30:	1081000c 	andi	r2,r2,1024
 8404e34:	1005003a 	cmpeq	r2,r2,zero
 8404e38:	10000c1e 	bne	r2,zero,8404e6c <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 8404e3c:	e0bffe17 	ldw	r2,-8(fp)
 8404e40:	10800017 	ldw	r2,0(r2)
 8404e44:	11000104 	addi	r4,r2,4
 8404e48:	e0bffe17 	ldw	r2,-8(fp)
 8404e4c:	10800817 	ldw	r2,32(r2)
 8404e50:	10810014 	ori	r2,r2,1024
 8404e54:	1007883a 	mov	r3,r2
 8404e58:	2005883a 	mov	r2,r4
 8404e5c:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 8404e60:	e0bffe17 	ldw	r2,-8(fp)
 8404e64:	10000915 	stw	zero,36(r2)
 8404e68:	00000a06 	br	8404e94 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 8404e6c:	e0bffe17 	ldw	r2,-8(fp)
 8404e70:	10c00917 	ldw	r3,36(r2)
 8404e74:	00a00034 	movhi	r2,32768
 8404e78:	10bfff04 	addi	r2,r2,-4
 8404e7c:	10c00536 	bltu	r2,r3,8404e94 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 8404e80:	e0bffe17 	ldw	r2,-8(fp)
 8404e84:	10800917 	ldw	r2,36(r2)
 8404e88:	10c00044 	addi	r3,r2,1
 8404e8c:	e0bffe17 	ldw	r2,-8(fp)
 8404e90:	10c00915 	stw	r3,36(r2)
 8404e94:	00821074 	movhi	r2,2113
 8404e98:	10aeb404 	addi	r2,r2,-17712
 8404e9c:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 8404ea0:	e037883a 	mov	sp,fp
 8404ea4:	df000017 	ldw	fp,0(sp)
 8404ea8:	dec00104 	addi	sp,sp,4
 8404eac:	f800283a 	ret

08404eb0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 8404eb0:	defffc04 	addi	sp,sp,-16
 8404eb4:	df000315 	stw	fp,12(sp)
 8404eb8:	df000304 	addi	fp,sp,12
 8404ebc:	e13ffd15 	stw	r4,-12(fp)
 8404ec0:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 8404ec4:	00000706 	br	8404ee4 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 8404ec8:	e0bffe17 	ldw	r2,-8(fp)
 8404ecc:	1090000c 	andi	r2,r2,16384
 8404ed0:	1005003a 	cmpeq	r2,r2,zero
 8404ed4:	1000031e 	bne	r2,zero,8404ee4 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 8404ed8:	00bffd44 	movi	r2,-11
 8404edc:	e0bfff15 	stw	r2,-4(fp)
 8404ee0:	00000b06 	br	8404f10 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 8404ee4:	e0bffd17 	ldw	r2,-12(fp)
 8404ee8:	10c00d17 	ldw	r3,52(r2)
 8404eec:	e0bffd17 	ldw	r2,-12(fp)
 8404ef0:	10800c17 	ldw	r2,48(r2)
 8404ef4:	18800526 	beq	r3,r2,8404f0c <altera_avalon_jtag_uart_close+0x5c>
 8404ef8:	e0bffd17 	ldw	r2,-12(fp)
 8404efc:	10c00917 	ldw	r3,36(r2)
 8404f00:	e0bffd17 	ldw	r2,-12(fp)
 8404f04:	10800117 	ldw	r2,4(r2)
 8404f08:	18bfef36 	bltu	r3,r2,8404ec8 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 8404f0c:	e03fff15 	stw	zero,-4(fp)
 8404f10:	e0bfff17 	ldw	r2,-4(fp)
}
 8404f14:	e037883a 	mov	sp,fp
 8404f18:	df000017 	ldw	fp,0(sp)
 8404f1c:	dec00104 	addi	sp,sp,4
 8404f20:	f800283a 	ret

08404f24 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 8404f24:	defff804 	addi	sp,sp,-32
 8404f28:	df000715 	stw	fp,28(sp)
 8404f2c:	df000704 	addi	fp,sp,28
 8404f30:	e13ffb15 	stw	r4,-20(fp)
 8404f34:	e17ffc15 	stw	r5,-16(fp)
 8404f38:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 8404f3c:	00bff9c4 	movi	r2,-25
 8404f40:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 8404f44:	e0bffc17 	ldw	r2,-16(fp)
 8404f48:	e0bfff15 	stw	r2,-4(fp)
 8404f4c:	e0ffff17 	ldw	r3,-4(fp)
 8404f50:	189a8060 	cmpeqi	r2,r3,27137
 8404f54:	1000041e 	bne	r2,zero,8404f68 <altera_avalon_jtag_uart_ioctl+0x44>
 8404f58:	e0ffff17 	ldw	r3,-4(fp)
 8404f5c:	189a80a0 	cmpeqi	r2,r3,27138
 8404f60:	10001b1e 	bne	r2,zero,8404fd0 <altera_avalon_jtag_uart_ioctl+0xac>
 8404f64:	00002706 	br	8405004 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 8404f68:	e0bffb17 	ldw	r2,-20(fp)
 8404f6c:	10c00117 	ldw	r3,4(r2)
 8404f70:	00a00034 	movhi	r2,32768
 8404f74:	10bfffc4 	addi	r2,r2,-1
 8404f78:	18802226 	beq	r3,r2,8405004 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 8404f7c:	e0bffd17 	ldw	r2,-12(fp)
 8404f80:	10800017 	ldw	r2,0(r2)
 8404f84:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 8404f88:	e0bff917 	ldw	r2,-28(fp)
 8404f8c:	10800090 	cmplti	r2,r2,2
 8404f90:	1000071e 	bne	r2,zero,8404fb0 <altera_avalon_jtag_uart_ioctl+0x8c>
 8404f94:	e0fff917 	ldw	r3,-28(fp)
 8404f98:	00a00034 	movhi	r2,32768
 8404f9c:	10bfffc4 	addi	r2,r2,-1
 8404fa0:	18800326 	beq	r3,r2,8404fb0 <altera_avalon_jtag_uart_ioctl+0x8c>
 8404fa4:	e0bff917 	ldw	r2,-28(fp)
 8404fa8:	e0bffe15 	stw	r2,-8(fp)
 8404fac:	00000306 	br	8404fbc <altera_avalon_jtag_uart_ioctl+0x98>
 8404fb0:	00e00034 	movhi	r3,32768
 8404fb4:	18ffff84 	addi	r3,r3,-2
 8404fb8:	e0fffe15 	stw	r3,-8(fp)
 8404fbc:	e0bffb17 	ldw	r2,-20(fp)
 8404fc0:	e0fffe17 	ldw	r3,-8(fp)
 8404fc4:	10c00115 	stw	r3,4(r2)
      rc = 0;
 8404fc8:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 8404fcc:	00000d06 	br	8405004 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 8404fd0:	e0bffb17 	ldw	r2,-20(fp)
 8404fd4:	10c00117 	ldw	r3,4(r2)
 8404fd8:	00a00034 	movhi	r2,32768
 8404fdc:	10bfffc4 	addi	r2,r2,-1
 8404fe0:	18800826 	beq	r3,r2,8405004 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 8404fe4:	e13ffd17 	ldw	r4,-12(fp)
 8404fe8:	e0bffb17 	ldw	r2,-20(fp)
 8404fec:	10c00917 	ldw	r3,36(r2)
 8404ff0:	e0bffb17 	ldw	r2,-20(fp)
 8404ff4:	10800117 	ldw	r2,4(r2)
 8404ff8:	1885803a 	cmpltu	r2,r3,r2
 8404ffc:	20800015 	stw	r2,0(r4)
      rc = 0;
 8405000:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 8405004:	e0bffa17 	ldw	r2,-24(fp)
}
 8405008:	e037883a 	mov	sp,fp
 840500c:	df000017 	ldw	fp,0(sp)
 8405010:	dec00104 	addi	sp,sp,4
 8405014:	f800283a 	ret

08405018 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 8405018:	defff204 	addi	sp,sp,-56
 840501c:	dfc00d15 	stw	ra,52(sp)
 8405020:	df000c15 	stw	fp,48(sp)
 8405024:	df000c04 	addi	fp,sp,48
 8405028:	e13ffb15 	stw	r4,-20(fp)
 840502c:	e17ffc15 	stw	r5,-16(fp)
 8405030:	e1bffd15 	stw	r6,-12(fp)
 8405034:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 8405038:	e0bffc17 	ldw	r2,-16(fp)
 840503c:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 8405040:	00004806 	br	8405164 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 8405044:	e0bffb17 	ldw	r2,-20(fp)
 8405048:	10800a17 	ldw	r2,40(r2)
 840504c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 8405050:	e0bffb17 	ldw	r2,-20(fp)
 8405054:	10800b17 	ldw	r2,44(r2)
 8405058:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 840505c:	e0fff717 	ldw	r3,-36(fp)
 8405060:	e0bff617 	ldw	r2,-40(fp)
 8405064:	18800536 	bltu	r3,r2,840507c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 8405068:	e0bff717 	ldw	r2,-36(fp)
 840506c:	e0fff617 	ldw	r3,-40(fp)
 8405070:	10c5c83a 	sub	r2,r2,r3
 8405074:	e0bff815 	stw	r2,-32(fp)
 8405078:	00000406 	br	840508c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 840507c:	00820004 	movi	r2,2048
 8405080:	e0fff617 	ldw	r3,-40(fp)
 8405084:	10c5c83a 	sub	r2,r2,r3
 8405088:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 840508c:	e0bff817 	ldw	r2,-32(fp)
 8405090:	1005003a 	cmpeq	r2,r2,zero
 8405094:	10001f1e 	bne	r2,zero,8405114 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 8405098:	e0fffd17 	ldw	r3,-12(fp)
 840509c:	e0bff817 	ldw	r2,-32(fp)
 84050a0:	1880022e 	bgeu	r3,r2,84050ac <altera_avalon_jtag_uart_read+0x94>
        n = space;
 84050a4:	e0bffd17 	ldw	r2,-12(fp)
 84050a8:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 84050ac:	e0bffb17 	ldw	r2,-20(fp)
 84050b0:	10c00e04 	addi	r3,r2,56
 84050b4:	e0bff617 	ldw	r2,-40(fp)
 84050b8:	1887883a 	add	r3,r3,r2
 84050bc:	e0bffa17 	ldw	r2,-24(fp)
 84050c0:	1009883a 	mov	r4,r2
 84050c4:	180b883a 	mov	r5,r3
 84050c8:	e1bff817 	ldw	r6,-32(fp)
 84050cc:	84083ec0 	call	84083ec <memcpy>
      ptr   += n;
 84050d0:	e0fff817 	ldw	r3,-32(fp)
 84050d4:	e0bffa17 	ldw	r2,-24(fp)
 84050d8:	10c5883a 	add	r2,r2,r3
 84050dc:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 84050e0:	e0fffd17 	ldw	r3,-12(fp)
 84050e4:	e0bff817 	ldw	r2,-32(fp)
 84050e8:	1885c83a 	sub	r2,r3,r2
 84050ec:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 84050f0:	e0fff617 	ldw	r3,-40(fp)
 84050f4:	e0bff817 	ldw	r2,-32(fp)
 84050f8:	1885883a 	add	r2,r3,r2
 84050fc:	10c1ffcc 	andi	r3,r2,2047
 8405100:	e0bffb17 	ldw	r2,-20(fp)
 8405104:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 8405108:	e0bffd17 	ldw	r2,-12(fp)
 840510c:	10800048 	cmpgei	r2,r2,1
 8405110:	103fcc1e 	bne	r2,zero,8405044 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 8405114:	e0fffa17 	ldw	r3,-24(fp)
 8405118:	e0bffc17 	ldw	r2,-16(fp)
 840511c:	1880141e 	bne	r3,r2,8405170 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 8405120:	e0bffe17 	ldw	r2,-8(fp)
 8405124:	1090000c 	andi	r2,r2,16384
 8405128:	1004c03a 	cmpne	r2,r2,zero
 840512c:	1000101e 	bne	r2,zero,8405170 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 8405130:	e0bffb17 	ldw	r2,-20(fp)
 8405134:	10c00a17 	ldw	r3,40(r2)
 8405138:	e0bff717 	ldw	r2,-36(fp)
 840513c:	1880051e 	bne	r3,r2,8405154 <altera_avalon_jtag_uart_read+0x13c>
 8405140:	e0bffb17 	ldw	r2,-20(fp)
 8405144:	10c00917 	ldw	r3,36(r2)
 8405148:	e0bffb17 	ldw	r2,-20(fp)
 840514c:	10800117 	ldw	r2,4(r2)
 8405150:	18bff736 	bltu	r3,r2,8405130 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 8405154:	e0bffb17 	ldw	r2,-20(fp)
 8405158:	10c00a17 	ldw	r3,40(r2)
 840515c:	e0bff717 	ldw	r2,-36(fp)
 8405160:	18800326 	beq	r3,r2,8405170 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 8405164:	e0bffd17 	ldw	r2,-12(fp)
 8405168:	10800048 	cmpgei	r2,r2,1
 840516c:	103fb51e 	bne	r2,zero,8405044 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 8405170:	e0fffa17 	ldw	r3,-24(fp)
 8405174:	e0bffc17 	ldw	r2,-16(fp)
 8405178:	18801926 	beq	r3,r2,84051e0 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 840517c:	0005303a 	rdctl	r2,status
 8405180:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8405184:	e0fff517 	ldw	r3,-44(fp)
 8405188:	00bfff84 	movi	r2,-2
 840518c:	1884703a 	and	r2,r3,r2
 8405190:	1001703a 	wrctl	status,r2
  
  return context;
 8405194:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 8405198:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 840519c:	e0bffb17 	ldw	r2,-20(fp)
 84051a0:	10800817 	ldw	r2,32(r2)
 84051a4:	10c00054 	ori	r3,r2,1
 84051a8:	e0bffb17 	ldw	r2,-20(fp)
 84051ac:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 84051b0:	e0bffb17 	ldw	r2,-20(fp)
 84051b4:	10800017 	ldw	r2,0(r2)
 84051b8:	11000104 	addi	r4,r2,4
 84051bc:	e0bffb17 	ldw	r2,-20(fp)
 84051c0:	10800817 	ldw	r2,32(r2)
 84051c4:	1007883a 	mov	r3,r2
 84051c8:	2005883a 	mov	r2,r4
 84051cc:	10c00035 	stwio	r3,0(r2)
 84051d0:	e0bff917 	ldw	r2,-28(fp)
 84051d4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 84051d8:	e0bff417 	ldw	r2,-48(fp)
 84051dc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 84051e0:	e0fffa17 	ldw	r3,-24(fp)
 84051e4:	e0bffc17 	ldw	r2,-16(fp)
 84051e8:	18800526 	beq	r3,r2,8405200 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 84051ec:	e0fffa17 	ldw	r3,-24(fp)
 84051f0:	e0bffc17 	ldw	r2,-16(fp)
 84051f4:	1887c83a 	sub	r3,r3,r2
 84051f8:	e0ffff15 	stw	r3,-4(fp)
 84051fc:	00000906 	br	8405224 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 8405200:	e0bffe17 	ldw	r2,-8(fp)
 8405204:	1090000c 	andi	r2,r2,16384
 8405208:	1005003a 	cmpeq	r2,r2,zero
 840520c:	1000031e 	bne	r2,zero,840521c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 8405210:	00bffd44 	movi	r2,-11
 8405214:	e0bfff15 	stw	r2,-4(fp)
 8405218:	00000206 	br	8405224 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 840521c:	00bffec4 	movi	r2,-5
 8405220:	e0bfff15 	stw	r2,-4(fp)
 8405224:	e0bfff17 	ldw	r2,-4(fp)
}
 8405228:	e037883a 	mov	sp,fp
 840522c:	dfc00117 	ldw	ra,4(sp)
 8405230:	df000017 	ldw	fp,0(sp)
 8405234:	dec00204 	addi	sp,sp,8
 8405238:	f800283a 	ret

0840523c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 840523c:	defff204 	addi	sp,sp,-56
 8405240:	dfc00d15 	stw	ra,52(sp)
 8405244:	df000c15 	stw	fp,48(sp)
 8405248:	df000c04 	addi	fp,sp,48
 840524c:	e13ffb15 	stw	r4,-20(fp)
 8405250:	e17ffc15 	stw	r5,-16(fp)
 8405254:	e1bffd15 	stw	r6,-12(fp)
 8405258:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 840525c:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 8405260:	e0bffc17 	ldw	r2,-16(fp)
 8405264:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 8405268:	00003a06 	br	8405354 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 840526c:	e0bffb17 	ldw	r2,-20(fp)
 8405270:	10800c17 	ldw	r2,48(r2)
 8405274:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 8405278:	e0bffb17 	ldw	r2,-20(fp)
 840527c:	10800d17 	ldw	r2,52(r2)
 8405280:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 8405284:	e0fffa17 	ldw	r3,-24(fp)
 8405288:	e0bff917 	ldw	r2,-28(fp)
 840528c:	1880062e 	bgeu	r3,r2,84052a8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 8405290:	e0fff917 	ldw	r3,-28(fp)
 8405294:	e0bffa17 	ldw	r2,-24(fp)
 8405298:	1885c83a 	sub	r2,r3,r2
 840529c:	10bfffc4 	addi	r2,r2,-1
 84052a0:	e0bff815 	stw	r2,-32(fp)
 84052a4:	00000c06 	br	84052d8 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 84052a8:	e0bff917 	ldw	r2,-28(fp)
 84052ac:	1005003a 	cmpeq	r2,r2,zero
 84052b0:	1000051e 	bne	r2,zero,84052c8 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 84052b4:	00820004 	movi	r2,2048
 84052b8:	e0fffa17 	ldw	r3,-24(fp)
 84052bc:	10c5c83a 	sub	r2,r2,r3
 84052c0:	e0bff815 	stw	r2,-32(fp)
 84052c4:	00000406 	br	84052d8 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 84052c8:	0081ffc4 	movi	r2,2047
 84052cc:	e0fffa17 	ldw	r3,-24(fp)
 84052d0:	10c5c83a 	sub	r2,r2,r3
 84052d4:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 84052d8:	e0bff817 	ldw	r2,-32(fp)
 84052dc:	1005003a 	cmpeq	r2,r2,zero
 84052e0:	10001f1e 	bne	r2,zero,8405360 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 84052e4:	e0fffd17 	ldw	r3,-12(fp)
 84052e8:	e0bff817 	ldw	r2,-32(fp)
 84052ec:	1880022e 	bgeu	r3,r2,84052f8 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 84052f0:	e0bffd17 	ldw	r2,-12(fp)
 84052f4:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 84052f8:	e0bffb17 	ldw	r2,-20(fp)
 84052fc:	10c20e04 	addi	r3,r2,2104
 8405300:	e0bffa17 	ldw	r2,-24(fp)
 8405304:	1885883a 	add	r2,r3,r2
 8405308:	e0fffc17 	ldw	r3,-16(fp)
 840530c:	1009883a 	mov	r4,r2
 8405310:	180b883a 	mov	r5,r3
 8405314:	e1bff817 	ldw	r6,-32(fp)
 8405318:	84083ec0 	call	84083ec <memcpy>
      ptr   += n;
 840531c:	e0fff817 	ldw	r3,-32(fp)
 8405320:	e0bffc17 	ldw	r2,-16(fp)
 8405324:	10c5883a 	add	r2,r2,r3
 8405328:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 840532c:	e0fffd17 	ldw	r3,-12(fp)
 8405330:	e0bff817 	ldw	r2,-32(fp)
 8405334:	1885c83a 	sub	r2,r3,r2
 8405338:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 840533c:	e0fffa17 	ldw	r3,-24(fp)
 8405340:	e0bff817 	ldw	r2,-32(fp)
 8405344:	1885883a 	add	r2,r3,r2
 8405348:	10c1ffcc 	andi	r3,r2,2047
 840534c:	e0bffb17 	ldw	r2,-20(fp)
 8405350:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 8405354:	e0bffd17 	ldw	r2,-12(fp)
 8405358:	10800048 	cmpgei	r2,r2,1
 840535c:	103fc31e 	bne	r2,zero,840526c <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8405360:	0005303a 	rdctl	r2,status
 8405364:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8405368:	e0fff517 	ldw	r3,-44(fp)
 840536c:	00bfff84 	movi	r2,-2
 8405370:	1884703a 	and	r2,r3,r2
 8405374:	1001703a 	wrctl	status,r2
  
  return context;
 8405378:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 840537c:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 8405380:	e0bffb17 	ldw	r2,-20(fp)
 8405384:	10800817 	ldw	r2,32(r2)
 8405388:	10c00094 	ori	r3,r2,2
 840538c:	e0bffb17 	ldw	r2,-20(fp)
 8405390:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 8405394:	e0bffb17 	ldw	r2,-20(fp)
 8405398:	10800017 	ldw	r2,0(r2)
 840539c:	11000104 	addi	r4,r2,4
 84053a0:	e0bffb17 	ldw	r2,-20(fp)
 84053a4:	10800817 	ldw	r2,32(r2)
 84053a8:	1007883a 	mov	r3,r2
 84053ac:	2005883a 	mov	r2,r4
 84053b0:	10c00035 	stwio	r3,0(r2)
 84053b4:	e0bff717 	ldw	r2,-36(fp)
 84053b8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 84053bc:	e0bff417 	ldw	r2,-48(fp)
 84053c0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 84053c4:	e0bffd17 	ldw	r2,-12(fp)
 84053c8:	10800050 	cmplti	r2,r2,1
 84053cc:	1000111e 	bne	r2,zero,8405414 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 84053d0:	e0bffe17 	ldw	r2,-8(fp)
 84053d4:	1090000c 	andi	r2,r2,16384
 84053d8:	1004c03a 	cmpne	r2,r2,zero
 84053dc:	1000101e 	bne	r2,zero,8405420 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 84053e0:	e0bffb17 	ldw	r2,-20(fp)
 84053e4:	10c00d17 	ldw	r3,52(r2)
 84053e8:	e0bff917 	ldw	r2,-28(fp)
 84053ec:	1880051e 	bne	r3,r2,8405404 <altera_avalon_jtag_uart_write+0x1c8>
 84053f0:	e0bffb17 	ldw	r2,-20(fp)
 84053f4:	10c00917 	ldw	r3,36(r2)
 84053f8:	e0bffb17 	ldw	r2,-20(fp)
 84053fc:	10800117 	ldw	r2,4(r2)
 8405400:	18bff736 	bltu	r3,r2,84053e0 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 8405404:	e0bffb17 	ldw	r2,-20(fp)
 8405408:	10c00d17 	ldw	r3,52(r2)
 840540c:	e0bff917 	ldw	r2,-28(fp)
 8405410:	18800326 	beq	r3,r2,8405420 <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
 8405414:	e0bffd17 	ldw	r2,-12(fp)
 8405418:	10800048 	cmpgei	r2,r2,1
 840541c:	103fcd1e 	bne	r2,zero,8405354 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 8405420:	e0fffc17 	ldw	r3,-16(fp)
 8405424:	e0bff617 	ldw	r2,-40(fp)
 8405428:	18800526 	beq	r3,r2,8405440 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 840542c:	e0fffc17 	ldw	r3,-16(fp)
 8405430:	e0bff617 	ldw	r2,-40(fp)
 8405434:	1887c83a 	sub	r3,r3,r2
 8405438:	e0ffff15 	stw	r3,-4(fp)
 840543c:	00000906 	br	8405464 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 8405440:	e0bffe17 	ldw	r2,-8(fp)
 8405444:	1090000c 	andi	r2,r2,16384
 8405448:	1005003a 	cmpeq	r2,r2,zero
 840544c:	1000031e 	bne	r2,zero,840545c <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 8405450:	00bffd44 	movi	r2,-11
 8405454:	e0bfff15 	stw	r2,-4(fp)
 8405458:	00000206 	br	8405464 <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
 840545c:	00bffec4 	movi	r2,-5
 8405460:	e0bfff15 	stw	r2,-4(fp)
 8405464:	e0bfff17 	ldw	r2,-4(fp)
}
 8405468:	e037883a 	mov	sp,fp
 840546c:	dfc00117 	ldw	ra,4(sp)
 8405470:	df000017 	ldw	fp,0(sp)
 8405474:	dec00204 	addi	sp,sp,8
 8405478:	f800283a 	ret

0840547c <alt_avalon_mailbox_init>:

/*
 * Register a Mutex device
 */
int alt_avalon_mailbox_init (alt_mailbox_dev* dev)
{
 840547c:	defffa04 	addi	sp,sp,-24
 8405480:	dfc00515 	stw	ra,20(sp)
 8405484:	df000415 	stw	fp,16(sp)
 8405488:	df000404 	addi	fp,sp,16
 840548c:	e13fff15 	stw	r4,-4(fp)
  int ret_code;
  alt_mutex_dev* write_mutex, *read_mutex;
  extern alt_llist alt_mailbox_list;

  ret_code = alt_avalon_mutex_reg( &dev->write_mutex );
 8405490:	e0bfff17 	ldw	r2,-4(fp)
 8405494:	11000704 	addi	r4,r2,28
 8405498:	84055d40 	call	84055d4 <alt_avalon_mutex_reg>
 840549c:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code)
 84054a0:	e0bffe17 	ldw	r2,-8(fp)
 84054a4:	1004c03a 	cmpne	r2,r2,zero
 84054a8:	1000041e 	bne	r2,zero,84054bc <alt_avalon_mailbox_init+0x40>
  {
    ret_code = alt_avalon_mutex_reg( &dev->read_mutex );
 84054ac:	e0bfff17 	ldw	r2,-4(fp)
 84054b0:	11000b04 	addi	r4,r2,44
 84054b4:	84055d40 	call	84055d4 <alt_avalon_mutex_reg>
 84054b8:	e0bffe15 	stw	r2,-8(fp)
  }

  if (!ret_code)
 84054bc:	e0bffe17 	ldw	r2,-8(fp)
 84054c0:	1004c03a 	cmpne	r2,r2,zero
 84054c4:	1000041e 	bne	r2,zero,84054d8 <alt_avalon_mailbox_init+0x5c>
  {
    ret_code = alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mailbox_list);
 84054c8:	e13fff17 	ldw	r4,-4(fp)
 84054cc:	d1600604 	addi	r5,gp,-32744
 84054d0:	84075340 	call	8407534 <alt_dev_llist_insert>
 84054d4:	e0bffe15 	stw	r2,-8(fp)
  }

  if (!ret_code)
 84054d8:	e0bffe17 	ldw	r2,-8(fp)
 84054dc:	1004c03a 	cmpne	r2,r2,zero
 84054e0:	1000361e 	bne	r2,zero,84055bc <alt_avalon_mailbox_init+0x140>
  {
    write_mutex = altera_avalon_mutex_open(dev->write_mutex.name);
 84054e4:	e0bfff17 	ldw	r2,-4(fp)
 84054e8:	11000917 	ldw	r4,36(r2)
 84054ec:	8405a200 	call	8405a20 <altera_avalon_mutex_open>
 84054f0:	e0bffd15 	stw	r2,-12(fp)
    if (write_mutex)
 84054f4:	e0bffd17 	ldw	r2,-12(fp)
 84054f8:	1005003a 	cmpeq	r2,r2,zero
 84054fc:	10002f1e 	bne	r2,zero,84055bc <alt_avalon_mailbox_init+0x140>
    {
      read_mutex = altera_avalon_mutex_open(dev->read_mutex.name);
 8405500:	e0bfff17 	ldw	r2,-4(fp)
 8405504:	11000d17 	ldw	r4,52(r2)
 8405508:	8405a200 	call	8405a20 <altera_avalon_mutex_open>
 840550c:	e0bffc15 	stw	r2,-16(fp)
      if (read_mutex)
 8405510:	e0bffc17 	ldw	r2,-16(fp)
 8405514:	1005003a 	cmpeq	r2,r2,zero
 8405518:	1000281e 	bne	r2,zero,84055bc <alt_avalon_mailbox_init+0x140>
      {
        while (altera_avalon_mutex_first_lock(write_mutex))
 840551c:	00000f06 	br	840555c <alt_avalon_mailbox_init+0xe0>
        {
          if (!altera_avalon_mutex_trylock(write_mutex, 1))
 8405520:	e13ffd17 	ldw	r4,-12(fp)
 8405524:	01400044 	movi	r5,1
 8405528:	8405b380 	call	8405b38 <altera_avalon_mutex_trylock>
 840552c:	1004c03a 	cmpne	r2,r2,zero
 8405530:	10000a1e 	bne	r2,zero,840555c <alt_avalon_mailbox_init+0xe0>
          {
            IOWR((alt_u32)(dev->write_ptr), 0,
 8405534:	e0bfff17 	ldw	r2,-4(fp)
 8405538:	10800317 	ldw	r2,12(r2)
 840553c:	1009883a 	mov	r4,r2
 8405540:	e0bfff17 	ldw	r2,-4(fp)
 8405544:	10800517 	ldw	r2,20(r2)
 8405548:	1007883a 	mov	r3,r2
 840554c:	2005883a 	mov	r2,r4
 8405550:	10c00035 	stwio	r3,0(r2)
              (alt_u32) dev->mailbox_mem_start_ptr);
            altera_avalon_mutex_unlock(write_mutex);
 8405554:	e13ffd17 	ldw	r4,-12(fp)
 8405558:	8405b780 	call	8405b78 <altera_avalon_mutex_unlock>
    if (write_mutex)
    {
      read_mutex = altera_avalon_mutex_open(dev->read_mutex.name);
      if (read_mutex)
      {
        while (altera_avalon_mutex_first_lock(write_mutex))
 840555c:	e13ffd17 	ldw	r4,-12(fp)
 8405560:	8405c500 	call	8405c50 <altera_avalon_mutex_first_lock>
 8405564:	1004c03a 	cmpne	r2,r2,zero
 8405568:	103fed1e 	bne	r2,zero,8405520 <alt_avalon_mailbox_init+0xa4>
              (alt_u32) dev->mailbox_mem_start_ptr);
            altera_avalon_mutex_unlock(write_mutex);
          }
        }

        while (altera_avalon_mutex_first_lock(read_mutex))
 840556c:	00000f06 	br	84055ac <alt_avalon_mailbox_init+0x130>
        {
          if (!altera_avalon_mutex_trylock(read_mutex, 1))
 8405570:	e13ffc17 	ldw	r4,-16(fp)
 8405574:	01400044 	movi	r5,1
 8405578:	8405b380 	call	8405b38 <altera_avalon_mutex_trylock>
 840557c:	1004c03a 	cmpne	r2,r2,zero
 8405580:	10000a1e 	bne	r2,zero,84055ac <alt_avalon_mailbox_init+0x130>
          {
            IOWR((alt_u32)(dev->read_ptr), 0,
 8405584:	e0bfff17 	ldw	r2,-4(fp)
 8405588:	10800417 	ldw	r2,16(r2)
 840558c:	1009883a 	mov	r4,r2
 8405590:	e0bfff17 	ldw	r2,-4(fp)
 8405594:	10800517 	ldw	r2,20(r2)
 8405598:	1007883a 	mov	r3,r2
 840559c:	2005883a 	mov	r2,r4
 84055a0:	10c00035 	stwio	r3,0(r2)
              (alt_u32) dev->mailbox_mem_start_ptr);
            altera_avalon_mutex_unlock(read_mutex);
 84055a4:	e13ffc17 	ldw	r4,-16(fp)
 84055a8:	8405b780 	call	8405b78 <altera_avalon_mutex_unlock>
              (alt_u32) dev->mailbox_mem_start_ptr);
            altera_avalon_mutex_unlock(write_mutex);
          }
        }

        while (altera_avalon_mutex_first_lock(read_mutex))
 84055ac:	e13ffc17 	ldw	r4,-16(fp)
 84055b0:	8405c500 	call	8405c50 <altera_avalon_mutex_first_lock>
 84055b4:	1004c03a 	cmpne	r2,r2,zero
 84055b8:	103fed1e 	bne	r2,zero,8405570 <alt_avalon_mailbox_init+0xf4>
          }
        }
      }
    }
  }
  return ret_code;
 84055bc:	e0bffe17 	ldw	r2,-8(fp)
}
 84055c0:	e037883a 	mov	sp,fp
 84055c4:	dfc00117 	ldw	ra,4(sp)
 84055c8:	df000017 	ldw	fp,0(sp)
 84055cc:	dec00204 	addi	sp,sp,8
 84055d0:	f800283a 	ret

084055d4 <alt_avalon_mutex_reg>:
/*
 * Register a Mutex device
 */

static ALT_INLINE int alt_avalon_mutex_reg (alt_mutex_dev* dev)
{
 84055d4:	defffc04 	addi	sp,sp,-16
 84055d8:	dfc00315 	stw	ra,12(sp)
 84055dc:	df000215 	stw	fp,8(sp)
 84055e0:	df000204 	addi	fp,sp,8
 84055e4:	e13fff15 	stw	r4,-4(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 84055e8:	0005883a 	mov	r2,zero
  int ret_code;
  extern alt_llist alt_mutex_list;
  ret_code = ALT_SEM_CREATE (&dev->lock, 1);
 84055ec:	e0bffe15 	stw	r2,-8(fp)
  if (!ret_code)
 84055f0:	e0bffe17 	ldw	r2,-8(fp)
 84055f4:	1004c03a 	cmpne	r2,r2,zero
 84055f8:	1000061e 	bne	r2,zero,8405614 <alt_avalon_mutex_reg+0x40>
  {
    ret_code = alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mutex_list);
 84055fc:	e13fff17 	ldw	r4,-4(fp)
 8405600:	01421074 	movhi	r5,2113
 8405604:	2968b704 	addi	r5,r5,-23844
 8405608:	84075340 	call	8407534 <alt_dev_llist_insert>
 840560c:	e0bffe15 	stw	r2,-8(fp)
 8405610:	00000506 	br	8405628 <alt_avalon_mutex_reg+0x54>
  }
  else
  {
    ALT_ERRNO = ENOMEM;
 8405614:	84056400 	call	8405640 <alt_get_errno>
 8405618:	00c00304 	movi	r3,12
 840561c:	10c00015 	stw	r3,0(r2)
    ret_code = -ENOMEM;
 8405620:	00bffd04 	movi	r2,-12
 8405624:	e0bffe15 	stw	r2,-8(fp)
  }

  return ret_code;
 8405628:	e0bffe17 	ldw	r2,-8(fp)
}
 840562c:	e037883a 	mov	sp,fp
 8405630:	dfc00117 	ldw	ra,4(sp)
 8405634:	df000017 	ldw	fp,0(sp)
 8405638:	dec00204 	addi	sp,sp,8
 840563c:	f800283a 	ret

08405640 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8405640:	defffd04 	addi	sp,sp,-12
 8405644:	dfc00215 	stw	ra,8(sp)
 8405648:	df000115 	stw	fp,4(sp)
 840564c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 8405650:	00821074 	movhi	r2,2113
 8405654:	10a8be04 	addi	r2,r2,-23816
 8405658:	10800017 	ldw	r2,0(r2)
 840565c:	1005003a 	cmpeq	r2,r2,zero
 8405660:	1000061e 	bne	r2,zero,840567c <alt_get_errno+0x3c>
 8405664:	00821074 	movhi	r2,2113
 8405668:	10a8be04 	addi	r2,r2,-23816
 840566c:	10800017 	ldw	r2,0(r2)
 8405670:	103ee83a 	callr	r2
 8405674:	e0bfff15 	stw	r2,-4(fp)
 8405678:	00000306 	br	8405688 <alt_get_errno+0x48>
 840567c:	00821074 	movhi	r2,2113
 8405680:	10aeb604 	addi	r2,r2,-17704
 8405684:	e0bfff15 	stw	r2,-4(fp)
 8405688:	e0bfff17 	ldw	r2,-4(fp)
}
 840568c:	e037883a 	mov	sp,fp
 8405690:	dfc00117 	ldw	ra,4(sp)
 8405694:	df000017 	ldw	fp,0(sp)
 8405698:	dec00204 	addi	sp,sp,8
 840569c:	f800283a 	ret

084056a0 <altera_avalon_mailbox_open>:
 * Search the list of registered mailboxes for one with the supplied name.
 *
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
alt_mailbox_dev* altera_avalon_mailbox_open (const char* name)
{
 84056a0:	defffc04 	addi	sp,sp,-16
 84056a4:	dfc00315 	stw	ra,12(sp)
 84056a8:	df000215 	stw	fp,8(sp)
 84056ac:	df000204 	addi	fp,sp,8
 84056b0:	e13fff15 	stw	r4,-4(fp)
  alt_mailbox_dev* dev;

  dev = (alt_mailbox_dev*) alt_find_dev (name, &alt_mailbox_list);
 84056b4:	e13fff17 	ldw	r4,-4(fp)
 84056b8:	d1600604 	addi	r5,gp,-32744
 84056bc:	84077100 	call	8407710 <alt_find_dev>
 84056c0:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev)
 84056c4:	e0bffe17 	ldw	r2,-8(fp)
 84056c8:	1004c03a 	cmpne	r2,r2,zero
 84056cc:	1000041e 	bne	r2,zero,84056e0 <altera_avalon_mailbox_open+0x40>
  {
    ALT_ERRNO = ENODEV;
 84056d0:	84056400 	call	8405640 <alt_get_errno>
 84056d4:	1007883a 	mov	r3,r2
 84056d8:	008004c4 	movi	r2,19
 84056dc:	18800015 	stw	r2,0(r3)
  }

  return dev;
 84056e0:	e0bffe17 	ldw	r2,-8(fp)

}
 84056e4:	e037883a 	mov	sp,fp
 84056e8:	dfc00117 	ldw	ra,4(sp)
 84056ec:	df000017 	ldw	fp,0(sp)
 84056f0:	dec00204 	addi	sp,sp,8
 84056f4:	f800283a 	ret

084056f8 <altera_avalon_mailbox_close>:
 * altera_avalon_mailbox_close - Does nothing at the moment, but included for 
 * completeness
 *
 */
void altera_avalon_mailbox_close (alt_mailbox_dev* dev)
{
 84056f8:	defffe04 	addi	sp,sp,-8
 84056fc:	df000115 	stw	fp,4(sp)
 8405700:	df000104 	addi	fp,sp,4
 8405704:	e13fff15 	stw	r4,-4(fp)
  return;
}
 8405708:	e037883a 	mov	sp,fp
 840570c:	df000017 	ldw	fp,0(sp)
 8405710:	dec00104 	addi	sp,sp,4
 8405714:	f800283a 	ret

08405718 <altera_avalon_mailbox_post>:
 * 
 * Post a message to the mailbox
 *
 */
int altera_avalon_mailbox_post (alt_mailbox_dev* dev, alt_u32 msg)
{
 8405718:	defff904 	addi	sp,sp,-28
 840571c:	dfc00615 	stw	ra,24(sp)
 8405720:	df000515 	stw	fp,20(sp)
 8405724:	df000504 	addi	fp,sp,20
 8405728:	e13ffe15 	stw	r4,-8(fp)
 840572c:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
 8405730:	e03ffd15 	stw	zero,-12(fp)
  *   Claim the Mutex on the write pointer 
  *
  *   The mutex function takes care of the thread sempahore if running
  *   in a multi-threaded environment
  */
  altera_avalon_mutex_lock( &dev->write_mutex, 1 );
 8405734:	e0bffe17 	ldw	r2,-8(fp)
 8405738:	11000704 	addi	r4,r2,28
 840573c:	01400044 	movi	r5,1
 8405740:	8405af80 	call	8405af8 <altera_avalon_mutex_lock>

  temp = (alt_u32 *) IORD(dev->write_ptr, 0);
 8405744:	e0bffe17 	ldw	r2,-8(fp)
 8405748:	10800317 	ldw	r2,12(r2)
 840574c:	10800037 	ldwio	r2,0(r2)
 8405750:	e0bffc15 	stw	r2,-16(fp)
  next_write = alt_mailbox_increment_ptr(dev, temp);
 8405754:	e13ffe17 	ldw	r4,-8(fp)
 8405758:	e17ffc17 	ldw	r5,-16(fp)
 840575c:	84057d40 	call	84057d4 <alt_mailbox_increment_ptr>
 8405760:	e0bffb15 	stw	r2,-20(fp)

  if (next_write == ((alt_u32 *)IORD(dev->read_ptr, 0)) )
 8405764:	e0bffe17 	ldw	r2,-8(fp)
 8405768:	10800417 	ldw	r2,16(r2)
 840576c:	10800037 	ldwio	r2,0(r2)
 8405770:	1007883a 	mov	r3,r2
 8405774:	e0bffb17 	ldw	r2,-20(fp)
 8405778:	1880061e 	bne	r3,r2,8405794 <altera_avalon_mailbox_post+0x7c>
  {
    ALT_ERRNO = EWOULDBLOCK;
 840577c:	84056400 	call	8405640 <alt_get_errno>
 8405780:	00c002c4 	movi	r3,11
 8405784:	10c00015 	stw	r3,0(r2)
    ret_code = -EWOULDBLOCK;
 8405788:	00bffd44 	movi	r2,-11
 840578c:	e0bffd15 	stw	r2,-12(fp)
 8405790:	00000706 	br	84057b0 <altera_avalon_mailbox_post+0x98>
  }
  else
  {
    IOWR(temp, 0, msg);
 8405794:	e0bffc17 	ldw	r2,-16(fp)
 8405798:	e0ffff17 	ldw	r3,-4(fp)
 840579c:	10c00035 	stwio	r3,0(r2)
    IOWR((alt_u32)(dev->write_ptr), 0, (alt_u32)next_write);
 84057a0:	e0bffe17 	ldw	r2,-8(fp)
 84057a4:	10800317 	ldw	r2,12(r2)
 84057a8:	e0fffb17 	ldw	r3,-20(fp)
 84057ac:	10c00035 	stwio	r3,0(r2)
  }

  altera_avalon_mutex_unlock( &dev->write_mutex );
 84057b0:	e0bffe17 	ldw	r2,-8(fp)
 84057b4:	11000704 	addi	r4,r2,28
 84057b8:	8405b780 	call	8405b78 <altera_avalon_mutex_unlock>

  return ret_code;
 84057bc:	e0bffd17 	ldw	r2,-12(fp)

}
 84057c0:	e037883a 	mov	sp,fp
 84057c4:	dfc00117 	ldw	ra,4(sp)
 84057c8:	df000017 	ldw	fp,0(sp)
 84057cc:	dec00204 	addi	sp,sp,8
 84057d0:	f800283a 	ret

084057d4 <alt_mailbox_increment_ptr>:
 *
 * Increment one of the pointers and if that would take it beyond the end
 * of the shared memory put it at the start
 */
static inline alt_u32* alt_mailbox_increment_ptr(alt_mailbox_dev* dev, alt_u32* ptr)
{
 84057d4:	defffd04 	addi	sp,sp,-12
 84057d8:	df000215 	stw	fp,8(sp)
 84057dc:	df000204 	addi	fp,sp,8
 84057e0:	e13ffe15 	stw	r4,-8(fp)
 84057e4:	e17fff15 	stw	r5,-4(fp)
  ptr += 1;
 84057e8:	e0bfff17 	ldw	r2,-4(fp)
 84057ec:	10800104 	addi	r2,r2,4
 84057f0:	e0bfff15 	stw	r2,-4(fp)

  if (ptr > dev->mailbox_mem_end_ptr)
 84057f4:	e0bffe17 	ldw	r2,-8(fp)
 84057f8:	10c00617 	ldw	r3,24(r2)
 84057fc:	e0bfff17 	ldw	r2,-4(fp)
 8405800:	1880032e 	bgeu	r3,r2,8405810 <alt_mailbox_increment_ptr+0x3c>
  {
    ptr = dev->mailbox_mem_start_ptr;
 8405804:	e0bffe17 	ldw	r2,-8(fp)
 8405808:	10800517 	ldw	r2,20(r2)
 840580c:	e0bfff15 	stw	r2,-4(fp)
  }

  return ptr;
 8405810:	e0bfff17 	ldw	r2,-4(fp)
}
 8405814:	e037883a 	mov	sp,fp
 8405818:	df000017 	ldw	fp,0(sp)
 840581c:	dec00104 	addi	sp,sp,4
 8405820:	f800283a 	ret

08405824 <altera_avalon_mailbox_pend>:
 * 
 * Block until a message is available in the mailbox
 *
 */
alt_u32 altera_avalon_mailbox_pend (alt_mailbox_dev* dev)
{
 8405824:	defffa04 	addi	sp,sp,-24
 8405828:	dfc00515 	stw	ra,20(sp)
 840582c:	df000415 	stw	fp,16(sp)
 8405830:	dc000315 	stw	r16,12(sp)
 8405834:	df000304 	addi	fp,sp,12
 8405838:	e13fff15 	stw	r4,-4(fp)
  *   Claim the Mutex on the read pointer
  *
  *   The mutex function takes care of the thread sempahore if running
  *   in a multi-threaded environment
  */
  altera_avalon_mutex_lock( &dev->read_mutex, 1 );
 840583c:	e0bfff17 	ldw	r2,-4(fp)
 8405840:	11000b04 	addi	r4,r2,44
 8405844:	01400044 	movi	r5,1
 8405848:	8405af80 	call	8405af8 <altera_avalon_mutex_lock>

  temp = (alt_u32 *)IORD(dev->read_ptr, 0);
 840584c:	e0bfff17 	ldw	r2,-4(fp)
 8405850:	10800417 	ldw	r2,16(r2)
 8405854:	10800037 	ldwio	r2,0(r2)
 8405858:	e0bffd15 	stw	r2,-12(fp)

  while ( (alt_u32 *)(IORD(dev->write_ptr, 0)) == temp );
 840585c:	e0bfff17 	ldw	r2,-4(fp)
 8405860:	10800317 	ldw	r2,12(r2)
 8405864:	10800037 	ldwio	r2,0(r2)
 8405868:	1007883a 	mov	r3,r2
 840586c:	e0bffd17 	ldw	r2,-12(fp)
 8405870:	18bffa26 	beq	r3,r2,840585c <altera_avalon_mailbox_pend+0x38>

  msg = IORD(temp, 0);
 8405874:	e0bffd17 	ldw	r2,-12(fp)
 8405878:	10800037 	ldwio	r2,0(r2)
 840587c:	e0bffe15 	stw	r2,-8(fp)

  IOWR( (alt_u32)(dev->read_ptr), 0,
 8405880:	e0bfff17 	ldw	r2,-4(fp)
 8405884:	10800417 	ldw	r2,16(r2)
 8405888:	1021883a 	mov	r16,r2
 840588c:	e13fff17 	ldw	r4,-4(fp)
 8405890:	e17ffd17 	ldw	r5,-12(fp)
 8405894:	84057d40 	call	84057d4 <alt_mailbox_increment_ptr>
 8405898:	1007883a 	mov	r3,r2
 840589c:	8005883a 	mov	r2,r16
 84058a0:	10c00035 	stwio	r3,0(r2)
    (alt_u32)(alt_mailbox_increment_ptr(dev, temp)) );

  altera_avalon_mutex_unlock( &dev->read_mutex );
 84058a4:	e0bfff17 	ldw	r2,-4(fp)
 84058a8:	11000b04 	addi	r4,r2,44
 84058ac:	8405b780 	call	8405b78 <altera_avalon_mutex_unlock>

  return msg;
 84058b0:	e0bffe17 	ldw	r2,-8(fp)

}
 84058b4:	e037883a 	mov	sp,fp
 84058b8:	dfc00217 	ldw	ra,8(sp)
 84058bc:	df000117 	ldw	fp,4(sp)
 84058c0:	dc000017 	ldw	r16,0(sp)
 84058c4:	dec00304 	addi	sp,sp,12
 84058c8:	f800283a 	ret

084058cc <altera_avalon_mailbox_get>:
 * If a message is available in the mailbox return it otherwise return NULL
 * i.e. this is Non-Blocking
 *
 */
alt_u32 altera_avalon_mailbox_get (alt_mailbox_dev* dev, int* err)
{
 84058cc:	defff904 	addi	sp,sp,-28
 84058d0:	dfc00615 	stw	ra,24(sp)
 84058d4:	df000515 	stw	fp,20(sp)
 84058d8:	dc000415 	stw	r16,16(sp)
 84058dc:	df000404 	addi	fp,sp,16
 84058e0:	e13ffe15 	stw	r4,-8(fp)
 84058e4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 msg;
  alt_u32* temp;
  *err = 0;
 84058e8:	e0bfff17 	ldw	r2,-4(fp)
 84058ec:	10000015 	stw	zero,0(r2)
  *   Claim the Mutex on the read pointer 
  *
  *   The mutex function takes care of the thread sempahore if running
  *   in a multi-threaded environment
  */
  altera_avalon_mutex_lock( &dev->read_mutex, 1 );
 84058f0:	e0bffe17 	ldw	r2,-8(fp)
 84058f4:	11000b04 	addi	r4,r2,44
 84058f8:	01400044 	movi	r5,1
 84058fc:	8405af80 	call	8405af8 <altera_avalon_mutex_lock>

  temp = (alt_u32 *)IORD(dev->read_ptr, 0);
 8405900:	e0bffe17 	ldw	r2,-8(fp)
 8405904:	10800417 	ldw	r2,16(r2)
 8405908:	10800037 	ldwio	r2,0(r2)
 840590c:	e0bffc15 	stw	r2,-16(fp)

  if ( (alt_u32 *)(IORD(dev->write_ptr, 0)) == temp )
 8405910:	e0bffe17 	ldw	r2,-8(fp)
 8405914:	10800317 	ldw	r2,12(r2)
 8405918:	10800037 	ldwio	r2,0(r2)
 840591c:	1007883a 	mov	r3,r2
 8405920:	e0bffc17 	ldw	r2,-16(fp)
 8405924:	1880091e 	bne	r3,r2,840594c <altera_avalon_mailbox_get+0x80>
  {
    *err = -EWOULDBLOCK;
 8405928:	e0ffff17 	ldw	r3,-4(fp)
 840592c:	00bffd44 	movi	r2,-11
 8405930:	18800015 	stw	r2,0(r3)
    ALT_ERRNO = EWOULDBLOCK;
 8405934:	84056400 	call	8405640 <alt_get_errno>
 8405938:	1007883a 	mov	r3,r2
 840593c:	008002c4 	movi	r2,11
 8405940:	18800015 	stw	r2,0(r3)
    msg = 0;
 8405944:	e03ffd15 	stw	zero,-12(fp)
 8405948:	00000c06 	br	840597c <altera_avalon_mailbox_get+0xb0>
  }
  else
  {
    msg = IORD(temp, 0);
 840594c:	e0bffc17 	ldw	r2,-16(fp)
 8405950:	10800037 	ldwio	r2,0(r2)
 8405954:	e0bffd15 	stw	r2,-12(fp)
    IOWR(dev->read_ptr, 0,
 8405958:	e0bffe17 	ldw	r2,-8(fp)
 840595c:	10800417 	ldw	r2,16(r2)
 8405960:	1021883a 	mov	r16,r2
 8405964:	e13ffe17 	ldw	r4,-8(fp)
 8405968:	e17ffc17 	ldw	r5,-16(fp)
 840596c:	84057d40 	call	84057d4 <alt_mailbox_increment_ptr>
 8405970:	1007883a 	mov	r3,r2
 8405974:	8005883a 	mov	r2,r16
 8405978:	10c00035 	stwio	r3,0(r2)
      (alt_u32)(alt_mailbox_increment_ptr(dev, temp)) );
  }

  altera_avalon_mutex_unlock( &dev->read_mutex );
 840597c:	e0bffe17 	ldw	r2,-8(fp)
 8405980:	11000b04 	addi	r4,r2,44
 8405984:	8405b780 	call	8405b78 <altera_avalon_mutex_unlock>

  return msg;
 8405988:	e0bffd17 	ldw	r2,-12(fp)

}
 840598c:	e037883a 	mov	sp,fp
 8405990:	dfc00217 	ldw	ra,8(sp)
 8405994:	df000117 	ldw	fp,4(sp)
 8405998:	dc000017 	ldw	r16,0(sp)
 840599c:	dec00304 	addi	sp,sp,12
 84059a0:	f800283a 	ret

084059a4 <alt_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
static int alt_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
 84059a4:	defff904 	addi	sp,sp,-28
 84059a8:	df000615 	stw	fp,24(sp)
 84059ac:	df000604 	addi	fp,sp,24
 84059b0:	e13ffe15 	stw	r4,-8(fp)
 84059b4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 id, data, check;
  int ret_code = -1;
 84059b8:	00bfffc4 	movi	r2,-1
 84059bc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_READ_CPUID(id);
 84059c0:	0005317a 	rdctl	r2,cpuid
 84059c4:	e0bffd15 	stw	r2,-12(fp)

  /* the data we want the mutex to hold */
  data = (id << ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST) | value;
 84059c8:	e0bffd17 	ldw	r2,-12(fp)
 84059cc:	1006943a 	slli	r3,r2,16
 84059d0:	e0bfff17 	ldw	r2,-4(fp)
 84059d4:	1884b03a 	or	r2,r3,r2
 84059d8:	e0bffc15 	stw	r2,-16(fp)

  /* attempt to write to the mutex */
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, data);
 84059dc:	e0bffe17 	ldw	r2,-8(fp)
 84059e0:	10800317 	ldw	r2,12(r2)
 84059e4:	e0fffc17 	ldw	r3,-16(fp)
 84059e8:	10c00035 	stwio	r3,0(r2)
  
  check = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
 84059ec:	e0bffe17 	ldw	r2,-8(fp)
 84059f0:	10800317 	ldw	r2,12(r2)
 84059f4:	10800037 	ldwio	r2,0(r2)
 84059f8:	e0bffb15 	stw	r2,-20(fp)

  if ( check == data)
 84059fc:	e0fffb17 	ldw	r3,-20(fp)
 8405a00:	e0bffc17 	ldw	r2,-16(fp)
 8405a04:	1880011e 	bne	r3,r2,8405a0c <alt_mutex_trylock+0x68>
  {
    ret_code = 0;
 8405a08:	e03ffa15 	stw	zero,-24(fp)
  }

  return ret_code;
 8405a0c:	e0bffa17 	ldw	r2,-24(fp)
}
 8405a10:	e037883a 	mov	sp,fp
 8405a14:	df000017 	ldw	fp,0(sp)
 8405a18:	dec00104 	addi	sp,sp,4
 8405a1c:	f800283a 	ret

08405a20 <altera_avalon_mutex_open>:
 * Search the list of registered mutexes for one with the supplied name.
 *
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
alt_mutex_dev* altera_avalon_mutex_open (const char* name)
{
 8405a20:	defffc04 	addi	sp,sp,-16
 8405a24:	dfc00315 	stw	ra,12(sp)
 8405a28:	df000215 	stw	fp,8(sp)
 8405a2c:	df000204 	addi	fp,sp,8
 8405a30:	e13fff15 	stw	r4,-4(fp)
  alt_mutex_dev* dev;

  dev = (alt_mutex_dev*) alt_find_dev (name, &alt_mutex_list);
 8405a34:	e13fff17 	ldw	r4,-4(fp)
 8405a38:	d1600804 	addi	r5,gp,-32736
 8405a3c:	84077100 	call	8407710 <alt_find_dev>
 8405a40:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev)
 8405a44:	e0bffe17 	ldw	r2,-8(fp)
 8405a48:	1004c03a 	cmpne	r2,r2,zero
 8405a4c:	1000041e 	bne	r2,zero,8405a60 <altera_avalon_mutex_open+0x40>
  {
    ALT_ERRNO = ENODEV;
 8405a50:	8405a780 	call	8405a78 <alt_get_errno>
 8405a54:	1007883a 	mov	r3,r2
 8405a58:	008004c4 	movi	r2,19
 8405a5c:	18800015 	stw	r2,0(r3)
  }

  return dev;
 8405a60:	e0bffe17 	ldw	r2,-8(fp)
}
 8405a64:	e037883a 	mov	sp,fp
 8405a68:	dfc00117 	ldw	ra,4(sp)
 8405a6c:	df000017 	ldw	fp,0(sp)
 8405a70:	dec00204 	addi	sp,sp,8
 8405a74:	f800283a 	ret

08405a78 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8405a78:	defffd04 	addi	sp,sp,-12
 8405a7c:	dfc00215 	stw	ra,8(sp)
 8405a80:	df000115 	stw	fp,4(sp)
 8405a84:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 8405a88:	00821074 	movhi	r2,2113
 8405a8c:	10a8be04 	addi	r2,r2,-23816
 8405a90:	10800017 	ldw	r2,0(r2)
 8405a94:	1005003a 	cmpeq	r2,r2,zero
 8405a98:	1000061e 	bne	r2,zero,8405ab4 <alt_get_errno+0x3c>
 8405a9c:	00821074 	movhi	r2,2113
 8405aa0:	10a8be04 	addi	r2,r2,-23816
 8405aa4:	10800017 	ldw	r2,0(r2)
 8405aa8:	103ee83a 	callr	r2
 8405aac:	e0bfff15 	stw	r2,-4(fp)
 8405ab0:	00000306 	br	8405ac0 <alt_get_errno+0x48>
 8405ab4:	00821074 	movhi	r2,2113
 8405ab8:	10aeb604 	addi	r2,r2,-17704
 8405abc:	e0bfff15 	stw	r2,-4(fp)
 8405ac0:	e0bfff17 	ldw	r2,-4(fp)
}
 8405ac4:	e037883a 	mov	sp,fp
 8405ac8:	dfc00117 	ldw	ra,4(sp)
 8405acc:	df000017 	ldw	fp,0(sp)
 8405ad0:	dec00204 	addi	sp,sp,8
 8405ad4:	f800283a 	ret

08405ad8 <altera_avalon_mutex_close>:
 * altera_avalon_mutex_close - Does nothing at the moment, but included for 
 * completeness
 *
 */
void altera_avalon_mutex_close (alt_mutex_dev* dev)
{
 8405ad8:	defffe04 	addi	sp,sp,-8
 8405adc:	df000115 	stw	fp,4(sp)
 8405ae0:	df000104 	addi	fp,sp,4
 8405ae4:	e13fff15 	stw	r4,-4(fp)
  return;
}
 8405ae8:	e037883a 	mov	sp,fp
 8405aec:	df000017 	ldw	fp,0(sp)
 8405af0:	dec00104 	addi	sp,sp,4
 8405af4:	f800283a 	ret

08405af8 <altera_avalon_mutex_lock>:
/*
 * altera_avalon_mutex_lock - Lock the hardware mutex
 *
 */
void altera_avalon_mutex_lock( alt_mutex_dev* dev, alt_u32 value )
{
 8405af8:	defffc04 	addi	sp,sp,-16
 8405afc:	dfc00315 	stw	ra,12(sp)
 8405b00:	df000215 	stw	fp,8(sp)
 8405b04:	df000204 	addi	fp,sp,8
 8405b08:	e13ffe15 	stw	r4,-8(fp)
 8405b0c:	e17fff15 	stw	r5,-4(fp)
   * semaphore. This ensures that reading from the device is thread-safe.
   */

  ALT_SEM_PEND (dev->lock, 0);

  while ( alt_mutex_trylock( dev, value ) != 0);
 8405b10:	e13ffe17 	ldw	r4,-8(fp)
 8405b14:	e17fff17 	ldw	r5,-4(fp)
 8405b18:	84059a40 	call	84059a4 <alt_mutex_trylock>
 8405b1c:	1004c03a 	cmpne	r2,r2,zero
 8405b20:	103ffb1e 	bne	r2,zero,8405b10 <altera_avalon_mutex_lock+0x18>
}
 8405b24:	e037883a 	mov	sp,fp
 8405b28:	dfc00117 	ldw	ra,4(sp)
 8405b2c:	df000017 	ldw	fp,0(sp)
 8405b30:	dec00204 	addi	sp,sp,8
 8405b34:	f800283a 	ret

08405b38 <altera_avalon_mutex_trylock>:
 *
 * returns 0 on success -1 otherwise
 *
 */
int altera_avalon_mutex_trylock( alt_mutex_dev* dev, alt_u32 value )
{
 8405b38:	defffb04 	addi	sp,sp,-20
 8405b3c:	dfc00415 	stw	ra,16(sp)
 8405b40:	df000315 	stw	fp,12(sp)
 8405b44:	df000304 	addi	fp,sp,12
 8405b48:	e13ffe15 	stw	r4,-8(fp)
 8405b4c:	e17fff15 	stw	r5,-4(fp)
  int ret_code;

  ALT_SEM_PEND (dev->lock, 0);

  ret_code = alt_mutex_trylock( dev, value);
 8405b50:	e13ffe17 	ldw	r4,-8(fp)
 8405b54:	e17fff17 	ldw	r5,-4(fp)
 8405b58:	84059a40 	call	84059a4 <alt_mutex_trylock>
 8405b5c:	e0bffd15 	stw	r2,-12(fp)
  if (ret_code)
  {
    ALT_SEM_POST (dev->lock);
  }

  return ret_code;
 8405b60:	e0bffd17 	ldw	r2,-12(fp)
}
 8405b64:	e037883a 	mov	sp,fp
 8405b68:	dfc00117 	ldw	ra,4(sp)
 8405b6c:	df000017 	ldw	fp,0(sp)
 8405b70:	dec00204 	addi	sp,sp,8
 8405b74:	f800283a 	ret

08405b78 <altera_avalon_mutex_unlock>:
 * This function does not check that you own the Mutex if you try to release
 * a Mutex you do not own the behaviour is undefined
 *
 */
void altera_avalon_mutex_unlock( alt_mutex_dev* dev )
{
 8405b78:	defffd04 	addi	sp,sp,-12
 8405b7c:	df000215 	stw	fp,8(sp)
 8405b80:	df000204 	addi	fp,sp,8
 8405b84:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id;
  NIOS2_READ_CPUID(id);
 8405b88:	0005317a 	rdctl	r2,cpuid
 8405b8c:	e0bffe15 	stw	r2,-8(fp)

  /*
  * This Mutex has been claimed and released since Reset so clear the Reset bit
  * This MUST happen before we release the MUTEX
  */
  IOWR_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base, 
 8405b90:	e0bfff17 	ldw	r2,-4(fp)
 8405b94:	10800317 	ldw	r2,12(r2)
 8405b98:	10800104 	addi	r2,r2,4
 8405b9c:	1007883a 	mov	r3,r2
 8405ba0:	00800044 	movi	r2,1
 8405ba4:	18800035 	stwio	r2,0(r3)
                                  ALTERA_AVALON_MUTEX_RESET_RESET_MSK);
  IOWR_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base, 
 8405ba8:	e0bfff17 	ldw	r2,-4(fp)
 8405bac:	11000317 	ldw	r4,12(r2)
 8405bb0:	e0bffe17 	ldw	r2,-8(fp)
 8405bb4:	1004943a 	slli	r2,r2,16
 8405bb8:	1007883a 	mov	r3,r2
 8405bbc:	2005883a 	mov	r2,r4
 8405bc0:	10c00035 	stwio	r3,0(r2)

  /*
  * Now that access to the hardware Mutex is complete, release the thread lock
  */
  ALT_SEM_POST (dev->lock);
}
 8405bc4:	e037883a 	mov	sp,fp
 8405bc8:	df000017 	ldw	fp,0(sp)
 8405bcc:	dec00104 	addi	sp,sp,4
 8405bd0:	f800283a 	ret

08405bd4 <altera_avalon_mutex_is_mine>:
 * altera_avalon_mutex_is_mine - Do I own the Mutex?
 *
 *  returns non zero if the mutex is owned by this CPU
 */
int altera_avalon_mutex_is_mine( alt_mutex_dev* dev )
{
 8405bd4:	defff904 	addi	sp,sp,-28
 8405bd8:	df000615 	stw	fp,24(sp)
 8405bdc:	df000604 	addi	fp,sp,24
 8405be0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 id, data, owner, value;
  int ret_code = 0;
 8405be4:	e03ffa15 	stw	zero,-24(fp)

  NIOS2_READ_CPUID(id);
 8405be8:	0005317a 	rdctl	r2,cpuid
 8405bec:	e0bffe15 	stw	r2,-8(fp)

  /* retrieve the contents of the mutex */
  data = IORD_ALTERA_AVALON_MUTEX_MUTEX(dev->mutex_base);
 8405bf0:	e0bfff17 	ldw	r2,-4(fp)
 8405bf4:	10800317 	ldw	r2,12(r2)
 8405bf8:	10800037 	ldwio	r2,0(r2)
 8405bfc:	e0bffd15 	stw	r2,-12(fp)
  owner = (data & ALTERA_AVALON_MUTEX_MUTEX_OWNER_MSK) >> 
 8405c00:	e0bffd17 	ldw	r2,-12(fp)
 8405c04:	10bfffec 	andhi	r2,r2,65535
 8405c08:	1004d43a 	srli	r2,r2,16
 8405c0c:	e0bffc15 	stw	r2,-16(fp)
              ALTERA_AVALON_MUTEX_MUTEX_OWNER_OFST;

  if (owner == id) 
 8405c10:	e0fffc17 	ldw	r3,-16(fp)
 8405c14:	e0bffe17 	ldw	r2,-8(fp)
 8405c18:	1880081e 	bne	r3,r2,8405c3c <altera_avalon_mutex_is_mine+0x68>
  {
    value = (data & ALTERA_AVALON_MUTEX_MUTEX_VALUE_MSK) >> 
 8405c1c:	e0bffd17 	ldw	r2,-12(fp)
 8405c20:	10bfffcc 	andi	r2,r2,65535
 8405c24:	e0bffb15 	stw	r2,-20(fp)
                  ALTERA_AVALON_MUTEX_MUTEX_VALUE_OFST;
    if (value != 0)
 8405c28:	e0bffb17 	ldw	r2,-20(fp)
 8405c2c:	1005003a 	cmpeq	r2,r2,zero
 8405c30:	1000021e 	bne	r2,zero,8405c3c <altera_avalon_mutex_is_mine+0x68>
    {
      ret_code = 1;
 8405c34:	00800044 	movi	r2,1
 8405c38:	e0bffa15 	stw	r2,-24(fp)
    }
  }

  return ret_code;
 8405c3c:	e0bffa17 	ldw	r2,-24(fp)
}
 8405c40:	e037883a 	mov	sp,fp
 8405c44:	df000017 	ldw	fp,0(sp)
 8405c48:	dec00104 	addi	sp,sp,4
 8405c4c:	f800283a 	ret

08405c50 <altera_avalon_mutex_first_lock>:
 *
 * Has this Mutex been released since reset if not return 1
 * otherwise return 0
 */
int altera_avalon_mutex_first_lock( alt_mutex_dev* dev )
{
 8405c50:	defffc04 	addi	sp,sp,-16
 8405c54:	df000315 	stw	fp,12(sp)
 8405c58:	df000304 	addi	fp,sp,12
 8405c5c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 data;
  int ret_code = 0;
 8405c60:	e03ffd15 	stw	zero,-12(fp)

  data = IORD_ALTERA_AVALON_MUTEX_RESET(dev->mutex_base);
 8405c64:	e0bfff17 	ldw	r2,-4(fp)
 8405c68:	10800317 	ldw	r2,12(r2)
 8405c6c:	10800104 	addi	r2,r2,4
 8405c70:	10800037 	ldwio	r2,0(r2)
 8405c74:	e0bffe15 	stw	r2,-8(fp)

  if (data & ALTERA_AVALON_MUTEX_RESET_RESET_MSK) 
 8405c78:	e0bffe17 	ldw	r2,-8(fp)
 8405c7c:	1080004c 	andi	r2,r2,1
 8405c80:	10803fcc 	andi	r2,r2,255
 8405c84:	1005003a 	cmpeq	r2,r2,zero
 8405c88:	1000021e 	bne	r2,zero,8405c94 <altera_avalon_mutex_first_lock+0x44>
  {
    ret_code = 1;
 8405c8c:	00800044 	movi	r2,1
 8405c90:	e0bffd15 	stw	r2,-12(fp)
  }

  return ret_code;
 8405c94:	e0bffd17 	ldw	r2,-12(fp)
}
 8405c98:	e037883a 	mov	sp,fp
 8405c9c:	df000017 	ldw	fp,0(sp)
 8405ca0:	dec00104 	addi	sp,sp,4
 8405ca4:	f800283a 	ret

08405ca8 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
 8405ca8:	defffc04 	addi	sp,sp,-16
 8405cac:	dfc00315 	stw	ra,12(sp)
 8405cb0:	df000215 	stw	fp,8(sp)
 8405cb4:	df000204 	addi	fp,sp,8
 8405cb8:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
 8405cbc:	e13fff17 	ldw	r4,-4(fp)
 8405cc0:	01421074 	movhi	r5,2113
 8405cc4:	2968bb04 	addi	r5,r5,-23828
 8405cc8:	84077100 	call	8407710 <alt_find_dev>
 8405ccc:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 8405cd0:	e0bffe17 	ldw	r2,-8(fp)
}
 8405cd4:	e037883a 	mov	sp,fp
 8405cd8:	dfc00117 	ldw	ra,4(sp)
 8405cdc:	df000017 	ldw	fp,0(sp)
 8405ce0:	dec00204 	addi	sp,sp,8
 8405ce4:	f800283a 	ret

08405ce8 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
 8405ce8:	defff904 	addi	sp,sp,-28
 8405cec:	df000615 	stw	fp,24(sp)
 8405cf0:	df000604 	addi	fp,sp,24
 8405cf4:	e13ffb15 	stw	r4,-20(fp)
 8405cf8:	e17ffc15 	stw	r5,-16(fp)
 8405cfc:	e1bffd15 	stw	r6,-12(fp)
 8405d00:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
 8405d04:	e0bffb17 	ldw	r2,-20(fp)
 8405d08:	10c00f17 	ldw	r3,60(r2)
 8405d0c:	e0bffd17 	ldw	r2,-12(fp)
 8405d10:	10c0042e 	bgeu	r2,r3,8405d24 <alt_up_pixel_buffer_dma_draw+0x3c>
 8405d14:	e0bffb17 	ldw	r2,-20(fp)
 8405d18:	10c01017 	ldw	r3,64(r2)
 8405d1c:	e0bffe17 	ldw	r2,-8(fp)
 8405d20:	10c00336 	bltu	r2,r3,8405d30 <alt_up_pixel_buffer_dma_draw+0x48>
		return -1;
 8405d24:	00bfffc4 	movi	r2,-1
 8405d28:	e0bfff15 	stw	r2,-4(fp)
 8405d2c:	00005106 	br	8405e74 <alt_up_pixel_buffer_dma_draw+0x18c>

	unsigned int addr = 0;
 8405d30:	e03ffa15 	stw	zero,-24(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 8405d34:	e0bffb17 	ldw	r2,-20(fp)
 8405d38:	10800d17 	ldw	r2,52(r2)
 8405d3c:	1004c03a 	cmpne	r2,r2,zero
 8405d40:	1000151e 	bne	r2,zero,8405d98 <alt_up_pixel_buffer_dma_draw+0xb0>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr |= ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
 8405d44:	e0bffb17 	ldw	r2,-20(fp)
 8405d48:	10c01217 	ldw	r3,72(r2)
 8405d4c:	e0bffd17 	ldw	r2,-12(fp)
 8405d50:	1886703a 	and	r3,r3,r2
 8405d54:	e0bffb17 	ldw	r2,-20(fp)
 8405d58:	10801117 	ldw	r2,68(r2)
 8405d5c:	1886983a 	sll	r3,r3,r2
 8405d60:	e0bffa17 	ldw	r2,-24(fp)
 8405d64:	10c4b03a 	or	r2,r2,r3
 8405d68:	e0bffa15 	stw	r2,-24(fp)
		addr |= ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
 8405d6c:	e0bffb17 	ldw	r2,-20(fp)
 8405d70:	10c01417 	ldw	r3,80(r2)
 8405d74:	e0bffe17 	ldw	r2,-8(fp)
 8405d78:	1886703a 	and	r3,r3,r2
 8405d7c:	e0bffb17 	ldw	r2,-20(fp)
 8405d80:	10801317 	ldw	r2,76(r2)
 8405d84:	1886983a 	sll	r3,r3,r2
 8405d88:	e0bffa17 	ldw	r2,-24(fp)
 8405d8c:	10c4b03a 	or	r2,r2,r3
 8405d90:	e0bffa15 	stw	r2,-24(fp)
 8405d94:	00001706 	br	8405df4 <alt_up_pixel_buffer_dma_draw+0x10c>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
 8405d98:	e0bffb17 	ldw	r2,-20(fp)
 8405d9c:	10c01217 	ldw	r3,72(r2)
 8405da0:	e0bffd17 	ldw	r2,-12(fp)
 8405da4:	1886703a 	and	r3,r3,r2
 8405da8:	e0bffb17 	ldw	r2,-20(fp)
 8405dac:	10801117 	ldw	r2,68(r2)
 8405db0:	1886983a 	sll	r3,r3,r2
 8405db4:	e0bffa17 	ldw	r2,-24(fp)
 8405db8:	10c5883a 	add	r2,r2,r3
 8405dbc:	e0bffa15 	stw	r2,-24(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
 8405dc0:	e0bffb17 	ldw	r2,-20(fp)
 8405dc4:	10c01417 	ldw	r3,80(r2)
 8405dc8:	e0bffe17 	ldw	r2,-8(fp)
 8405dcc:	1886703a 	and	r3,r3,r2
 8405dd0:	e0bffb17 	ldw	r2,-20(fp)
 8405dd4:	10800f17 	ldw	r2,60(r2)
 8405dd8:	1887383a 	mul	r3,r3,r2
 8405ddc:	e0bffb17 	ldw	r2,-20(fp)
 8405de0:	10801117 	ldw	r2,68(r2)
 8405de4:	1886983a 	sll	r3,r3,r2
 8405de8:	e0bffa17 	ldw	r2,-24(fp)
 8405dec:	10c5883a 	add	r2,r2,r3
 8405df0:	e0bffa15 	stw	r2,-24(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 8405df4:	e0bffb17 	ldw	r2,-20(fp)
 8405df8:	10800e17 	ldw	r2,56(r2)
 8405dfc:	10800058 	cmpnei	r2,r2,1
 8405e00:	1000081e 	bne	r2,zero,8405e24 <alt_up_pixel_buffer_dma_draw+0x13c>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 8405e04:	e0bffb17 	ldw	r2,-20(fp)
 8405e08:	10800c17 	ldw	r2,48(r2)
 8405e0c:	1007883a 	mov	r3,r2
 8405e10:	e0bffa17 	ldw	r2,-24(fp)
 8405e14:	1885883a 	add	r2,r3,r2
 8405e18:	e0fffc17 	ldw	r3,-16(fp)
 8405e1c:	10c00025 	stbio	r3,0(r2)
 8405e20:	00001306 	br	8405e70 <alt_up_pixel_buffer_dma_draw+0x188>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8405e24:	e0bffb17 	ldw	r2,-20(fp)
 8405e28:	10800e17 	ldw	r2,56(r2)
 8405e2c:	10800098 	cmpnei	r2,r2,2
 8405e30:	1000081e 	bne	r2,zero,8405e54 <alt_up_pixel_buffer_dma_draw+0x16c>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 8405e34:	e0bffb17 	ldw	r2,-20(fp)
 8405e38:	10800c17 	ldw	r2,48(r2)
 8405e3c:	1007883a 	mov	r3,r2
 8405e40:	e0bffa17 	ldw	r2,-24(fp)
 8405e44:	1885883a 	add	r2,r3,r2
 8405e48:	e0fffc17 	ldw	r3,-16(fp)
 8405e4c:	10c0002d 	sthio	r3,0(r2)
 8405e50:	00000706 	br	8405e70 <alt_up_pixel_buffer_dma_draw+0x188>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 8405e54:	e0bffb17 	ldw	r2,-20(fp)
 8405e58:	10800c17 	ldw	r2,48(r2)
 8405e5c:	1007883a 	mov	r3,r2
 8405e60:	e0bffa17 	ldw	r2,-24(fp)
 8405e64:	1885883a 	add	r2,r3,r2
 8405e68:	e0fffc17 	ldw	r3,-16(fp)
 8405e6c:	10c00035 	stwio	r3,0(r2)
	}

	return 0;
 8405e70:	e03fff15 	stw	zero,-4(fp)
 8405e74:	e0bfff17 	ldw	r2,-4(fp)
}
 8405e78:	e037883a 	mov	sp,fp
 8405e7c:	df000017 	ldw	fp,0(sp)
 8405e80:	dec00104 	addi	sp,sp,4
 8405e84:	f800283a 	ret

08405e88 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
 8405e88:	defffd04 	addi	sp,sp,-12
 8405e8c:	df000215 	stw	fp,8(sp)
 8405e90:	df000204 	addi	fp,sp,8
 8405e94:	e13ffe15 	stw	r4,-8(fp)
 8405e98:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
 8405e9c:	e0bffe17 	ldw	r2,-8(fp)
 8405ea0:	10800a17 	ldw	r2,40(r2)
 8405ea4:	10800104 	addi	r2,r2,4
 8405ea8:	e0ffff17 	ldw	r3,-4(fp)
 8405eac:	10c00035 	stwio	r3,0(r2)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
 8405eb0:	e0bffe17 	ldw	r2,-8(fp)
 8405eb4:	10800a17 	ldw	r2,40(r2)
 8405eb8:	10800104 	addi	r2,r2,4
 8405ebc:	10800037 	ldwio	r2,0(r2)
 8405ec0:	1007883a 	mov	r3,r2
 8405ec4:	e0bffe17 	ldw	r2,-8(fp)
 8405ec8:	10c00c15 	stw	r3,48(r2)
	return 0;
 8405ecc:	0005883a 	mov	r2,zero
}
 8405ed0:	e037883a 	mov	sp,fp
 8405ed4:	df000017 	ldw	fp,0(sp)
 8405ed8:	dec00104 	addi	sp,sp,4
 8405edc:	f800283a 	ret

08405ee0 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
 8405ee0:	defffe04 	addi	sp,sp,-8
 8405ee4:	df000115 	stw	fp,4(sp)
 8405ee8:	df000104 	addi	fp,sp,4
 8405eec:	e13fff15 	stw	r4,-4(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
 8405ef0:	e0bfff17 	ldw	r2,-4(fp)
 8405ef4:	11000c17 	ldw	r4,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
 8405ef8:	e0bfff17 	ldw	r2,-4(fp)
 8405efc:	10800a17 	ldw	r2,40(r2)
 8405f00:	1007883a 	mov	r3,r2
 8405f04:	00800044 	movi	r2,1
 8405f08:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
 8405f0c:	e0bfff17 	ldw	r2,-4(fp)
 8405f10:	10c00b17 	ldw	r3,44(r2)
 8405f14:	e0bfff17 	ldw	r2,-4(fp)
 8405f18:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
 8405f1c:	e0bfff17 	ldw	r2,-4(fp)
 8405f20:	11000b15 	stw	r4,44(r2)
	return 0;
 8405f24:	0005883a 	mov	r2,zero
}
 8405f28:	e037883a 	mov	sp,fp
 8405f2c:	df000017 	ldw	fp,0(sp)
 8405f30:	dec00104 	addi	sp,sp,4
 8405f34:	f800283a 	ret

08405f38 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
 8405f38:	defffe04 	addi	sp,sp,-8
 8405f3c:	df000115 	stw	fp,4(sp)
 8405f40:	df000104 	addi	fp,sp,4
 8405f44:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
 8405f48:	e0bfff17 	ldw	r2,-4(fp)
 8405f4c:	10800a17 	ldw	r2,40(r2)
 8405f50:	10800304 	addi	r2,r2,12
 8405f54:	10800037 	ldwio	r2,0(r2)
 8405f58:	1080004c 	andi	r2,r2,1
}
 8405f5c:	e037883a 	mov	sp,fp
 8405f60:	df000017 	ldw	fp,0(sp)
 8405f64:	dec00104 	addi	sp,sp,4
 8405f68:	f800283a 	ret

08405f6c <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
 8405f6c:	defff604 	addi	sp,sp,-40
 8405f70:	df000915 	stw	fp,36(sp)
 8405f74:	df000904 	addi	fp,sp,36
 8405f78:	e13ff715 	stw	r4,-36(fp)
 8405f7c:	e17ff815 	stw	r5,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 8405f80:	e0bff817 	ldw	r2,-32(fp)
 8405f84:	10800058 	cmpnei	r2,r2,1
 8405f88:	1000041e 	bne	r2,zero,8405f9c <alt_up_pixel_buffer_dma_clear_screen+0x30>
		addr = pixel_buffer->back_buffer_start_address;
 8405f8c:	e0bff717 	ldw	r2,-36(fp)
 8405f90:	10800c17 	ldw	r2,48(r2)
 8405f94:	e0bfff15 	stw	r2,-4(fp)
 8405f98:	00000306 	br	8405fa8 <alt_up_pixel_buffer_dma_clear_screen+0x3c>
	else
		addr = pixel_buffer->buffer_start_address;
 8405f9c:	e0bff717 	ldw	r2,-36(fp)
 8405fa0:	10800b17 	ldw	r2,44(r2)
 8405fa4:	e0bfff15 	stw	r2,-4(fp)
	limit_x = pixel_buffer->x_resolution;
 8405fa8:	e0bff717 	ldw	r2,-36(fp)
 8405fac:	10800f17 	ldw	r2,60(r2)
 8405fb0:	e0bffe15 	stw	r2,-8(fp)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8405fb4:	e0bff717 	ldw	r2,-36(fp)
 8405fb8:	10800e17 	ldw	r2,56(r2)
 8405fbc:	10800098 	cmpnei	r2,r2,2
 8405fc0:	1000051e 	bne	r2,zero,8405fd8 <alt_up_pixel_buffer_dma_clear_screen+0x6c>
		limit_x = limit_x << 1;
 8405fc4:	e0fffe17 	ldw	r3,-8(fp)
 8405fc8:	e0fffe17 	ldw	r3,-8(fp)
 8405fcc:	18c5883a 	add	r2,r3,r3
 8405fd0:	e0bffe15 	stw	r2,-8(fp)
 8405fd4:	00000506 	br	8405fec <alt_up_pixel_buffer_dma_clear_screen+0x80>
	} else {
		limit_x = limit_x << 2;
 8405fd8:	e13ffe17 	ldw	r4,-8(fp)
 8405fdc:	e13ffe17 	ldw	r4,-8(fp)
 8405fe0:	2105883a 	add	r2,r4,r4
 8405fe4:	1085883a 	add	r2,r2,r2
 8405fe8:	e0bffe15 	stw	r2,-8(fp)
	}	
	limit_y = pixel_buffer->y_resolution;
 8405fec:	e0bff717 	ldw	r2,-36(fp)
 8405ff0:	10801017 	ldw	r2,64(r2)
 8405ff4:	e0bffd15 	stw	r2,-12(fp)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 8405ff8:	e0bff717 	ldw	r2,-36(fp)
 8405ffc:	10800d17 	ldw	r2,52(r2)
 8406000:	1004c03a 	cmpne	r2,r2,zero
 8406004:	10001e1e 	bne	r2,zero,8406080 <alt_up_pixel_buffer_dma_clear_screen+0x114>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 8406008:	e0bff717 	ldw	r2,-36(fp)
 840600c:	10801317 	ldw	r2,76(r2)
 8406010:	e0bffa15 	stw	r2,-24(fp)

		for (y = 0; y < limit_y; y++)
 8406014:	e03ffb15 	stw	zero,-20(fp)
 8406018:	00001506 	br	8406070 <alt_up_pixel_buffer_dma_clear_screen+0x104>
		{
			for (x = 0; x < limit_x; x = x + 4)
 840601c:	e03ffc15 	stw	zero,-16(fp)
 8406020:	00000706 	br	8406040 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
			{
				IOWR_32DIRECT(addr, x, 0);
 8406024:	e0ffff17 	ldw	r3,-4(fp)
 8406028:	e0bffc17 	ldw	r2,-16(fp)
 840602c:	1885883a 	add	r2,r3,r2
 8406030:	10000035 	stwio	zero,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
 8406034:	e0bffc17 	ldw	r2,-16(fp)
 8406038:	10800104 	addi	r2,r2,4
 840603c:	e0bffc15 	stw	r2,-16(fp)
 8406040:	e0fffc17 	ldw	r3,-16(fp)
 8406044:	e13ffe17 	ldw	r4,-8(fp)
 8406048:	193ff636 	bltu	r3,r4,8406024 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
 840604c:	e0fffa17 	ldw	r3,-24(fp)
 8406050:	00800044 	movi	r2,1
 8406054:	10c4983a 	sll	r2,r2,r3
 8406058:	e0ffff17 	ldw	r3,-4(fp)
 840605c:	1887883a 	add	r3,r3,r2
 8406060:	e0ffff15 	stw	r3,-4(fp)
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
 8406064:	e13ffb17 	ldw	r4,-20(fp)
 8406068:	21000044 	addi	r4,r4,1
 840606c:	e13ffb15 	stw	r4,-20(fp)
 8406070:	e0bffb17 	ldw	r2,-20(fp)
 8406074:	e0fffd17 	ldw	r3,-12(fp)
 8406078:	10ffe836 	bltu	r2,r3,840601c <alt_up_pixel_buffer_dma_clear_screen+0xb0>
 840607c:	00001006 	br	84060c0 <alt_up_pixel_buffer_dma_clear_screen+0x154>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
 8406080:	e13ffd17 	ldw	r4,-12(fp)
 8406084:	e0bffe17 	ldw	r2,-8(fp)
 8406088:	2089383a 	mul	r4,r4,r2
 840608c:	e13ffd15 	stw	r4,-12(fp)

		for (x = 0; x < limit_y; x = x + 4)
 8406090:	e03ff915 	stw	zero,-28(fp)
 8406094:	00000706 	br	84060b4 <alt_up_pixel_buffer_dma_clear_screen+0x148>
		{
			IOWR_32DIRECT(addr, x, 0);
 8406098:	e0ffff17 	ldw	r3,-4(fp)
 840609c:	e0bff917 	ldw	r2,-28(fp)
 84060a0:	1885883a 	add	r2,r3,r2
 84060a4:	10000035 	stwio	zero,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
 84060a8:	e0fff917 	ldw	r3,-28(fp)
 84060ac:	18c00104 	addi	r3,r3,4
 84060b0:	e0fff915 	stw	r3,-28(fp)
 84060b4:	e0bff917 	ldw	r2,-28(fp)
 84060b8:	e13ffd17 	ldw	r4,-12(fp)
 84060bc:	113ff636 	bltu	r2,r4,8406098 <alt_up_pixel_buffer_dma_clear_screen+0x12c>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
 84060c0:	e037883a 	mov	sp,fp
 84060c4:	df000017 	ldw	fp,0(sp)
 84060c8:	dec00104 	addi	sp,sp,4
 84060cc:	f800283a 	ret

084060d0 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
 84060d0:	deffed04 	addi	sp,sp,-76
 84060d4:	df001215 	stw	fp,72(sp)
 84060d8:	df001204 	addi	fp,sp,72
 84060dc:	e13fee15 	stw	r4,-72(fp)
 84060e0:	e17fef15 	stw	r5,-68(fp)
 84060e4:	e1bff015 	stw	r6,-64(fp)
 84060e8:	e1fff115 	stw	r7,-60(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 84060ec:	e0bfee17 	ldw	r2,-72(fp)
 84060f0:	10800f17 	ldw	r2,60(r2)
 84060f4:	e0bffe15 	stw	r2,-8(fp)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 84060f8:	e0bfee17 	ldw	r2,-72(fp)
 84060fc:	10801017 	ldw	r2,64(r2)
 8406100:	e0bffd15 	stw	r2,-12(fp)
	register unsigned int temp;
	register unsigned int l_x = x0;
 8406104:	e0bfef17 	ldw	r2,-68(fp)
 8406108:	e0bffb15 	stw	r2,-20(fp)
	register unsigned int r_x = x1;
 840610c:	e0fff117 	ldw	r3,-60(fp)
 8406110:	e0fffa15 	stw	r3,-24(fp)
	register unsigned int t_y = y0;
 8406114:	e13ff017 	ldw	r4,-64(fp)
 8406118:	e13ff915 	stw	r4,-28(fp)
	register unsigned int b_y = y1;
 840611c:	e0800117 	ldw	r2,4(fp)
 8406120:	e0bff815 	stw	r2,-32(fp)
	register unsigned int local_color = color;
 8406124:	e0c00217 	ldw	r3,8(fp)
 8406128:	e0fff715 	stw	r3,-36(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
 840612c:	e13ffa17 	ldw	r4,-24(fp)
 8406130:	e0bffb17 	ldw	r2,-20(fp)
 8406134:	2080062e 	bgeu	r4,r2,8406150 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = l_x;
 8406138:	e0fffb17 	ldw	r3,-20(fp)
 840613c:	e0fffc15 	stw	r3,-16(fp)
		l_x = r_x;
 8406140:	e13ffa17 	ldw	r4,-24(fp)
 8406144:	e13ffb15 	stw	r4,-20(fp)
		r_x = temp;
 8406148:	e0bffc17 	ldw	r2,-16(fp)
 840614c:	e0bffa15 	stw	r2,-24(fp)
	}
	if (t_y > b_y)
 8406150:	e0fff817 	ldw	r3,-32(fp)
 8406154:	e13ff917 	ldw	r4,-28(fp)
 8406158:	1900062e 	bgeu	r3,r4,8406174 <alt_up_pixel_buffer_dma_draw_box+0xa4>
	{
		temp = t_y;
 840615c:	e0bff917 	ldw	r2,-28(fp)
 8406160:	e0bffc15 	stw	r2,-16(fp)
		t_y = b_y;
 8406164:	e0fff817 	ldw	r3,-32(fp)
 8406168:	e0fff915 	stw	r3,-28(fp)
		b_y = temp;
 840616c:	e13ffc17 	ldw	r4,-16(fp)
 8406170:	e13ff815 	stw	r4,-32(fp)
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
 8406174:	e0bffb17 	ldw	r2,-20(fp)
 8406178:	e0fffe17 	ldw	r3,-8(fp)
 840617c:	10c10d2e 	bgeu	r2,r3,84065b4 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
 8406180:	e13ff917 	ldw	r4,-28(fp)
 8406184:	e0bffd17 	ldw	r2,-12(fp)
 8406188:	20800136 	bltu	r4,r2,8406190 <alt_up_pixel_buffer_dma_draw_box+0xc0>
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 840618c:	00010906 	br	84065b4 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
 8406190:	e0fffa17 	ldw	r3,-24(fp)
 8406194:	e13ffe17 	ldw	r4,-8(fp)
 8406198:	19000336 	bltu	r3,r4,84061a8 <alt_up_pixel_buffer_dma_draw_box+0xd8>
	{
		r_x = limit_x - 1;
 840619c:	e0bffe17 	ldw	r2,-8(fp)
 84061a0:	10bfffc4 	addi	r2,r2,-1
 84061a4:	e0bffa15 	stw	r2,-24(fp)
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
 84061a8:	e0fff817 	ldw	r3,-32(fp)
 84061ac:	e13ffd17 	ldw	r4,-12(fp)
 84061b0:	19000336 	bltu	r3,r4,84061c0 <alt_up_pixel_buffer_dma_draw_box+0xf0>
	{
		b_y = limit_y - 1;
 84061b4:	e0bffd17 	ldw	r2,-12(fp)
 84061b8:	10bfffc4 	addi	r2,r2,-1
 84061bc:	e0bff815 	stw	r2,-32(fp)
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 84061c0:	e0800317 	ldw	r2,12(fp)
 84061c4:	10800058 	cmpnei	r2,r2,1
 84061c8:	1000041e 	bne	r2,zero,84061dc <alt_up_pixel_buffer_dma_draw_box+0x10c>
		addr = pixel_buffer->back_buffer_start_address;
 84061cc:	e0bfee17 	ldw	r2,-72(fp)
 84061d0:	10800c17 	ldw	r2,48(r2)
 84061d4:	e0bfff15 	stw	r2,-4(fp)
 84061d8:	00000306 	br	84061e8 <alt_up_pixel_buffer_dma_draw_box+0x118>
	else
		addr = pixel_buffer->buffer_start_address;
 84061dc:	e0bfee17 	ldw	r2,-72(fp)
 84061e0:	10800b17 	ldw	r2,44(r2)
 84061e4:	e0bfff15 	stw	r2,-4(fp)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 84061e8:	e0bfee17 	ldw	r2,-72(fp)
 84061ec:	10800d17 	ldw	r2,52(r2)
 84061f0:	1004c03a 	cmpne	r2,r2,zero
 84061f4:	1000721e 	bne	r2,zero,84063c0 <alt_up_pixel_buffer_dma_draw_box+0x2f0>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 84061f8:	e0bfee17 	ldw	r2,-72(fp)
 84061fc:	10801317 	ldw	r2,76(r2)
 8406200:	e0bff415 	stw	r2,-48(fp)
		addr = addr + (t_y << offset_y);
 8406204:	e0bff417 	ldw	r2,-48(fp)
 8406208:	e0fff917 	ldw	r3,-28(fp)
 840620c:	1884983a 	sll	r2,r3,r2
 8406210:	e13fff17 	ldw	r4,-4(fp)
 8406214:	2089883a 	add	r4,r4,r2
 8406218:	e13fff15 	stw	r4,-4(fp)
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 840621c:	e0bfee17 	ldw	r2,-72(fp)
 8406220:	10800e17 	ldw	r2,56(r2)
 8406224:	10800058 	cmpnei	r2,r2,1
 8406228:	10001e1e 	bne	r2,zero,84062a4 <alt_up_pixel_buffer_dma_draw_box+0x1d4>
			for (y = t_y; y <= b_y; y++)
 840622c:	e0bff917 	ldw	r2,-28(fp)
 8406230:	e0bff515 	stw	r2,-44(fp)
 8406234:	00001706 	br	8406294 <alt_up_pixel_buffer_dma_draw_box+0x1c4>
			{
				for (x = l_x; x <= r_x; x++)
 8406238:	e0fffb17 	ldw	r3,-20(fp)
 840623c:	e0fff615 	stw	r3,-40(fp)
 8406240:	00000806 	br	8406264 <alt_up_pixel_buffer_dma_draw_box+0x194>
				{
					IOWR_8DIRECT(addr, x, local_color);
 8406244:	e0ffff17 	ldw	r3,-4(fp)
 8406248:	e0bff617 	ldw	r2,-40(fp)
 840624c:	1885883a 	add	r2,r3,r2
 8406250:	e0fff717 	ldw	r3,-36(fp)
 8406254:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 8406258:	e13ff617 	ldw	r4,-40(fp)
 840625c:	21000044 	addi	r4,r4,1
 8406260:	e13ff615 	stw	r4,-40(fp)
 8406264:	e0bffa17 	ldw	r2,-24(fp)
 8406268:	e0fff617 	ldw	r3,-40(fp)
 840626c:	10fff52e 	bgeu	r2,r3,8406244 <alt_up_pixel_buffer_dma_draw_box+0x174>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
 8406270:	e0fff417 	ldw	r3,-48(fp)
 8406274:	00800044 	movi	r2,1
 8406278:	10c4983a 	sll	r2,r2,r3
 840627c:	e13fff17 	ldw	r4,-4(fp)
 8406280:	2089883a 	add	r4,r4,r2
 8406284:	e13fff15 	stw	r4,-4(fp)
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 8406288:	e0bff517 	ldw	r2,-44(fp)
 840628c:	10800044 	addi	r2,r2,1
 8406290:	e0bff515 	stw	r2,-44(fp)
 8406294:	e0fff817 	ldw	r3,-32(fp)
 8406298:	e13ff517 	ldw	r4,-44(fp)
 840629c:	193fe62e 	bgeu	r3,r4,8406238 <alt_up_pixel_buffer_dma_draw_box+0x168>
 84062a0:	0000c406 	br	84065b4 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 84062a4:	e0bfee17 	ldw	r2,-72(fp)
 84062a8:	10800e17 	ldw	r2,56(r2)
 84062ac:	10800098 	cmpnei	r2,r2,2
 84062b0:	1000211e 	bne	r2,zero,8406338 <alt_up_pixel_buffer_dma_draw_box+0x268>
			for (y = t_y; y <= b_y; y++)
 84062b4:	e0bff917 	ldw	r2,-28(fp)
 84062b8:	e0bff515 	stw	r2,-44(fp)
 84062bc:	00001a06 	br	8406328 <alt_up_pixel_buffer_dma_draw_box+0x258>
			{
				for (x = l_x; x <= r_x; x++)
 84062c0:	e0fffb17 	ldw	r3,-20(fp)
 84062c4:	e0fff615 	stw	r3,-40(fp)
 84062c8:	00000b06 	br	84062f8 <alt_up_pixel_buffer_dma_draw_box+0x228>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
 84062cc:	e13ff617 	ldw	r4,-40(fp)
 84062d0:	e13ff617 	ldw	r4,-40(fp)
 84062d4:	2105883a 	add	r2,r4,r4
 84062d8:	1007883a 	mov	r3,r2
 84062dc:	e0bfff17 	ldw	r2,-4(fp)
 84062e0:	1885883a 	add	r2,r3,r2
 84062e4:	e0fff717 	ldw	r3,-36(fp)
 84062e8:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 84062ec:	e0bff617 	ldw	r2,-40(fp)
 84062f0:	10800044 	addi	r2,r2,1
 84062f4:	e0bff615 	stw	r2,-40(fp)
 84062f8:	e0fffa17 	ldw	r3,-24(fp)
 84062fc:	e13ff617 	ldw	r4,-40(fp)
 8406300:	193ff22e 	bgeu	r3,r4,84062cc <alt_up_pixel_buffer_dma_draw_box+0x1fc>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
 8406304:	e0fff417 	ldw	r3,-48(fp)
 8406308:	00800044 	movi	r2,1
 840630c:	10c4983a 	sll	r2,r2,r3
 8406310:	e0ffff17 	ldw	r3,-4(fp)
 8406314:	1887883a 	add	r3,r3,r2
 8406318:	e0ffff15 	stw	r3,-4(fp)
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 840631c:	e13ff517 	ldw	r4,-44(fp)
 8406320:	21000044 	addi	r4,r4,1
 8406324:	e13ff515 	stw	r4,-44(fp)
 8406328:	e0bff817 	ldw	r2,-32(fp)
 840632c:	e0fff517 	ldw	r3,-44(fp)
 8406330:	10ffe32e 	bgeu	r2,r3,84062c0 <alt_up_pixel_buffer_dma_draw_box+0x1f0>
 8406334:	00009f06 	br	84065b4 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 8406338:	e13ff917 	ldw	r4,-28(fp)
 840633c:	e13ff515 	stw	r4,-44(fp)
 8406340:	00001b06 	br	84063b0 <alt_up_pixel_buffer_dma_draw_box+0x2e0>
			{
				for (x = l_x; x <= r_x; x++)
 8406344:	e0bffb17 	ldw	r2,-20(fp)
 8406348:	e0bff615 	stw	r2,-40(fp)
 840634c:	00000c06 	br	8406380 <alt_up_pixel_buffer_dma_draw_box+0x2b0>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
 8406350:	e0fff617 	ldw	r3,-40(fp)
 8406354:	e0fff617 	ldw	r3,-40(fp)
 8406358:	18c5883a 	add	r2,r3,r3
 840635c:	1085883a 	add	r2,r2,r2
 8406360:	1007883a 	mov	r3,r2
 8406364:	e0bfff17 	ldw	r2,-4(fp)
 8406368:	1885883a 	add	r2,r3,r2
 840636c:	e0fff717 	ldw	r3,-36(fp)
 8406370:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 8406374:	e13ff617 	ldw	r4,-40(fp)
 8406378:	21000044 	addi	r4,r4,1
 840637c:	e13ff615 	stw	r4,-40(fp)
 8406380:	e0bffa17 	ldw	r2,-24(fp)
 8406384:	e0fff617 	ldw	r3,-40(fp)
 8406388:	10fff12e 	bgeu	r2,r3,8406350 <alt_up_pixel_buffer_dma_draw_box+0x280>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
 840638c:	e0fff417 	ldw	r3,-48(fp)
 8406390:	00800044 	movi	r2,1
 8406394:	10c4983a 	sll	r2,r2,r3
 8406398:	e13fff17 	ldw	r4,-4(fp)
 840639c:	2089883a 	add	r4,r4,r2
 84063a0:	e13fff15 	stw	r4,-4(fp)
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 84063a4:	e0bff517 	ldw	r2,-44(fp)
 84063a8:	10800044 	addi	r2,r2,1
 84063ac:	e0bff515 	stw	r2,-44(fp)
 84063b0:	e0fff817 	ldw	r3,-32(fp)
 84063b4:	e13ff517 	ldw	r4,-44(fp)
 84063b8:	193fe22e 	bgeu	r3,r4,8406344 <alt_up_pixel_buffer_dma_draw_box+0x274>
 84063bc:	00007d06 	br	84065b4 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 84063c0:	e0bfee17 	ldw	r2,-72(fp)
 84063c4:	10800e17 	ldw	r2,56(r2)
 84063c8:	10800058 	cmpnei	r2,r2,1
 84063cc:	1000221e 	bne	r2,zero,8406458 <alt_up_pixel_buffer_dma_draw_box+0x388>
			addr = addr + t_y * limit_x;
 84063d0:	e0fff917 	ldw	r3,-28(fp)
 84063d4:	e13ffe17 	ldw	r4,-8(fp)
 84063d8:	1905383a 	mul	r2,r3,r4
 84063dc:	e0ffff17 	ldw	r3,-4(fp)
 84063e0:	1887883a 	add	r3,r3,r2
 84063e4:	e0ffff15 	stw	r3,-4(fp)
			for (y = t_y; y <= b_y; y++)
 84063e8:	e13ff917 	ldw	r4,-28(fp)
 84063ec:	e13ff215 	stw	r4,-56(fp)
 84063f0:	00001506 	br	8406448 <alt_up_pixel_buffer_dma_draw_box+0x378>
			{
				for (x = l_x; x <= r_x; x++)
 84063f4:	e0bffb17 	ldw	r2,-20(fp)
 84063f8:	e0bff315 	stw	r2,-52(fp)
 84063fc:	00000806 	br	8406420 <alt_up_pixel_buffer_dma_draw_box+0x350>
				{
					IOWR_8DIRECT(addr, x, local_color);
 8406400:	e0ffff17 	ldw	r3,-4(fp)
 8406404:	e0bff317 	ldw	r2,-52(fp)
 8406408:	1885883a 	add	r2,r3,r2
 840640c:	e0fff717 	ldw	r3,-36(fp)
 8406410:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 8406414:	e0fff317 	ldw	r3,-52(fp)
 8406418:	18c00044 	addi	r3,r3,1
 840641c:	e0fff315 	stw	r3,-52(fp)
 8406420:	e13ffa17 	ldw	r4,-24(fp)
 8406424:	e0bff317 	ldw	r2,-52(fp)
 8406428:	20bff52e 	bgeu	r4,r2,8406400 <alt_up_pixel_buffer_dma_draw_box+0x330>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
 840642c:	e0ffff17 	ldw	r3,-4(fp)
 8406430:	e13ffe17 	ldw	r4,-8(fp)
 8406434:	1907883a 	add	r3,r3,r4
 8406438:	e0ffff15 	stw	r3,-4(fp)
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 840643c:	e0bff217 	ldw	r2,-56(fp)
 8406440:	10800044 	addi	r2,r2,1
 8406444:	e0bff215 	stw	r2,-56(fp)
 8406448:	e0fff817 	ldw	r3,-32(fp)
 840644c:	e13ff217 	ldw	r4,-56(fp)
 8406450:	193fe82e 	bgeu	r3,r4,84063f4 <alt_up_pixel_buffer_dma_draw_box+0x324>
 8406454:	00005706 	br	84065b4 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8406458:	e0bfee17 	ldw	r2,-72(fp)
 840645c:	10800e17 	ldw	r2,56(r2)
 8406460:	10800098 	cmpnei	r2,r2,2
 8406464:	1000291e 	bne	r2,zero,840650c <alt_up_pixel_buffer_dma_draw_box+0x43c>
			limit_x = limit_x << 1;
 8406468:	e0fffe17 	ldw	r3,-8(fp)
 840646c:	e0fffe17 	ldw	r3,-8(fp)
 8406470:	18c5883a 	add	r2,r3,r3
 8406474:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + t_y * limit_x;
 8406478:	e13ff917 	ldw	r4,-28(fp)
 840647c:	e0fffe17 	ldw	r3,-8(fp)
 8406480:	20c5383a 	mul	r2,r4,r3
 8406484:	e13fff17 	ldw	r4,-4(fp)
 8406488:	2089883a 	add	r4,r4,r2
 840648c:	e13fff15 	stw	r4,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8406490:	e0bff917 	ldw	r2,-28(fp)
 8406494:	e0bff215 	stw	r2,-56(fp)
 8406498:	00001806 	br	84064fc <alt_up_pixel_buffer_dma_draw_box+0x42c>
			{
				for (x = l_x; x <= r_x; x++)
 840649c:	e0fffb17 	ldw	r3,-20(fp)
 84064a0:	e0fff315 	stw	r3,-52(fp)
 84064a4:	00000b06 	br	84064d4 <alt_up_pixel_buffer_dma_draw_box+0x404>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
 84064a8:	e13ff317 	ldw	r4,-52(fp)
 84064ac:	e13ff317 	ldw	r4,-52(fp)
 84064b0:	2105883a 	add	r2,r4,r4
 84064b4:	1007883a 	mov	r3,r2
 84064b8:	e0bfff17 	ldw	r2,-4(fp)
 84064bc:	1885883a 	add	r2,r3,r2
 84064c0:	e0fff717 	ldw	r3,-36(fp)
 84064c4:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 84064c8:	e0bff317 	ldw	r2,-52(fp)
 84064cc:	10800044 	addi	r2,r2,1
 84064d0:	e0bff315 	stw	r2,-52(fp)
 84064d4:	e0fffa17 	ldw	r3,-24(fp)
 84064d8:	e13ff317 	ldw	r4,-52(fp)
 84064dc:	193ff22e 	bgeu	r3,r4,84064a8 <alt_up_pixel_buffer_dma_draw_box+0x3d8>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
 84064e0:	e0bfff17 	ldw	r2,-4(fp)
 84064e4:	e0fffe17 	ldw	r3,-8(fp)
 84064e8:	10c5883a 	add	r2,r2,r3
 84064ec:	e0bfff15 	stw	r2,-4(fp)
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 84064f0:	e13ff217 	ldw	r4,-56(fp)
 84064f4:	21000044 	addi	r4,r4,1
 84064f8:	e13ff215 	stw	r4,-56(fp)
 84064fc:	e0bff817 	ldw	r2,-32(fp)
 8406500:	e0fff217 	ldw	r3,-56(fp)
 8406504:	10ffe52e 	bgeu	r2,r3,840649c <alt_up_pixel_buffer_dma_draw_box+0x3cc>
 8406508:	00002a06 	br	84065b4 <alt_up_pixel_buffer_dma_draw_box+0x4e4>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
 840650c:	e13ffe17 	ldw	r4,-8(fp)
 8406510:	e13ffe17 	ldw	r4,-8(fp)
 8406514:	2105883a 	add	r2,r4,r4
 8406518:	1085883a 	add	r2,r2,r2
 840651c:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + t_y * limit_x;
 8406520:	e0fff917 	ldw	r3,-28(fp)
 8406524:	e13ffe17 	ldw	r4,-8(fp)
 8406528:	1905383a 	mul	r2,r3,r4
 840652c:	e0ffff17 	ldw	r3,-4(fp)
 8406530:	1887883a 	add	r3,r3,r2
 8406534:	e0ffff15 	stw	r3,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8406538:	e13ff917 	ldw	r4,-28(fp)
 840653c:	e13ff215 	stw	r4,-56(fp)
 8406540:	00001906 	br	84065a8 <alt_up_pixel_buffer_dma_draw_box+0x4d8>
			{
				for (x = l_x; x <= r_x; x++)
 8406544:	e0bffb17 	ldw	r2,-20(fp)
 8406548:	e0bff315 	stw	r2,-52(fp)
 840654c:	00000c06 	br	8406580 <alt_up_pixel_buffer_dma_draw_box+0x4b0>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
 8406550:	e0fff317 	ldw	r3,-52(fp)
 8406554:	e0fff317 	ldw	r3,-52(fp)
 8406558:	18c5883a 	add	r2,r3,r3
 840655c:	1085883a 	add	r2,r2,r2
 8406560:	1007883a 	mov	r3,r2
 8406564:	e0bfff17 	ldw	r2,-4(fp)
 8406568:	1885883a 	add	r2,r3,r2
 840656c:	e0fff717 	ldw	r3,-36(fp)
 8406570:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 8406574:	e13ff317 	ldw	r4,-52(fp)
 8406578:	21000044 	addi	r4,r4,1
 840657c:	e13ff315 	stw	r4,-52(fp)
 8406580:	e0bffa17 	ldw	r2,-24(fp)
 8406584:	e0fff317 	ldw	r3,-52(fp)
 8406588:	10fff12e 	bgeu	r2,r3,8406550 <alt_up_pixel_buffer_dma_draw_box+0x480>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
 840658c:	e13fff17 	ldw	r4,-4(fp)
 8406590:	e0bffe17 	ldw	r2,-8(fp)
 8406594:	2089883a 	add	r4,r4,r2
 8406598:	e13fff15 	stw	r4,-4(fp)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 840659c:	e0fff217 	ldw	r3,-56(fp)
 84065a0:	18c00044 	addi	r3,r3,1
 84065a4:	e0fff215 	stw	r3,-56(fp)
 84065a8:	e13ff817 	ldw	r4,-32(fp)
 84065ac:	e0bff217 	ldw	r2,-56(fp)
 84065b0:	20bfe42e 	bgeu	r4,r2,8406544 <alt_up_pixel_buffer_dma_draw_box+0x474>
				}
				addr = addr + limit_x;
			}
		}
	}
}
 84065b4:	e037883a 	mov	sp,fp
 84065b8:	df000017 	ldw	fp,0(sp)
 84065bc:	dec00104 	addi	sp,sp,4
 84065c0:	f800283a 	ret

084065c4 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
 84065c4:	defff204 	addi	sp,sp,-56
 84065c8:	df000d15 	stw	fp,52(sp)
 84065cc:	df000d04 	addi	fp,sp,52
 84065d0:	e13ff315 	stw	r4,-52(fp)
 84065d4:	e17ff415 	stw	r5,-48(fp)
 84065d8:	e1bff515 	stw	r6,-44(fp)
 84065dc:	e1fff615 	stw	r7,-40(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 84065e0:	e0bff317 	ldw	r2,-52(fp)
 84065e4:	10800f17 	ldw	r2,60(r2)
 84065e8:	e0bffe15 	stw	r2,-8(fp)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 84065ec:	e0bff317 	ldw	r2,-52(fp)
 84065f0:	10801017 	ldw	r2,64(r2)
 84065f4:	e0bffd15 	stw	r2,-12(fp)
	register unsigned int temp;
	register unsigned int l_x = x0;
 84065f8:	e0bff417 	ldw	r2,-48(fp)
 84065fc:	e0bffc15 	stw	r2,-16(fp)
	register unsigned int r_x = x1;
 8406600:	e0fff517 	ldw	r3,-44(fp)
 8406604:	e0fffb15 	stw	r3,-20(fp)
	register unsigned int line_y = y;
 8406608:	e13ff617 	ldw	r4,-40(fp)
 840660c:	e13ffa15 	stw	r4,-24(fp)
	register unsigned int local_color = color;
 8406610:	e0800117 	ldw	r2,4(fp)
 8406614:	e0bff915 	stw	r2,-28(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
 8406618:	e0fffb17 	ldw	r3,-20(fp)
 840661c:	e13ffc17 	ldw	r4,-16(fp)
 8406620:	1900042e 	bgeu	r3,r4,8406634 <alt_up_pixel_buffer_dma_draw_hline+0x70>
	{
		temp = l_x;
 8406624:	e0bffc17 	ldw	r2,-16(fp)
		l_x = r_x;
 8406628:	e0fffb17 	ldw	r3,-20(fp)
 840662c:	e0fffc15 	stw	r3,-16(fp)
		r_x = temp;
 8406630:	e0bffb15 	stw	r2,-20(fp)
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
 8406634:	e13ffc17 	ldw	r4,-16(fp)
 8406638:	e0bffe17 	ldw	r2,-8(fp)
 840663c:	2080b12e 	bgeu	r4,r2,8406904 <alt_up_pixel_buffer_dma_draw_hline+0x340>
 8406640:	e0fffa17 	ldw	r3,-24(fp)
 8406644:	e13ffd17 	ldw	r4,-12(fp)
 8406648:	19000136 	bltu	r3,r4,8406650 <alt_up_pixel_buffer_dma_draw_hline+0x8c>
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 840664c:	0000ad06 	br	8406904 <alt_up_pixel_buffer_dma_draw_hline+0x340>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
 8406650:	e0bffb17 	ldw	r2,-20(fp)
 8406654:	e0fffe17 	ldw	r3,-8(fp)
 8406658:	10c00336 	bltu	r2,r3,8406668 <alt_up_pixel_buffer_dma_draw_hline+0xa4>
	{
		r_x = limit_x - 1;
 840665c:	e13ffe17 	ldw	r4,-8(fp)
 8406660:	213fffc4 	addi	r4,r4,-1
 8406664:	e13ffb15 	stw	r4,-20(fp)
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 8406668:	e0800217 	ldw	r2,8(fp)
 840666c:	10800058 	cmpnei	r2,r2,1
 8406670:	1000041e 	bne	r2,zero,8406684 <alt_up_pixel_buffer_dma_draw_hline+0xc0>
		addr = pixel_buffer->back_buffer_start_address;
 8406674:	e0bff317 	ldw	r2,-52(fp)
 8406678:	10800c17 	ldw	r2,48(r2)
 840667c:	e0bfff15 	stw	r2,-4(fp)
 8406680:	00000306 	br	8406690 <alt_up_pixel_buffer_dma_draw_hline+0xcc>
	else
		addr = pixel_buffer->buffer_start_address;
 8406684:	e0bff317 	ldw	r2,-52(fp)
 8406688:	10800b17 	ldw	r2,44(r2)
 840668c:	e0bfff15 	stw	r2,-4(fp)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 8406690:	e0bff317 	ldw	r2,-52(fp)
 8406694:	10800d17 	ldw	r2,52(r2)
 8406698:	1004c03a 	cmpne	r2,r2,zero
 840669c:	1000431e 	bne	r2,zero,84067ac <alt_up_pixel_buffer_dma_draw_hline+0x1e8>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 84066a0:	e0bff317 	ldw	r2,-52(fp)
 84066a4:	10801317 	ldw	r2,76(r2)
		addr = addr + (line_y << offset_y);
 84066a8:	e0fffa17 	ldw	r3,-24(fp)
 84066ac:	1884983a 	sll	r2,r3,r2
 84066b0:	e13fff17 	ldw	r4,-4(fp)
 84066b4:	2089883a 	add	r4,r4,r2
 84066b8:	e13fff15 	stw	r4,-4(fp)
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 84066bc:	e0bff317 	ldw	r2,-52(fp)
 84066c0:	10800e17 	ldw	r2,56(r2)
 84066c4:	10800058 	cmpnei	r2,r2,1
 84066c8:	10000f1e 	bne	r2,zero,8406708 <alt_up_pixel_buffer_dma_draw_hline+0x144>
			for (x = l_x; x <= r_x; x++)
 84066cc:	e0bffc17 	ldw	r2,-16(fp)
 84066d0:	e0bff815 	stw	r2,-32(fp)
 84066d4:	00000806 	br	84066f8 <alt_up_pixel_buffer_dma_draw_hline+0x134>
			{
				IOWR_8DIRECT(addr, x, local_color);
 84066d8:	e0ffff17 	ldw	r3,-4(fp)
 84066dc:	e0bff817 	ldw	r2,-32(fp)
 84066e0:	1885883a 	add	r2,r3,r2
 84066e4:	e0fff917 	ldw	r3,-28(fp)
 84066e8:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
 84066ec:	e0fff817 	ldw	r3,-32(fp)
 84066f0:	18c00044 	addi	r3,r3,1
 84066f4:	e0fff815 	stw	r3,-32(fp)
 84066f8:	e13ffb17 	ldw	r4,-20(fp)
 84066fc:	e0bff817 	ldw	r2,-32(fp)
 8406700:	20bff52e 	bgeu	r4,r2,84066d8 <alt_up_pixel_buffer_dma_draw_hline+0x114>
 8406704:	00007f06 	br	8406904 <alt_up_pixel_buffer_dma_draw_hline+0x340>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8406708:	e0bff317 	ldw	r2,-52(fp)
 840670c:	10800e17 	ldw	r2,56(r2)
 8406710:	10800098 	cmpnei	r2,r2,2
 8406714:	1000121e 	bne	r2,zero,8406760 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			for (x = l_x; x <= r_x; x++)
 8406718:	e0fffc17 	ldw	r3,-16(fp)
 840671c:	e0fff815 	stw	r3,-32(fp)
 8406720:	00000b06 	br	8406750 <alt_up_pixel_buffer_dma_draw_hline+0x18c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
 8406724:	e13ff817 	ldw	r4,-32(fp)
 8406728:	e13ff817 	ldw	r4,-32(fp)
 840672c:	2105883a 	add	r2,r4,r4
 8406730:	1007883a 	mov	r3,r2
 8406734:	e0bfff17 	ldw	r2,-4(fp)
 8406738:	1885883a 	add	r2,r3,r2
 840673c:	e0fff917 	ldw	r3,-28(fp)
 8406740:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
 8406744:	e0bff817 	ldw	r2,-32(fp)
 8406748:	10800044 	addi	r2,r2,1
 840674c:	e0bff815 	stw	r2,-32(fp)
 8406750:	e0fffb17 	ldw	r3,-20(fp)
 8406754:	e13ff817 	ldw	r4,-32(fp)
 8406758:	193ff22e 	bgeu	r3,r4,8406724 <alt_up_pixel_buffer_dma_draw_hline+0x160>
 840675c:	00006906 	br	8406904 <alt_up_pixel_buffer_dma_draw_hline+0x340>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
 8406760:	e0bffc17 	ldw	r2,-16(fp)
 8406764:	e0bff815 	stw	r2,-32(fp)
 8406768:	00000c06 	br	840679c <alt_up_pixel_buffer_dma_draw_hline+0x1d8>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
 840676c:	e0fff817 	ldw	r3,-32(fp)
 8406770:	e0fff817 	ldw	r3,-32(fp)
 8406774:	18c5883a 	add	r2,r3,r3
 8406778:	1085883a 	add	r2,r2,r2
 840677c:	1007883a 	mov	r3,r2
 8406780:	e0bfff17 	ldw	r2,-4(fp)
 8406784:	1885883a 	add	r2,r3,r2
 8406788:	e0fff917 	ldw	r3,-28(fp)
 840678c:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
 8406790:	e13ff817 	ldw	r4,-32(fp)
 8406794:	21000044 	addi	r4,r4,1
 8406798:	e13ff815 	stw	r4,-32(fp)
 840679c:	e0bffb17 	ldw	r2,-20(fp)
 84067a0:	e0fff817 	ldw	r3,-32(fp)
 84067a4:	10fff12e 	bgeu	r2,r3,840676c <alt_up_pixel_buffer_dma_draw_hline+0x1a8>
 84067a8:	00005606 	br	8406904 <alt_up_pixel_buffer_dma_draw_hline+0x340>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 84067ac:	e0bff317 	ldw	r2,-52(fp)
 84067b0:	10800e17 	ldw	r2,56(r2)
 84067b4:	10800058 	cmpnei	r2,r2,1
 84067b8:	1000151e 	bne	r2,zero,8406810 <alt_up_pixel_buffer_dma_draw_hline+0x24c>
			addr = addr + line_y * limit_x;
 84067bc:	e13ffa17 	ldw	r4,-24(fp)
 84067c0:	e0fffe17 	ldw	r3,-8(fp)
 84067c4:	20c5383a 	mul	r2,r4,r3
 84067c8:	e13fff17 	ldw	r4,-4(fp)
 84067cc:	2089883a 	add	r4,r4,r2
 84067d0:	e13fff15 	stw	r4,-4(fp)
			for (x = l_x; x <= r_x; x++)
 84067d4:	e0bffc17 	ldw	r2,-16(fp)
 84067d8:	e0bff715 	stw	r2,-36(fp)
 84067dc:	00000806 	br	8406800 <alt_up_pixel_buffer_dma_draw_hline+0x23c>
			{
				IOWR_8DIRECT(addr, x, local_color);
 84067e0:	e0ffff17 	ldw	r3,-4(fp)
 84067e4:	e0bff717 	ldw	r2,-36(fp)
 84067e8:	1885883a 	add	r2,r3,r2
 84067ec:	e0fff917 	ldw	r3,-28(fp)
 84067f0:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 84067f4:	e0fff717 	ldw	r3,-36(fp)
 84067f8:	18c00044 	addi	r3,r3,1
 84067fc:	e0fff715 	stw	r3,-36(fp)
 8406800:	e13ffb17 	ldw	r4,-20(fp)
 8406804:	e0bff717 	ldw	r2,-36(fp)
 8406808:	20bff52e 	bgeu	r4,r2,84067e0 <alt_up_pixel_buffer_dma_draw_hline+0x21c>
 840680c:	00003d06 	br	8406904 <alt_up_pixel_buffer_dma_draw_hline+0x340>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8406810:	e0bff317 	ldw	r2,-52(fp)
 8406814:	10800e17 	ldw	r2,56(r2)
 8406818:	10800098 	cmpnei	r2,r2,2
 840681c:	10001c1e 	bne	r2,zero,8406890 <alt_up_pixel_buffer_dma_draw_hline+0x2cc>
			limit_x = limit_x << 1;
 8406820:	e0fffe17 	ldw	r3,-8(fp)
 8406824:	e0fffe17 	ldw	r3,-8(fp)
 8406828:	18c5883a 	add	r2,r3,r3
 840682c:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + line_y * limit_x;
 8406830:	e13ffa17 	ldw	r4,-24(fp)
 8406834:	e0fffe17 	ldw	r3,-8(fp)
 8406838:	20c5383a 	mul	r2,r4,r3
 840683c:	e13fff17 	ldw	r4,-4(fp)
 8406840:	2089883a 	add	r4,r4,r2
 8406844:	e13fff15 	stw	r4,-4(fp)
			for (x = l_x; x <= r_x; x++)
 8406848:	e0bffc17 	ldw	r2,-16(fp)
 840684c:	e0bff715 	stw	r2,-36(fp)
 8406850:	00000b06 	br	8406880 <alt_up_pixel_buffer_dma_draw_hline+0x2bc>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
 8406854:	e0fff717 	ldw	r3,-36(fp)
 8406858:	e0fff717 	ldw	r3,-36(fp)
 840685c:	18c5883a 	add	r2,r3,r3
 8406860:	1007883a 	mov	r3,r2
 8406864:	e0bfff17 	ldw	r2,-4(fp)
 8406868:	1885883a 	add	r2,r3,r2
 840686c:	e0fff917 	ldw	r3,-28(fp)
 8406870:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 8406874:	e13ff717 	ldw	r4,-36(fp)
 8406878:	21000044 	addi	r4,r4,1
 840687c:	e13ff715 	stw	r4,-36(fp)
 8406880:	e0bffb17 	ldw	r2,-20(fp)
 8406884:	e0fff717 	ldw	r3,-36(fp)
 8406888:	10fff22e 	bgeu	r2,r3,8406854 <alt_up_pixel_buffer_dma_draw_hline+0x290>
 840688c:	00001d06 	br	8406904 <alt_up_pixel_buffer_dma_draw_hline+0x340>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
 8406890:	e13ffe17 	ldw	r4,-8(fp)
 8406894:	e13ffe17 	ldw	r4,-8(fp)
 8406898:	2105883a 	add	r2,r4,r4
 840689c:	1085883a 	add	r2,r2,r2
 84068a0:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + line_y * limit_x;
 84068a4:	e0fffa17 	ldw	r3,-24(fp)
 84068a8:	e13ffe17 	ldw	r4,-8(fp)
 84068ac:	1905383a 	mul	r2,r3,r4
 84068b0:	e0ffff17 	ldw	r3,-4(fp)
 84068b4:	1887883a 	add	r3,r3,r2
 84068b8:	e0ffff15 	stw	r3,-4(fp)
			for (x = l_x; x <= r_x; x++)
 84068bc:	e13ffc17 	ldw	r4,-16(fp)
 84068c0:	e13ff715 	stw	r4,-36(fp)
 84068c4:	00000c06 	br	84068f8 <alt_up_pixel_buffer_dma_draw_hline+0x334>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
 84068c8:	e0fff717 	ldw	r3,-36(fp)
 84068cc:	e0fff717 	ldw	r3,-36(fp)
 84068d0:	18c5883a 	add	r2,r3,r3
 84068d4:	1085883a 	add	r2,r2,r2
 84068d8:	1007883a 	mov	r3,r2
 84068dc:	e0bfff17 	ldw	r2,-4(fp)
 84068e0:	1885883a 	add	r2,r3,r2
 84068e4:	e0fff917 	ldw	r3,-28(fp)
 84068e8:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 84068ec:	e13ff717 	ldw	r4,-36(fp)
 84068f0:	21000044 	addi	r4,r4,1
 84068f4:	e13ff715 	stw	r4,-36(fp)
 84068f8:	e0bffb17 	ldw	r2,-20(fp)
 84068fc:	e0fff717 	ldw	r3,-36(fp)
 8406900:	10fff12e 	bgeu	r2,r3,84068c8 <alt_up_pixel_buffer_dma_draw_hline+0x304>
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
 8406904:	e037883a 	mov	sp,fp
 8406908:	df000017 	ldw	fp,0(sp)
 840690c:	dec00104 	addi	sp,sp,4
 8406910:	f800283a 	ret

08406914 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
 8406914:	defff104 	addi	sp,sp,-60
 8406918:	df000e15 	stw	fp,56(sp)
 840691c:	df000e04 	addi	fp,sp,56
 8406920:	e13ff215 	stw	r4,-56(fp)
 8406924:	e17ff315 	stw	r5,-52(fp)
 8406928:	e1bff415 	stw	r6,-48(fp)
 840692c:	e1fff515 	stw	r7,-44(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 8406930:	e0bff217 	ldw	r2,-56(fp)
 8406934:	10800f17 	ldw	r2,60(r2)
 8406938:	e0bffe15 	stw	r2,-8(fp)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 840693c:	e0bff217 	ldw	r2,-56(fp)
 8406940:	10801017 	ldw	r2,64(r2)
 8406944:	e0bffd15 	stw	r2,-12(fp)
	register unsigned int temp;
	register unsigned int line_x = x;
 8406948:	e0bff317 	ldw	r2,-52(fp)
 840694c:	e0bffc15 	stw	r2,-16(fp)
	register unsigned int t_y = y0;
 8406950:	e0fff417 	ldw	r3,-48(fp)
 8406954:	e0fffb15 	stw	r3,-20(fp)
	register unsigned int b_y = y1;
 8406958:	e13ff517 	ldw	r4,-44(fp)
 840695c:	e13ffa15 	stw	r4,-24(fp)
	register unsigned int local_color = color;
 8406960:	e0800117 	ldw	r2,4(fp)
 8406964:	e0bff915 	stw	r2,-28(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
 8406968:	e0fffa17 	ldw	r3,-24(fp)
 840696c:	e13ffb17 	ldw	r4,-20(fp)
 8406970:	1900042e 	bgeu	r3,r4,8406984 <alt_up_pixel_buffer_dma_draw_vline+0x70>
	{
		temp = t_y;
 8406974:	e0bffb17 	ldw	r2,-20(fp)
		t_y = b_y;
 8406978:	e0fffa17 	ldw	r3,-24(fp)
 840697c:	e0fffb15 	stw	r3,-20(fp)
		b_y = temp;
 8406980:	e0bffa15 	stw	r2,-24(fp)
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
 8406984:	e13ffc17 	ldw	r4,-16(fp)
 8406988:	e0bffe17 	ldw	r2,-8(fp)
 840698c:	2080d12e 	bgeu	r4,r2,8406cd4 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
 8406990:	e0fffb17 	ldw	r3,-20(fp)
 8406994:	e13ffd17 	ldw	r4,-12(fp)
 8406998:	19000136 	bltu	r3,r4,84069a0 <alt_up_pixel_buffer_dma_draw_vline+0x8c>
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 840699c:	0000cd06 	br	8406cd4 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
 84069a0:	e0bffa17 	ldw	r2,-24(fp)
 84069a4:	e0fffd17 	ldw	r3,-12(fp)
 84069a8:	10c00336 	bltu	r2,r3,84069b8 <alt_up_pixel_buffer_dma_draw_vline+0xa4>
	{
		b_y = limit_y - 1;
 84069ac:	e13ffd17 	ldw	r4,-12(fp)
 84069b0:	213fffc4 	addi	r4,r4,-1
 84069b4:	e13ffa15 	stw	r4,-24(fp)
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 84069b8:	e0800217 	ldw	r2,8(fp)
 84069bc:	10800058 	cmpnei	r2,r2,1
 84069c0:	1000041e 	bne	r2,zero,84069d4 <alt_up_pixel_buffer_dma_draw_vline+0xc0>
		addr = pixel_buffer->back_buffer_start_address;
 84069c4:	e0bff217 	ldw	r2,-56(fp)
 84069c8:	10800c17 	ldw	r2,48(r2)
 84069cc:	e0bfff15 	stw	r2,-4(fp)
 84069d0:	00000306 	br	84069e0 <alt_up_pixel_buffer_dma_draw_vline+0xcc>
	else
		addr = pixel_buffer->buffer_start_address;
 84069d4:	e0bff217 	ldw	r2,-56(fp)
 84069d8:	10800b17 	ldw	r2,44(r2)
 84069dc:	e0bfff15 	stw	r2,-4(fp)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 84069e0:	e0bff217 	ldw	r2,-56(fp)
 84069e4:	10800d17 	ldw	r2,52(r2)
 84069e8:	1004c03a 	cmpne	r2,r2,zero
 84069ec:	1000571e 	bne	r2,zero,8406b4c <alt_up_pixel_buffer_dma_draw_vline+0x238>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 84069f0:	e0bff217 	ldw	r2,-56(fp)
 84069f4:	10801317 	ldw	r2,76(r2)
 84069f8:	e0bff715 	stw	r2,-36(fp)
		addr = addr + (t_y << offset_y);
 84069fc:	e0bff717 	ldw	r2,-36(fp)
 8406a00:	e0fffb17 	ldw	r3,-20(fp)
 8406a04:	1884983a 	sll	r2,r3,r2
 8406a08:	e13fff17 	ldw	r4,-4(fp)
 8406a0c:	2089883a 	add	r4,r4,r2
 8406a10:	e13fff15 	stw	r4,-4(fp)
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 8406a14:	e0bff217 	ldw	r2,-56(fp)
 8406a18:	10800e17 	ldw	r2,56(r2)
 8406a1c:	10800058 	cmpnei	r2,r2,1
 8406a20:	1000151e 	bne	r2,zero,8406a78 <alt_up_pixel_buffer_dma_draw_vline+0x164>
			for (y = t_y; y <= b_y; y++)
 8406a24:	e0bffb17 	ldw	r2,-20(fp)
 8406a28:	e0bff815 	stw	r2,-32(fp)
 8406a2c:	00000e06 	br	8406a68 <alt_up_pixel_buffer_dma_draw_vline+0x154>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
 8406a30:	e0ffff17 	ldw	r3,-4(fp)
 8406a34:	e0bffc17 	ldw	r2,-16(fp)
 8406a38:	1885883a 	add	r2,r3,r2
 8406a3c:	e0fff917 	ldw	r3,-28(fp)
 8406a40:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
 8406a44:	e0fff717 	ldw	r3,-36(fp)
 8406a48:	00800044 	movi	r2,1
 8406a4c:	10c4983a 	sll	r2,r2,r3
 8406a50:	e0ffff17 	ldw	r3,-4(fp)
 8406a54:	1887883a 	add	r3,r3,r2
 8406a58:	e0ffff15 	stw	r3,-4(fp)
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 8406a5c:	e13ff817 	ldw	r4,-32(fp)
 8406a60:	21000044 	addi	r4,r4,1
 8406a64:	e13ff815 	stw	r4,-32(fp)
 8406a68:	e0bffa17 	ldw	r2,-24(fp)
 8406a6c:	e0fff817 	ldw	r3,-32(fp)
 8406a70:	10ffef2e 	bgeu	r2,r3,8406a30 <alt_up_pixel_buffer_dma_draw_vline+0x11c>
 8406a74:	00009706 	br	8406cd4 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8406a78:	e0bff217 	ldw	r2,-56(fp)
 8406a7c:	10800e17 	ldw	r2,56(r2)
 8406a80:	10800098 	cmpnei	r2,r2,2
 8406a84:	1000181e 	bne	r2,zero,8406ae8 <alt_up_pixel_buffer_dma_draw_vline+0x1d4>
			for (y = t_y; y <= b_y; y++)
 8406a88:	e13ffb17 	ldw	r4,-20(fp)
 8406a8c:	e13ff815 	stw	r4,-32(fp)
 8406a90:	00001106 	br	8406ad8 <alt_up_pixel_buffer_dma_draw_vline+0x1c4>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
 8406a94:	e0fffc17 	ldw	r3,-16(fp)
 8406a98:	e0fffc17 	ldw	r3,-16(fp)
 8406a9c:	18c5883a 	add	r2,r3,r3
 8406aa0:	1007883a 	mov	r3,r2
 8406aa4:	e0bfff17 	ldw	r2,-4(fp)
 8406aa8:	1885883a 	add	r2,r3,r2
 8406aac:	e0fff917 	ldw	r3,-28(fp)
 8406ab0:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
 8406ab4:	e0fff717 	ldw	r3,-36(fp)
 8406ab8:	00800044 	movi	r2,1
 8406abc:	10c4983a 	sll	r2,r2,r3
 8406ac0:	e13fff17 	ldw	r4,-4(fp)
 8406ac4:	2089883a 	add	r4,r4,r2
 8406ac8:	e13fff15 	stw	r4,-4(fp)
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 8406acc:	e0bff817 	ldw	r2,-32(fp)
 8406ad0:	10800044 	addi	r2,r2,1
 8406ad4:	e0bff815 	stw	r2,-32(fp)
 8406ad8:	e0fffa17 	ldw	r3,-24(fp)
 8406adc:	e13ff817 	ldw	r4,-32(fp)
 8406ae0:	193fec2e 	bgeu	r3,r4,8406a94 <alt_up_pixel_buffer_dma_draw_vline+0x180>
 8406ae4:	00007b06 	br	8406cd4 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 8406ae8:	e0bffb17 	ldw	r2,-20(fp)
 8406aec:	e0bff815 	stw	r2,-32(fp)
 8406af0:	00001206 	br	8406b3c <alt_up_pixel_buffer_dma_draw_vline+0x228>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
 8406af4:	e0fffc17 	ldw	r3,-16(fp)
 8406af8:	e0fffc17 	ldw	r3,-16(fp)
 8406afc:	18c5883a 	add	r2,r3,r3
 8406b00:	1085883a 	add	r2,r2,r2
 8406b04:	1007883a 	mov	r3,r2
 8406b08:	e0bfff17 	ldw	r2,-4(fp)
 8406b0c:	1885883a 	add	r2,r3,r2
 8406b10:	e0fff917 	ldw	r3,-28(fp)
 8406b14:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
 8406b18:	e0fff717 	ldw	r3,-36(fp)
 8406b1c:	00800044 	movi	r2,1
 8406b20:	10c4983a 	sll	r2,r2,r3
 8406b24:	e13fff17 	ldw	r4,-4(fp)
 8406b28:	2089883a 	add	r4,r4,r2
 8406b2c:	e13fff15 	stw	r4,-4(fp)
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 8406b30:	e0bff817 	ldw	r2,-32(fp)
 8406b34:	10800044 	addi	r2,r2,1
 8406b38:	e0bff815 	stw	r2,-32(fp)
 8406b3c:	e0fffa17 	ldw	r3,-24(fp)
 8406b40:	e13ff817 	ldw	r4,-32(fp)
 8406b44:	193feb2e 	bgeu	r3,r4,8406af4 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
 8406b48:	00006206 	br	8406cd4 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 8406b4c:	e0bff217 	ldw	r2,-56(fp)
 8406b50:	10800e17 	ldw	r2,56(r2)
 8406b54:	10800058 	cmpnei	r2,r2,1
 8406b58:	1000191e 	bne	r2,zero,8406bc0 <alt_up_pixel_buffer_dma_draw_vline+0x2ac>
			addr = addr + t_y * limit_x;
 8406b5c:	e0fffb17 	ldw	r3,-20(fp)
 8406b60:	e13ffe17 	ldw	r4,-8(fp)
 8406b64:	1905383a 	mul	r2,r3,r4
 8406b68:	e0ffff17 	ldw	r3,-4(fp)
 8406b6c:	1887883a 	add	r3,r3,r2
 8406b70:	e0ffff15 	stw	r3,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8406b74:	e13ffb17 	ldw	r4,-20(fp)
 8406b78:	e13ff615 	stw	r4,-40(fp)
 8406b7c:	00000c06 	br	8406bb0 <alt_up_pixel_buffer_dma_draw_vline+0x29c>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
 8406b80:	e0ffff17 	ldw	r3,-4(fp)
 8406b84:	e0bffc17 	ldw	r2,-16(fp)
 8406b88:	1885883a 	add	r2,r3,r2
 8406b8c:	e0fff917 	ldw	r3,-28(fp)
 8406b90:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
 8406b94:	e0bfff17 	ldw	r2,-4(fp)
 8406b98:	e0fffe17 	ldw	r3,-8(fp)
 8406b9c:	10c5883a 	add	r2,r2,r3
 8406ba0:	e0bfff15 	stw	r2,-4(fp)
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 8406ba4:	e13ff617 	ldw	r4,-40(fp)
 8406ba8:	21000044 	addi	r4,r4,1
 8406bac:	e13ff615 	stw	r4,-40(fp)
 8406bb0:	e0bffa17 	ldw	r2,-24(fp)
 8406bb4:	e0fff617 	ldw	r3,-40(fp)
 8406bb8:	10fff12e 	bgeu	r2,r3,8406b80 <alt_up_pixel_buffer_dma_draw_vline+0x26c>
 8406bbc:	00004506 	br	8406cd4 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 8406bc0:	e0bff217 	ldw	r2,-56(fp)
 8406bc4:	10800e17 	ldw	r2,56(r2)
 8406bc8:	10800098 	cmpnei	r2,r2,2
 8406bcc:	1000201e 	bne	r2,zero,8406c50 <alt_up_pixel_buffer_dma_draw_vline+0x33c>
			limit_x = limit_x << 1;
 8406bd0:	e13ffe17 	ldw	r4,-8(fp)
 8406bd4:	e13ffe17 	ldw	r4,-8(fp)
 8406bd8:	2105883a 	add	r2,r4,r4
 8406bdc:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + t_y * limit_x;
 8406be0:	e0fffb17 	ldw	r3,-20(fp)
 8406be4:	e13ffe17 	ldw	r4,-8(fp)
 8406be8:	1905383a 	mul	r2,r3,r4
 8406bec:	e0ffff17 	ldw	r3,-4(fp)
 8406bf0:	1887883a 	add	r3,r3,r2
 8406bf4:	e0ffff15 	stw	r3,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8406bf8:	e13ffb17 	ldw	r4,-20(fp)
 8406bfc:	e13ff615 	stw	r4,-40(fp)
 8406c00:	00000f06 	br	8406c40 <alt_up_pixel_buffer_dma_draw_vline+0x32c>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
 8406c04:	e0fffc17 	ldw	r3,-16(fp)
 8406c08:	e0fffc17 	ldw	r3,-16(fp)
 8406c0c:	18c5883a 	add	r2,r3,r3
 8406c10:	1007883a 	mov	r3,r2
 8406c14:	e0bfff17 	ldw	r2,-4(fp)
 8406c18:	1885883a 	add	r2,r3,r2
 8406c1c:	e0fff917 	ldw	r3,-28(fp)
 8406c20:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
 8406c24:	e13fff17 	ldw	r4,-4(fp)
 8406c28:	e0bffe17 	ldw	r2,-8(fp)
 8406c2c:	2089883a 	add	r4,r4,r2
 8406c30:	e13fff15 	stw	r4,-4(fp)
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 8406c34:	e0fff617 	ldw	r3,-40(fp)
 8406c38:	18c00044 	addi	r3,r3,1
 8406c3c:	e0fff615 	stw	r3,-40(fp)
 8406c40:	e13ffa17 	ldw	r4,-24(fp)
 8406c44:	e0bff617 	ldw	r2,-40(fp)
 8406c48:	20bfee2e 	bgeu	r4,r2,8406c04 <alt_up_pixel_buffer_dma_draw_vline+0x2f0>
 8406c4c:	00002106 	br	8406cd4 <alt_up_pixel_buffer_dma_draw_vline+0x3c0>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
 8406c50:	e0fffe17 	ldw	r3,-8(fp)
 8406c54:	e0fffe17 	ldw	r3,-8(fp)
 8406c58:	18c5883a 	add	r2,r3,r3
 8406c5c:	1085883a 	add	r2,r2,r2
 8406c60:	e0bffe15 	stw	r2,-8(fp)
			addr = addr + t_y * limit_x;
 8406c64:	e13ffb17 	ldw	r4,-20(fp)
 8406c68:	e0fffe17 	ldw	r3,-8(fp)
 8406c6c:	20c5383a 	mul	r2,r4,r3
 8406c70:	e13fff17 	ldw	r4,-4(fp)
 8406c74:	2089883a 	add	r4,r4,r2
 8406c78:	e13fff15 	stw	r4,-4(fp)
			for (y = t_y; y <= b_y; y++)
 8406c7c:	e0bffb17 	ldw	r2,-20(fp)
 8406c80:	e0bff615 	stw	r2,-40(fp)
 8406c84:	00001006 	br	8406cc8 <alt_up_pixel_buffer_dma_draw_vline+0x3b4>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
 8406c88:	e0fffc17 	ldw	r3,-16(fp)
 8406c8c:	e0fffc17 	ldw	r3,-16(fp)
 8406c90:	18c5883a 	add	r2,r3,r3
 8406c94:	1085883a 	add	r2,r2,r2
 8406c98:	1007883a 	mov	r3,r2
 8406c9c:	e0bfff17 	ldw	r2,-4(fp)
 8406ca0:	1885883a 	add	r2,r3,r2
 8406ca4:	e0fff917 	ldw	r3,-28(fp)
 8406ca8:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
 8406cac:	e13fff17 	ldw	r4,-4(fp)
 8406cb0:	e0bffe17 	ldw	r2,-8(fp)
 8406cb4:	2089883a 	add	r4,r4,r2
 8406cb8:	e13fff15 	stw	r4,-4(fp)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 8406cbc:	e0fff617 	ldw	r3,-40(fp)
 8406cc0:	18c00044 	addi	r3,r3,1
 8406cc4:	e0fff615 	stw	r3,-40(fp)
 8406cc8:	e13ffa17 	ldw	r4,-24(fp)
 8406ccc:	e0bff617 	ldw	r2,-40(fp)
 8406cd0:	20bfed2e 	bgeu	r4,r2,8406c88 <alt_up_pixel_buffer_dma_draw_vline+0x374>
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
 8406cd4:	e037883a 	mov	sp,fp
 8406cd8:	df000017 	ldw	fp,0(sp)
 8406cdc:	dec00104 	addi	sp,sp,4
 8406ce0:	f800283a 	ret

08406ce4 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
 8406ce4:	defff804 	addi	sp,sp,-32
 8406ce8:	dfc00715 	stw	ra,28(sp)
 8406cec:	df000615 	stw	fp,24(sp)
 8406cf0:	df000604 	addi	fp,sp,24
 8406cf4:	e13ffc15 	stw	r4,-16(fp)
 8406cf8:	e17ffd15 	stw	r5,-12(fp)
 8406cfc:	e1bffe15 	stw	r6,-8(fp)
 8406d00:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
 8406d04:	e0800317 	ldw	r2,12(fp)
 8406d08:	d8800015 	stw	r2,0(sp)
 8406d0c:	e0800417 	ldw	r2,16(fp)
 8406d10:	d8800115 	stw	r2,4(sp)
 8406d14:	e13ffc17 	ldw	r4,-16(fp)
 8406d18:	e17ffd17 	ldw	r5,-12(fp)
 8406d1c:	e1bfff17 	ldw	r6,-4(fp)
 8406d20:	e1fffe17 	ldw	r7,-8(fp)
 8406d24:	84065c40 	call	84065c4 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
 8406d28:	e0800317 	ldw	r2,12(fp)
 8406d2c:	d8800015 	stw	r2,0(sp)
 8406d30:	e0800417 	ldw	r2,16(fp)
 8406d34:	d8800115 	stw	r2,4(sp)
 8406d38:	e13ffc17 	ldw	r4,-16(fp)
 8406d3c:	e17ffd17 	ldw	r5,-12(fp)
 8406d40:	e1bfff17 	ldw	r6,-4(fp)
 8406d44:	e1c00217 	ldw	r7,8(fp)
 8406d48:	84065c40 	call	84065c4 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
 8406d4c:	e0800317 	ldw	r2,12(fp)
 8406d50:	d8800015 	stw	r2,0(sp)
 8406d54:	e0800417 	ldw	r2,16(fp)
 8406d58:	d8800115 	stw	r2,4(sp)
 8406d5c:	e13ffc17 	ldw	r4,-16(fp)
 8406d60:	e17ffd17 	ldw	r5,-12(fp)
 8406d64:	e1bffe17 	ldw	r6,-8(fp)
 8406d68:	e1c00217 	ldw	r7,8(fp)
 8406d6c:	84069140 	call	8406914 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
 8406d70:	e0800317 	ldw	r2,12(fp)
 8406d74:	d8800015 	stw	r2,0(sp)
 8406d78:	e0800417 	ldw	r2,16(fp)
 8406d7c:	d8800115 	stw	r2,4(sp)
 8406d80:	e13ffc17 	ldw	r4,-16(fp)
 8406d84:	e17fff17 	ldw	r5,-4(fp)
 8406d88:	e1bffe17 	ldw	r6,-8(fp)
 8406d8c:	e1c00217 	ldw	r7,8(fp)
 8406d90:	84069140 	call	8406914 <alt_up_pixel_buffer_dma_draw_vline>
}
 8406d94:	e037883a 	mov	sp,fp
 8406d98:	dfc00117 	ldw	ra,4(sp)
 8406d9c:	df000017 	ldw	fp,0(sp)
 8406da0:	dec00204 	addi	sp,sp,8
 8406da4:	f800283a 	ret

08406da8 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
 8406da8:	defffb04 	addi	sp,sp,-20
 8406dac:	df000415 	stw	fp,16(sp)
 8406db0:	df000404 	addi	fp,sp,16
 8406db4:	e13ffc15 	stw	r4,-16(fp)
 8406db8:	e17ffd15 	stw	r5,-12(fp)
 8406dbc:	e1bffe15 	stw	r6,-8(fp)
 8406dc0:	e1ffff15 	stw	r7,-4(fp)
	if (mode == 0)
 8406dc4:	e0c00217 	ldw	r3,8(fp)
 8406dc8:	1804c03a 	cmpne	r2,r3,zero
 8406dcc:	10000b1e 	bne	r2,zero,8406dfc <helper_plot_pixel+0x54>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
 8406dd0:	e13ffd17 	ldw	r4,-12(fp)
 8406dd4:	e0ffff17 	ldw	r3,-4(fp)
 8406dd8:	20c5383a 	mul	r2,r4,r3
 8406ddc:	e13ffe17 	ldw	r4,-8(fp)
 8406de0:	1105883a 	add	r2,r2,r4
 8406de4:	1007883a 	mov	r3,r2
 8406de8:	e0bffc17 	ldw	r2,-16(fp)
 8406dec:	1885883a 	add	r2,r3,r2
 8406df0:	e0c00117 	ldw	r3,4(fp)
 8406df4:	10c00025 	stbio	r3,0(r2)
 8406df8:	00001b06 	br	8406e68 <helper_plot_pixel+0xc0>
	else if (mode == 1)
 8406dfc:	e1000217 	ldw	r4,8(fp)
 8406e00:	20800058 	cmpnei	r2,r4,1
 8406e04:	10000c1e 	bne	r2,zero,8406e38 <helper_plot_pixel+0x90>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
 8406e08:	e0fffd17 	ldw	r3,-12(fp)
 8406e0c:	e13fff17 	ldw	r4,-4(fp)
 8406e10:	1905383a 	mul	r2,r3,r4
 8406e14:	e0fffe17 	ldw	r3,-8(fp)
 8406e18:	10c5883a 	add	r2,r2,r3
 8406e1c:	1085883a 	add	r2,r2,r2
 8406e20:	1007883a 	mov	r3,r2
 8406e24:	e0bffc17 	ldw	r2,-16(fp)
 8406e28:	1885883a 	add	r2,r3,r2
 8406e2c:	e1000117 	ldw	r4,4(fp)
 8406e30:	1100002d 	sthio	r4,0(r2)
 8406e34:	00000c06 	br	8406e68 <helper_plot_pixel+0xc0>
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
 8406e38:	e0fffd17 	ldw	r3,-12(fp)
 8406e3c:	e13fff17 	ldw	r4,-4(fp)
 8406e40:	1905383a 	mul	r2,r3,r4
 8406e44:	e0fffe17 	ldw	r3,-8(fp)
 8406e48:	10c5883a 	add	r2,r2,r3
 8406e4c:	1085883a 	add	r2,r2,r2
 8406e50:	1085883a 	add	r2,r2,r2
 8406e54:	1007883a 	mov	r3,r2
 8406e58:	e0bffc17 	ldw	r2,-16(fp)
 8406e5c:	1885883a 	add	r2,r3,r2
 8406e60:	e1000117 	ldw	r4,4(fp)
 8406e64:	11000035 	stwio	r4,0(r2)
}
 8406e68:	e037883a 	mov	sp,fp
 8406e6c:	df000017 	ldw	fp,0(sp)
 8406e70:	dec00104 	addi	sp,sp,4
 8406e74:	f800283a 	ret

08406e78 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
 8406e78:	deffe404 	addi	sp,sp,-112
 8406e7c:	dfc01b15 	stw	ra,108(sp)
 8406e80:	df001a15 	stw	fp,104(sp)
 8406e84:	df001a04 	addi	fp,sp,104
 8406e88:	e13fe815 	stw	r4,-96(fp)
 8406e8c:	e17fe915 	stw	r5,-92(fp)
 8406e90:	e1bfea15 	stw	r6,-88(fp)
 8406e94:	e1ffeb15 	stw	r7,-84(fp)
	register int x_0 = x0;
 8406e98:	e0bfe917 	ldw	r2,-92(fp)
 8406e9c:	e0bffa15 	stw	r2,-24(fp)
	register int y_0 = y0;
 8406ea0:	e0ffea17 	ldw	r3,-88(fp)
 8406ea4:	e0fff915 	stw	r3,-28(fp)
	register int x_1 = x1;
 8406ea8:	e13feb17 	ldw	r4,-84(fp)
 8406eac:	e13ff815 	stw	r4,-32(fp)
	register int y_1 = y1;
 8406eb0:	e0800217 	ldw	r2,8(fp)
 8406eb4:	e0bff715 	stw	r2,-36(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
 8406eb8:	e0fff717 	ldw	r3,-36(fp)
 8406ebc:	e13ff917 	ldw	r4,-28(fp)
 8406ec0:	1905c83a 	sub	r2,r3,r4
 8406ec4:	e0bfff15 	stw	r2,-4(fp)
 8406ec8:	e0ffff17 	ldw	r3,-4(fp)
 8406ecc:	1804403a 	cmpge	r2,r3,zero
 8406ed0:	1000031e 	bne	r2,zero,8406ee0 <alt_up_pixel_buffer_dma_draw_line+0x68>
 8406ed4:	e13fff17 	ldw	r4,-4(fp)
 8406ed8:	0109c83a 	sub	r4,zero,r4
 8406edc:	e13fff15 	stw	r4,-4(fp)
 8406ee0:	e0fff817 	ldw	r3,-32(fp)
 8406ee4:	e13ffa17 	ldw	r4,-24(fp)
 8406ee8:	1905c83a 	sub	r2,r3,r4
 8406eec:	e0bffe15 	stw	r2,-8(fp)
 8406ef0:	e0fffe17 	ldw	r3,-8(fp)
 8406ef4:	1804403a 	cmpge	r2,r3,zero
 8406ef8:	1000031e 	bne	r2,zero,8406f08 <alt_up_pixel_buffer_dma_draw_line+0x90>
 8406efc:	e13ffe17 	ldw	r4,-8(fp)
 8406f00:	0109c83a 	sub	r4,zero,r4
 8406f04:	e13ffe15 	stw	r4,-8(fp)
 8406f08:	e0fffe17 	ldw	r3,-8(fp)
 8406f0c:	e13fff17 	ldw	r4,-4(fp)
 8406f10:	1904803a 	cmplt	r2,r3,r4
 8406f14:	e0bff605 	stb	r2,-40(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
 8406f18:	e0bfe817 	ldw	r2,-96(fp)
 8406f1c:	10800e17 	ldw	r2,56(r2)
 8406f20:	10800060 	cmpeqi	r2,r2,1
 8406f24:	10000c1e 	bne	r2,zero,8406f58 <alt_up_pixel_buffer_dma_draw_line+0xe0>
 8406f28:	e0bfe817 	ldw	r2,-96(fp)
 8406f2c:	10800e17 	ldw	r2,56(r2)
 8406f30:	10800098 	cmpnei	r2,r2,2
 8406f34:	1000031e 	bne	r2,zero,8406f44 <alt_up_pixel_buffer_dma_draw_line+0xcc>
 8406f38:	00800044 	movi	r2,1
 8406f3c:	e0bffc15 	stw	r2,-16(fp)
 8406f40:	00000206 	br	8406f4c <alt_up_pixel_buffer_dma_draw_line+0xd4>
 8406f44:	00c00084 	movi	r3,2
 8406f48:	e0fffc15 	stw	r3,-16(fp)
 8406f4c:	e13ffc17 	ldw	r4,-16(fp)
 8406f50:	e13ffd15 	stw	r4,-12(fp)
 8406f54:	00000106 	br	8406f5c <alt_up_pixel_buffer_dma_draw_line+0xe4>
 8406f58:	e03ffd15 	stw	zero,-12(fp)
 8406f5c:	e0bffd17 	ldw	r2,-12(fp)
 8406f60:	e0bfef15 	stw	r2,-68(fp)
	register int line_color = color;
 8406f64:	e0c00317 	ldw	r3,12(fp)
 8406f68:	e0ffee15 	stw	r3,-72(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
 8406f6c:	e0bfe817 	ldw	r2,-96(fp)
 8406f70:	10800d17 	ldw	r2,52(r2)
 8406f74:	1004c03a 	cmpne	r2,r2,zero
 8406f78:	1000091e 	bne	r2,zero,8406fa0 <alt_up_pixel_buffer_dma_draw_line+0x128>
 8406f7c:	e0bfe817 	ldw	r2,-96(fp)
 8406f80:	10c01317 	ldw	r3,76(r2)
 8406f84:	e0bfef17 	ldw	r2,-68(fp)
 8406f88:	1885c83a 	sub	r2,r3,r2
 8406f8c:	1007883a 	mov	r3,r2
 8406f90:	00800044 	movi	r2,1
 8406f94:	10c4983a 	sll	r2,r2,r3
 8406f98:	e0bffb15 	stw	r2,-20(fp)
 8406f9c:	00000306 	br	8406fac <alt_up_pixel_buffer_dma_draw_line+0x134>
 8406fa0:	e0bfe817 	ldw	r2,-96(fp)
 8406fa4:	10800f17 	ldw	r2,60(r2)
 8406fa8:	e0bffb15 	stw	r2,-20(fp)
 8406fac:	e13ffb17 	ldw	r4,-20(fp)
 8406fb0:	e13fec15 	stw	r4,-80(fp)

	if (backbuffer == 1)
 8406fb4:	e0800417 	ldw	r2,16(fp)
 8406fb8:	10800058 	cmpnei	r2,r2,1
 8406fbc:	1000041e 	bne	r2,zero,8406fd0 <alt_up_pixel_buffer_dma_draw_line+0x158>
		buffer_start = pixel_buffer->back_buffer_start_address;
 8406fc0:	e0bfe817 	ldw	r2,-96(fp)
 8406fc4:	10800c17 	ldw	r2,48(r2)
 8406fc8:	e0bfed15 	stw	r2,-76(fp)
 8406fcc:	00000306 	br	8406fdc <alt_up_pixel_buffer_dma_draw_line+0x164>
	else
		buffer_start = pixel_buffer->buffer_start_address;
 8406fd0:	e0bfe817 	ldw	r2,-96(fp)
 8406fd4:	10800b17 	ldw	r2,44(r2)
 8406fd8:	e0bfed15 	stw	r2,-76(fp)

	/* Preprocessing inputs */
	if (steep > 0) {
 8406fdc:	e0fff603 	ldbu	r3,-40(fp)
 8406fe0:	18803fcc 	andi	r2,r3,255
 8406fe4:	1080201c 	xori	r2,r2,128
 8406fe8:	10bfe004 	addi	r2,r2,-128
 8406fec:	10800050 	cmplti	r2,r2,1
 8406ff0:	10000c1e 	bne	r2,zero,8407024 <alt_up_pixel_buffer_dma_draw_line+0x1ac>
		// Swap x_0 and y_0
		error = x_0;
 8406ff4:	e13ffa17 	ldw	r4,-24(fp)
 8406ff8:	e13ff315 	stw	r4,-52(fp)
		x_0 = y_0;
 8406ffc:	e0bff917 	ldw	r2,-28(fp)
 8407000:	e0bffa15 	stw	r2,-24(fp)
		y_0 = error;
 8407004:	e0fff317 	ldw	r3,-52(fp)
 8407008:	e0fff915 	stw	r3,-28(fp)
		// Swap x_1 and y_1
		error = x_1;
 840700c:	e13ff817 	ldw	r4,-32(fp)
 8407010:	e13ff315 	stw	r4,-52(fp)
		x_1 = y_1;
 8407014:	e0bff717 	ldw	r2,-36(fp)
 8407018:	e0bff815 	stw	r2,-32(fp)
		y_1 = error;
 840701c:	e0fff317 	ldw	r3,-52(fp)
 8407020:	e0fff715 	stw	r3,-36(fp)
	}
	if (x_0 > x_1) {
 8407024:	e13ff817 	ldw	r4,-32(fp)
 8407028:	e0bffa17 	ldw	r2,-24(fp)
 840702c:	20800c0e 	bge	r4,r2,8407060 <alt_up_pixel_buffer_dma_draw_line+0x1e8>
		// Swap x_0 and x_1
		error = x_0;
 8407030:	e0fffa17 	ldw	r3,-24(fp)
 8407034:	e0fff315 	stw	r3,-52(fp)
		x_0 = x_1;
 8407038:	e13ff817 	ldw	r4,-32(fp)
 840703c:	e13ffa15 	stw	r4,-24(fp)
		x_1 = error;
 8407040:	e0bff317 	ldw	r2,-52(fp)
 8407044:	e0bff815 	stw	r2,-32(fp)
		// Swap y_0 and y_1
		error = y_0;
 8407048:	e0fff917 	ldw	r3,-28(fp)
 840704c:	e0fff315 	stw	r3,-52(fp)
		y_0 = y_1;
 8407050:	e13ff717 	ldw	r4,-36(fp)
 8407054:	e13ff915 	stw	r4,-28(fp)
		y_1 = error;
 8407058:	e0bff317 	ldw	r2,-52(fp)
 840705c:	e0bff715 	stw	r2,-36(fp)
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
 8407060:	e0fff817 	ldw	r3,-32(fp)
 8407064:	e13ffa17 	ldw	r4,-24(fp)
 8407068:	1907c83a 	sub	r3,r3,r4
 840706c:	e0fff515 	stw	r3,-44(fp)
	deltay = ABS(y_1 - y_0);
 8407070:	e0fff717 	ldw	r3,-36(fp)
 8407074:	e13ff917 	ldw	r4,-28(fp)
 8407078:	1905c83a 	sub	r2,r3,r4
 840707c:	e0bff415 	stw	r2,-48(fp)
 8407080:	e0fff417 	ldw	r3,-48(fp)
 8407084:	1804403a 	cmpge	r2,r3,zero
 8407088:	1000031e 	bne	r2,zero,8407098 <alt_up_pixel_buffer_dma_draw_line+0x220>
 840708c:	e13ff417 	ldw	r4,-48(fp)
 8407090:	0109c83a 	sub	r4,zero,r4
 8407094:	e13ff415 	stw	r4,-48(fp)
	error = -(deltax / 2); 
 8407098:	e0fff517 	ldw	r3,-44(fp)
 840709c:	1804d7fa 	srli	r2,r3,31
 84070a0:	e13ff517 	ldw	r4,-44(fp)
 84070a4:	1105883a 	add	r2,r2,r4
 84070a8:	1005d07a 	srai	r2,r2,1
 84070ac:	0085c83a 	sub	r2,zero,r2
 84070b0:	e0bff315 	stw	r2,-52(fp)
	y = y_0;
 84070b4:	e0bff917 	ldw	r2,-28(fp)
 84070b8:	e0bff015 	stw	r2,-64(fp)
	if (y_0 < y_1)
 84070bc:	e0fff917 	ldw	r3,-28(fp)
 84070c0:	e13ff717 	ldw	r4,-36(fp)
 84070c4:	1900030e 	bge	r3,r4,84070d4 <alt_up_pixel_buffer_dma_draw_line+0x25c>
		ystep = 1;
 84070c8:	00800044 	movi	r2,1
 84070cc:	e0bff215 	stw	r2,-56(fp)
 84070d0:	00000206 	br	84070dc <alt_up_pixel_buffer_dma_draw_line+0x264>
	else
		ystep = -1;
 84070d4:	00ffffc4 	movi	r3,-1
 84070d8:	e0fff215 	stw	r3,-56(fp)

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
 84070dc:	e13ff603 	ldbu	r4,-40(fp)
 84070e0:	20803fcc 	andi	r2,r4,255
 84070e4:	1080201c 	xori	r2,r2,128
 84070e8:	10bfe004 	addi	r2,r2,-128
 84070ec:	10800058 	cmpnei	r2,r2,1
 84070f0:	1000221e 	bne	r2,zero,840717c <alt_up_pixel_buffer_dma_draw_line+0x304>
	{
		for (x=x_0; x <= x_1; x++) {
 84070f4:	e0bffa17 	ldw	r2,-24(fp)
 84070f8:	e0bff115 	stw	r2,-60(fp)
 84070fc:	00001b06 	br	840716c <alt_up_pixel_buffer_dma_draw_line+0x2f4>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
 8407100:	e0ffee17 	ldw	r3,-72(fp)
 8407104:	d8c00015 	stw	r3,0(sp)
 8407108:	e13fef17 	ldw	r4,-68(fp)
 840710c:	d9000115 	stw	r4,4(sp)
 8407110:	e13fed17 	ldw	r4,-76(fp)
 8407114:	e17fec17 	ldw	r5,-80(fp)
 8407118:	e1bff017 	ldw	r6,-64(fp)
 840711c:	e1fff117 	ldw	r7,-60(fp)
 8407120:	8406da80 	call	8406da8 <helper_plot_pixel>
			error = error + deltay;
 8407124:	e0bff317 	ldw	r2,-52(fp)
 8407128:	e0fff417 	ldw	r3,-48(fp)
 840712c:	10c5883a 	add	r2,r2,r3
 8407130:	e0bff315 	stw	r2,-52(fp)
			if (error > 0) {
 8407134:	e13ff317 	ldw	r4,-52(fp)
 8407138:	20800050 	cmplti	r2,r4,1
 840713c:	1000081e 	bne	r2,zero,8407160 <alt_up_pixel_buffer_dma_draw_line+0x2e8>
				y = y + ystep;
 8407140:	e0bff017 	ldw	r2,-64(fp)
 8407144:	e0fff217 	ldw	r3,-56(fp)
 8407148:	10c5883a 	add	r2,r2,r3
 840714c:	e0bff015 	stw	r2,-64(fp)
				error = error - deltax;
 8407150:	e13ff317 	ldw	r4,-52(fp)
 8407154:	e0bff517 	ldw	r2,-44(fp)
 8407158:	2089c83a 	sub	r4,r4,r2
 840715c:	e13ff315 	stw	r4,-52(fp)

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
 8407160:	e0fff117 	ldw	r3,-60(fp)
 8407164:	18c00044 	addi	r3,r3,1
 8407168:	e0fff115 	stw	r3,-60(fp)
 840716c:	e13ff817 	ldw	r4,-32(fp)
 8407170:	e0bff117 	ldw	r2,-60(fp)
 8407174:	20bfe20e 	bge	r4,r2,8407100 <alt_up_pixel_buffer_dma_draw_line+0x288>
 8407178:	00002106 	br	8407200 <alt_up_pixel_buffer_dma_draw_line+0x388>
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
 840717c:	e0fffa17 	ldw	r3,-24(fp)
 8407180:	e0fff115 	stw	r3,-60(fp)
 8407184:	00001b06 	br	84071f4 <alt_up_pixel_buffer_dma_draw_line+0x37c>
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
 8407188:	e13fee17 	ldw	r4,-72(fp)
 840718c:	d9000015 	stw	r4,0(sp)
 8407190:	e0bfef17 	ldw	r2,-68(fp)
 8407194:	d8800115 	stw	r2,4(sp)
 8407198:	e13fed17 	ldw	r4,-76(fp)
 840719c:	e17fec17 	ldw	r5,-80(fp)
 84071a0:	e1bff117 	ldw	r6,-60(fp)
 84071a4:	e1fff017 	ldw	r7,-64(fp)
 84071a8:	8406da80 	call	8406da8 <helper_plot_pixel>
			error = error + deltay;
 84071ac:	e0fff317 	ldw	r3,-52(fp)
 84071b0:	e13ff417 	ldw	r4,-48(fp)
 84071b4:	1907883a 	add	r3,r3,r4
 84071b8:	e0fff315 	stw	r3,-52(fp)
			if (error > 0) {
 84071bc:	e0fff317 	ldw	r3,-52(fp)
 84071c0:	18800050 	cmplti	r2,r3,1
 84071c4:	1000081e 	bne	r2,zero,84071e8 <alt_up_pixel_buffer_dma_draw_line+0x370>
				y = y + ystep;
 84071c8:	e13ff017 	ldw	r4,-64(fp)
 84071cc:	e0bff217 	ldw	r2,-56(fp)
 84071d0:	2089883a 	add	r4,r4,r2
 84071d4:	e13ff015 	stw	r4,-64(fp)
				error = error - deltax;
 84071d8:	e0fff317 	ldw	r3,-52(fp)
 84071dc:	e13ff517 	ldw	r4,-44(fp)
 84071e0:	1907c83a 	sub	r3,r3,r4
 84071e4:	e0fff315 	stw	r3,-52(fp)
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
 84071e8:	e0bff117 	ldw	r2,-60(fp)
 84071ec:	10800044 	addi	r2,r2,1
 84071f0:	e0bff115 	stw	r2,-60(fp)
 84071f4:	e0fff817 	ldw	r3,-32(fp)
 84071f8:	e13ff117 	ldw	r4,-60(fp)
 84071fc:	193fe20e 	bge	r3,r4,8407188 <alt_up_pixel_buffer_dma_draw_line+0x310>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
 8407200:	e037883a 	mov	sp,fp
 8407204:	dfc00117 	ldw	ra,4(sp)
 8407208:	df000017 	ldw	fp,0(sp)
 840720c:	dec00204 	addi	sp,sp,8
 8407210:	f800283a 	ret

08407214 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 8407214:	defff404 	addi	sp,sp,-48
 8407218:	df000b15 	stw	fp,44(sp)
 840721c:	df000b04 	addi	fp,sp,44
 8407220:	e13ffb15 	stw	r4,-20(fp)
 8407224:	e17ffc15 	stw	r5,-16(fp)
 8407228:	e1bffd15 	stw	r6,-12(fp)
 840722c:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 8407230:	e03ff915 	stw	zero,-28(fp)
 8407234:	00821074 	movhi	r2,2113
 8407238:	10aeb404 	addi	r2,r2,-17712
 840723c:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 8407240:	1005003a 	cmpeq	r2,r2,zero
 8407244:	1000411e 	bne	r2,zero,840734c <alt_alarm_start+0x138>
  {
    if (alarm)
 8407248:	e0bffb17 	ldw	r2,-20(fp)
 840724c:	1005003a 	cmpeq	r2,r2,zero
 8407250:	10003b1e 	bne	r2,zero,8407340 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 8407254:	e0fffb17 	ldw	r3,-20(fp)
 8407258:	e0bffd17 	ldw	r2,-12(fp)
 840725c:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 8407260:	e0fffb17 	ldw	r3,-20(fp)
 8407264:	e0bffe17 	ldw	r2,-8(fp)
 8407268:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 840726c:	0005303a 	rdctl	r2,status
 8407270:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8407274:	e0fff817 	ldw	r3,-32(fp)
 8407278:	00bfff84 	movi	r2,-2
 840727c:	1884703a 	and	r2,r3,r2
 8407280:	1001703a 	wrctl	status,r2
  
  return context;
 8407284:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 8407288:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 840728c:	00821074 	movhi	r2,2113
 8407290:	10aeb504 	addi	r2,r2,-17708
 8407294:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 8407298:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 840729c:	e0fffc17 	ldw	r3,-16(fp)
 84072a0:	e0bff917 	ldw	r2,-28(fp)
 84072a4:	1885883a 	add	r2,r3,r2
 84072a8:	10c00044 	addi	r3,r2,1
 84072ac:	e0bffb17 	ldw	r2,-20(fp)
 84072b0:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 84072b4:	e0bffb17 	ldw	r2,-20(fp)
 84072b8:	10c00217 	ldw	r3,8(r2)
 84072bc:	e0bff917 	ldw	r2,-28(fp)
 84072c0:	1880042e 	bgeu	r3,r2,84072d4 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 84072c4:	e0fffb17 	ldw	r3,-20(fp)
 84072c8:	00800044 	movi	r2,1
 84072cc:	18800405 	stb	r2,16(r3)
 84072d0:	00000206 	br	84072dc <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 84072d4:	e0bffb17 	ldw	r2,-20(fp)
 84072d8:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 84072dc:	e0fffb17 	ldw	r3,-20(fp)
 84072e0:	00821074 	movhi	r2,2113
 84072e4:	10a8c004 	addi	r2,r2,-23808
 84072e8:	e0bff615 	stw	r2,-40(fp)
 84072ec:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 84072f0:	e0fff717 	ldw	r3,-36(fp)
 84072f4:	e0bff617 	ldw	r2,-40(fp)
 84072f8:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 84072fc:	e0bff617 	ldw	r2,-40(fp)
 8407300:	10c00017 	ldw	r3,0(r2)
 8407304:	e0bff717 	ldw	r2,-36(fp)
 8407308:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 840730c:	e0bff617 	ldw	r2,-40(fp)
 8407310:	10c00017 	ldw	r3,0(r2)
 8407314:	e0bff717 	ldw	r2,-36(fp)
 8407318:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 840731c:	e0fff617 	ldw	r3,-40(fp)
 8407320:	e0bff717 	ldw	r2,-36(fp)
 8407324:	18800015 	stw	r2,0(r3)
 8407328:	e0bffa17 	ldw	r2,-24(fp)
 840732c:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8407330:	e0bff517 	ldw	r2,-44(fp)
 8407334:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 8407338:	e03fff15 	stw	zero,-4(fp)
 840733c:	00000506 	br	8407354 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 8407340:	00bffa84 	movi	r2,-22
 8407344:	e0bfff15 	stw	r2,-4(fp)
 8407348:	00000206 	br	8407354 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 840734c:	00bfde84 	movi	r2,-134
 8407350:	e0bfff15 	stw	r2,-4(fp)
 8407354:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 8407358:	e037883a 	mov	sp,fp
 840735c:	df000017 	ldw	fp,0(sp)
 8407360:	dec00104 	addi	sp,sp,4
 8407364:	f800283a 	ret

08407368 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 8407368:	defff804 	addi	sp,sp,-32
 840736c:	dfc00715 	stw	ra,28(sp)
 8407370:	df000615 	stw	fp,24(sp)
 8407374:	df000604 	addi	fp,sp,24
 8407378:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 840737c:	e0bffc17 	ldw	r2,-16(fp)
 8407380:	1004803a 	cmplt	r2,r2,zero
 8407384:	1000081e 	bne	r2,zero,84073a8 <close+0x40>
 8407388:	e0bffc17 	ldw	r2,-16(fp)
 840738c:	10800324 	muli	r2,r2,12
 8407390:	1007883a 	mov	r3,r2
 8407394:	00821074 	movhi	r2,2113
 8407398:	10a84f04 	addi	r2,r2,-24260
 840739c:	1887883a 	add	r3,r3,r2
 84073a0:	e0ffff15 	stw	r3,-4(fp)
 84073a4:	00000106 	br	84073ac <close+0x44>
 84073a8:	e03fff15 	stw	zero,-4(fp)
 84073ac:	e0bfff17 	ldw	r2,-4(fp)
 84073b0:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 84073b4:	e0bffb17 	ldw	r2,-20(fp)
 84073b8:	1005003a 	cmpeq	r2,r2,zero
 84073bc:	10001d1e 	bne	r2,zero,8407434 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 84073c0:	e0bffb17 	ldw	r2,-20(fp)
 84073c4:	10800017 	ldw	r2,0(r2)
 84073c8:	10800417 	ldw	r2,16(r2)
 84073cc:	1005003a 	cmpeq	r2,r2,zero
 84073d0:	1000071e 	bne	r2,zero,84073f0 <close+0x88>
 84073d4:	e0bffb17 	ldw	r2,-20(fp)
 84073d8:	10800017 	ldw	r2,0(r2)
 84073dc:	10800417 	ldw	r2,16(r2)
 84073e0:	e13ffb17 	ldw	r4,-20(fp)
 84073e4:	103ee83a 	callr	r2
 84073e8:	e0bffe15 	stw	r2,-8(fp)
 84073ec:	00000106 	br	84073f4 <close+0x8c>
 84073f0:	e03ffe15 	stw	zero,-8(fp)
 84073f4:	e0bffe17 	ldw	r2,-8(fp)
 84073f8:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 84073fc:	e13ffc17 	ldw	r4,-16(fp)
 8407400:	8407ea00 	call	8407ea0 <alt_release_fd>
    if (rval < 0)
 8407404:	e0bffa17 	ldw	r2,-24(fp)
 8407408:	1004403a 	cmpge	r2,r2,zero
 840740c:	1000071e 	bne	r2,zero,840742c <close+0xc4>
    {
      ALT_ERRNO = -rval;
 8407410:	84074640 	call	8407464 <alt_get_errno>
 8407414:	e0fffa17 	ldw	r3,-24(fp)
 8407418:	00c7c83a 	sub	r3,zero,r3
 840741c:	10c00015 	stw	r3,0(r2)
      return -1;
 8407420:	00bfffc4 	movi	r2,-1
 8407424:	e0bffd15 	stw	r2,-12(fp)
 8407428:	00000806 	br	840744c <close+0xe4>
    }
    return 0;
 840742c:	e03ffd15 	stw	zero,-12(fp)
 8407430:	00000606 	br	840744c <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 8407434:	84074640 	call	8407464 <alt_get_errno>
 8407438:	1007883a 	mov	r3,r2
 840743c:	00801444 	movi	r2,81
 8407440:	18800015 	stw	r2,0(r3)
    return -1;
 8407444:	00bfffc4 	movi	r2,-1
 8407448:	e0bffd15 	stw	r2,-12(fp)
 840744c:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 8407450:	e037883a 	mov	sp,fp
 8407454:	dfc00117 	ldw	ra,4(sp)
 8407458:	df000017 	ldw	fp,0(sp)
 840745c:	dec00204 	addi	sp,sp,8
 8407460:	f800283a 	ret

08407464 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8407464:	defffd04 	addi	sp,sp,-12
 8407468:	dfc00215 	stw	ra,8(sp)
 840746c:	df000115 	stw	fp,4(sp)
 8407470:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 8407474:	00821074 	movhi	r2,2113
 8407478:	10a8be04 	addi	r2,r2,-23816
 840747c:	10800017 	ldw	r2,0(r2)
 8407480:	1005003a 	cmpeq	r2,r2,zero
 8407484:	1000061e 	bne	r2,zero,84074a0 <alt_get_errno+0x3c>
 8407488:	00821074 	movhi	r2,2113
 840748c:	10a8be04 	addi	r2,r2,-23816
 8407490:	10800017 	ldw	r2,0(r2)
 8407494:	103ee83a 	callr	r2
 8407498:	e0bfff15 	stw	r2,-4(fp)
 840749c:	00000306 	br	84074ac <alt_get_errno+0x48>
 84074a0:	00821074 	movhi	r2,2113
 84074a4:	10aeb604 	addi	r2,r2,-17704
 84074a8:	e0bfff15 	stw	r2,-4(fp)
 84074ac:	e0bfff17 	ldw	r2,-4(fp)
}
 84074b0:	e037883a 	mov	sp,fp
 84074b4:	dfc00117 	ldw	ra,4(sp)
 84074b8:	df000017 	ldw	fp,0(sp)
 84074bc:	dec00204 	addi	sp,sp,8
 84074c0:	f800283a 	ret

084074c4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 84074c4:	defffe04 	addi	sp,sp,-8
 84074c8:	df000115 	stw	fp,4(sp)
 84074cc:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 84074d0:	e03fff15 	stw	zero,-4(fp)
 84074d4:	00000506 	br	84074ec <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 84074d8:	e0bfff17 	ldw	r2,-4(fp)
 84074dc:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 84074e0:	e0bfff17 	ldw	r2,-4(fp)
 84074e4:	10800804 	addi	r2,r2,32
 84074e8:	e0bfff15 	stw	r2,-4(fp)
 84074ec:	e0bfff17 	ldw	r2,-4(fp)
 84074f0:	10810030 	cmpltui	r2,r2,1024
 84074f4:	103ff81e 	bne	r2,zero,84074d8 <alt_dcache_flush_all+0x14>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 84074f8:	e037883a 	mov	sp,fp
 84074fc:	df000017 	ldw	fp,0(sp)
 8407500:	dec00104 	addi	sp,sp,4
 8407504:	f800283a 	ret

08407508 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 8407508:	defffc04 	addi	sp,sp,-16
 840750c:	df000315 	stw	fp,12(sp)
 8407510:	df000304 	addi	fp,sp,12
 8407514:	e13ffd15 	stw	r4,-12(fp)
 8407518:	e17ffe15 	stw	r5,-8(fp)
 840751c:	e1bfff15 	stw	r6,-4(fp)
  return len;
 8407520:	e0bfff17 	ldw	r2,-4(fp)
}
 8407524:	e037883a 	mov	sp,fp
 8407528:	df000017 	ldw	fp,0(sp)
 840752c:	dec00104 	addi	sp,sp,4
 8407530:	f800283a 	ret

08407534 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 8407534:	defff904 	addi	sp,sp,-28
 8407538:	dfc00615 	stw	ra,24(sp)
 840753c:	df000515 	stw	fp,20(sp)
 8407540:	df000504 	addi	fp,sp,20
 8407544:	e13ffd15 	stw	r4,-12(fp)
 8407548:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 840754c:	e0bffd17 	ldw	r2,-12(fp)
 8407550:	1005003a 	cmpeq	r2,r2,zero
 8407554:	1000041e 	bne	r2,zero,8407568 <alt_dev_llist_insert+0x34>
 8407558:	e0bffd17 	ldw	r2,-12(fp)
 840755c:	10800217 	ldw	r2,8(r2)
 8407560:	1004c03a 	cmpne	r2,r2,zero
 8407564:	1000071e 	bne	r2,zero,8407584 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 8407568:	84075e80 	call	84075e8 <alt_get_errno>
 840756c:	1007883a 	mov	r3,r2
 8407570:	00800584 	movi	r2,22
 8407574:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 8407578:	00bffa84 	movi	r2,-22
 840757c:	e0bfff15 	stw	r2,-4(fp)
 8407580:	00001306 	br	84075d0 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 8407584:	e0fffd17 	ldw	r3,-12(fp)
 8407588:	e0bffe17 	ldw	r2,-8(fp)
 840758c:	e0bffb15 	stw	r2,-20(fp)
 8407590:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 8407594:	e0fffc17 	ldw	r3,-16(fp)
 8407598:	e0bffb17 	ldw	r2,-20(fp)
 840759c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 84075a0:	e0bffb17 	ldw	r2,-20(fp)
 84075a4:	10c00017 	ldw	r3,0(r2)
 84075a8:	e0bffc17 	ldw	r2,-16(fp)
 84075ac:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 84075b0:	e0bffb17 	ldw	r2,-20(fp)
 84075b4:	10c00017 	ldw	r3,0(r2)
 84075b8:	e0bffc17 	ldw	r2,-16(fp)
 84075bc:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 84075c0:	e0fffb17 	ldw	r3,-20(fp)
 84075c4:	e0bffc17 	ldw	r2,-16(fp)
 84075c8:	18800015 	stw	r2,0(r3)

  return 0;  
 84075cc:	e03fff15 	stw	zero,-4(fp)
 84075d0:	e0bfff17 	ldw	r2,-4(fp)
}
 84075d4:	e037883a 	mov	sp,fp
 84075d8:	dfc00117 	ldw	ra,4(sp)
 84075dc:	df000017 	ldw	fp,0(sp)
 84075e0:	dec00204 	addi	sp,sp,8
 84075e4:	f800283a 	ret

084075e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 84075e8:	defffd04 	addi	sp,sp,-12
 84075ec:	dfc00215 	stw	ra,8(sp)
 84075f0:	df000115 	stw	fp,4(sp)
 84075f4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 84075f8:	00821074 	movhi	r2,2113
 84075fc:	10a8be04 	addi	r2,r2,-23816
 8407600:	10800017 	ldw	r2,0(r2)
 8407604:	1005003a 	cmpeq	r2,r2,zero
 8407608:	1000061e 	bne	r2,zero,8407624 <alt_get_errno+0x3c>
 840760c:	00821074 	movhi	r2,2113
 8407610:	10a8be04 	addi	r2,r2,-23816
 8407614:	10800017 	ldw	r2,0(r2)
 8407618:	103ee83a 	callr	r2
 840761c:	e0bfff15 	stw	r2,-4(fp)
 8407620:	00000306 	br	8407630 <alt_get_errno+0x48>
 8407624:	00821074 	movhi	r2,2113
 8407628:	10aeb604 	addi	r2,r2,-17704
 840762c:	e0bfff15 	stw	r2,-4(fp)
 8407630:	e0bfff17 	ldw	r2,-4(fp)
}
 8407634:	e037883a 	mov	sp,fp
 8407638:	dfc00117 	ldw	ra,4(sp)
 840763c:	df000017 	ldw	fp,0(sp)
 8407640:	dec00204 	addi	sp,sp,8
 8407644:	f800283a 	ret

08407648 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 8407648:	defffd04 	addi	sp,sp,-12
 840764c:	dfc00215 	stw	ra,8(sp)
 8407650:	df000115 	stw	fp,4(sp)
 8407654:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 8407658:	00bfff04 	movi	r2,-4
 840765c:	00c21074 	movhi	r3,2113
 8407660:	18e21304 	addi	r3,r3,-30644
 8407664:	1885883a 	add	r2,r3,r2
 8407668:	e0bfff15 	stw	r2,-4(fp)
 840766c:	00000606 	br	8407688 <_do_ctors+0x40>
        (*ctor) (); 
 8407670:	e0bfff17 	ldw	r2,-4(fp)
 8407674:	10800017 	ldw	r2,0(r2)
 8407678:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 840767c:	e0bfff17 	ldw	r2,-4(fp)
 8407680:	10bfff04 	addi	r2,r2,-4
 8407684:	e0bfff15 	stw	r2,-4(fp)
 8407688:	e0ffff17 	ldw	r3,-4(fp)
 840768c:	00821074 	movhi	r2,2113
 8407690:	10a21204 	addi	r2,r2,-30648
 8407694:	18bff62e 	bgeu	r3,r2,8407670 <_do_ctors+0x28>
        (*ctor) (); 
}
 8407698:	e037883a 	mov	sp,fp
 840769c:	dfc00117 	ldw	ra,4(sp)
 84076a0:	df000017 	ldw	fp,0(sp)
 84076a4:	dec00204 	addi	sp,sp,8
 84076a8:	f800283a 	ret

084076ac <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 84076ac:	defffd04 	addi	sp,sp,-12
 84076b0:	dfc00215 	stw	ra,8(sp)
 84076b4:	df000115 	stw	fp,4(sp)
 84076b8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 84076bc:	00bfff04 	movi	r2,-4
 84076c0:	00c21074 	movhi	r3,2113
 84076c4:	18e21304 	addi	r3,r3,-30644
 84076c8:	1885883a 	add	r2,r3,r2
 84076cc:	e0bfff15 	stw	r2,-4(fp)
 84076d0:	00000606 	br	84076ec <_do_dtors+0x40>
        (*dtor) (); 
 84076d4:	e0bfff17 	ldw	r2,-4(fp)
 84076d8:	10800017 	ldw	r2,0(r2)
 84076dc:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 84076e0:	e0bfff17 	ldw	r2,-4(fp)
 84076e4:	10bfff04 	addi	r2,r2,-4
 84076e8:	e0bfff15 	stw	r2,-4(fp)
 84076ec:	e0ffff17 	ldw	r3,-4(fp)
 84076f0:	00821074 	movhi	r2,2113
 84076f4:	10a21304 	addi	r2,r2,-30644
 84076f8:	18bff62e 	bgeu	r3,r2,84076d4 <_do_dtors+0x28>
        (*dtor) (); 
}
 84076fc:	e037883a 	mov	sp,fp
 8407700:	dfc00117 	ldw	ra,4(sp)
 8407704:	df000017 	ldw	fp,0(sp)
 8407708:	dec00204 	addi	sp,sp,8
 840770c:	f800283a 	ret

08407710 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 8407710:	defff904 	addi	sp,sp,-28
 8407714:	dfc00615 	stw	ra,24(sp)
 8407718:	df000515 	stw	fp,20(sp)
 840771c:	df000504 	addi	fp,sp,20
 8407720:	e13ffd15 	stw	r4,-12(fp)
 8407724:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 8407728:	e0bffe17 	ldw	r2,-8(fp)
 840772c:	10800017 	ldw	r2,0(r2)
 8407730:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 8407734:	e13ffd17 	ldw	r4,-12(fp)
 8407738:	840848c0 	call	840848c <strlen>
 840773c:	10800044 	addi	r2,r2,1
 8407740:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 8407744:	00000d06 	br	840777c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 8407748:	e0bffc17 	ldw	r2,-16(fp)
 840774c:	11000217 	ldw	r4,8(r2)
 8407750:	e1bffb17 	ldw	r6,-20(fp)
 8407754:	e17ffd17 	ldw	r5,-12(fp)
 8407758:	84083780 	call	8408378 <memcmp>
 840775c:	1004c03a 	cmpne	r2,r2,zero
 8407760:	1000031e 	bne	r2,zero,8407770 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 8407764:	e0bffc17 	ldw	r2,-16(fp)
 8407768:	e0bfff15 	stw	r2,-4(fp)
 840776c:	00000706 	br	840778c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 8407770:	e0bffc17 	ldw	r2,-16(fp)
 8407774:	10800017 	ldw	r2,0(r2)
 8407778:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 840777c:	e0fffe17 	ldw	r3,-8(fp)
 8407780:	e0bffc17 	ldw	r2,-16(fp)
 8407784:	10fff01e 	bne	r2,r3,8407748 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 8407788:	e03fff15 	stw	zero,-4(fp)
 840778c:	e0bfff17 	ldw	r2,-4(fp)
}
 8407790:	e037883a 	mov	sp,fp
 8407794:	dfc00117 	ldw	ra,4(sp)
 8407798:	df000017 	ldw	fp,0(sp)
 840779c:	dec00204 	addi	sp,sp,8
 84077a0:	f800283a 	ret

084077a4 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 84077a4:	defffe04 	addi	sp,sp,-8
 84077a8:	dfc00115 	stw	ra,4(sp)
 84077ac:	df000015 	stw	fp,0(sp)
 84077b0:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 84077b4:	0009883a 	mov	r4,zero
 84077b8:	01440004 	movi	r5,4096
 84077bc:	840829c0 	call	840829c <alt_icache_flush>
#endif
}
 84077c0:	e037883a 	mov	sp,fp
 84077c4:	dfc00117 	ldw	ra,4(sp)
 84077c8:	df000017 	ldw	fp,0(sp)
 84077cc:	dec00204 	addi	sp,sp,8
 84077d0:	f800283a 	ret

084077d4 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 84077d4:	defff904 	addi	sp,sp,-28
 84077d8:	dfc00615 	stw	ra,24(sp)
 84077dc:	df000515 	stw	fp,20(sp)
 84077e0:	df000504 	addi	fp,sp,20
 84077e4:	e13ffc15 	stw	r4,-16(fp)
 84077e8:	e17ffd15 	stw	r5,-12(fp)
 84077ec:	e1bffe15 	stw	r6,-8(fp)
 84077f0:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 84077f4:	e0800217 	ldw	r2,8(fp)
 84077f8:	d8800015 	stw	r2,0(sp)
 84077fc:	e13ffc17 	ldw	r4,-16(fp)
 8407800:	e17ffd17 	ldw	r5,-12(fp)
 8407804:	e1bffe17 	ldw	r6,-8(fp)
 8407808:	e1ffff17 	ldw	r7,-4(fp)
 840780c:	84079a80 	call	84079a8 <alt_iic_isr_register>
}  
 8407810:	e037883a 	mov	sp,fp
 8407814:	dfc00117 	ldw	ra,4(sp)
 8407818:	df000017 	ldw	fp,0(sp)
 840781c:	dec00204 	addi	sp,sp,8
 8407820:	f800283a 	ret

08407824 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 8407824:	defff904 	addi	sp,sp,-28
 8407828:	df000615 	stw	fp,24(sp)
 840782c:	df000604 	addi	fp,sp,24
 8407830:	e13ffe15 	stw	r4,-8(fp)
 8407834:	e17fff15 	stw	r5,-4(fp)
 8407838:	e0bfff17 	ldw	r2,-4(fp)
 840783c:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8407840:	0005303a 	rdctl	r2,status
 8407844:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8407848:	e0fffb17 	ldw	r3,-20(fp)
 840784c:	00bfff84 	movi	r2,-2
 8407850:	1884703a 	and	r2,r3,r2
 8407854:	1001703a 	wrctl	status,r2
  
  return context;
 8407858:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 840785c:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 8407860:	e0fffc17 	ldw	r3,-16(fp)
 8407864:	00800044 	movi	r2,1
 8407868:	10c4983a 	sll	r2,r2,r3
 840786c:	1007883a 	mov	r3,r2
 8407870:	00821074 	movhi	r2,2113
 8407874:	10aeb304 	addi	r2,r2,-17716
 8407878:	10800017 	ldw	r2,0(r2)
 840787c:	1886b03a 	or	r3,r3,r2
 8407880:	00821074 	movhi	r2,2113
 8407884:	10aeb304 	addi	r2,r2,-17716
 8407888:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 840788c:	00821074 	movhi	r2,2113
 8407890:	10aeb304 	addi	r2,r2,-17716
 8407894:	10800017 	ldw	r2,0(r2)
 8407898:	100170fa 	wrctl	ienable,r2
 840789c:	e0bffd17 	ldw	r2,-12(fp)
 84078a0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 84078a4:	e0bffa17 	ldw	r2,-24(fp)
 84078a8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 84078ac:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 84078b0:	e037883a 	mov	sp,fp
 84078b4:	df000017 	ldw	fp,0(sp)
 84078b8:	dec00104 	addi	sp,sp,4
 84078bc:	f800283a 	ret

084078c0 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 84078c0:	defff904 	addi	sp,sp,-28
 84078c4:	df000615 	stw	fp,24(sp)
 84078c8:	df000604 	addi	fp,sp,24
 84078cc:	e13ffe15 	stw	r4,-8(fp)
 84078d0:	e17fff15 	stw	r5,-4(fp)
 84078d4:	e0bfff17 	ldw	r2,-4(fp)
 84078d8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 84078dc:	0005303a 	rdctl	r2,status
 84078e0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 84078e4:	e0fffb17 	ldw	r3,-20(fp)
 84078e8:	00bfff84 	movi	r2,-2
 84078ec:	1884703a 	and	r2,r3,r2
 84078f0:	1001703a 	wrctl	status,r2
  
  return context;
 84078f4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 84078f8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 84078fc:	e0fffc17 	ldw	r3,-16(fp)
 8407900:	00800044 	movi	r2,1
 8407904:	10c4983a 	sll	r2,r2,r3
 8407908:	0084303a 	nor	r2,zero,r2
 840790c:	1007883a 	mov	r3,r2
 8407910:	00821074 	movhi	r2,2113
 8407914:	10aeb304 	addi	r2,r2,-17716
 8407918:	10800017 	ldw	r2,0(r2)
 840791c:	1886703a 	and	r3,r3,r2
 8407920:	00821074 	movhi	r2,2113
 8407924:	10aeb304 	addi	r2,r2,-17716
 8407928:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 840792c:	00821074 	movhi	r2,2113
 8407930:	10aeb304 	addi	r2,r2,-17716
 8407934:	10800017 	ldw	r2,0(r2)
 8407938:	100170fa 	wrctl	ienable,r2
 840793c:	e0bffd17 	ldw	r2,-12(fp)
 8407940:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8407944:	e0bffa17 	ldw	r2,-24(fp)
 8407948:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 840794c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 8407950:	e037883a 	mov	sp,fp
 8407954:	df000017 	ldw	fp,0(sp)
 8407958:	dec00104 	addi	sp,sp,4
 840795c:	f800283a 	ret

08407960 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 8407960:	defffc04 	addi	sp,sp,-16
 8407964:	df000315 	stw	fp,12(sp)
 8407968:	df000304 	addi	fp,sp,12
 840796c:	e13ffe15 	stw	r4,-8(fp)
 8407970:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 8407974:	000530fa 	rdctl	r2,ienable
 8407978:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 840797c:	e0ffff17 	ldw	r3,-4(fp)
 8407980:	00800044 	movi	r2,1
 8407984:	10c4983a 	sll	r2,r2,r3
 8407988:	1007883a 	mov	r3,r2
 840798c:	e0bffd17 	ldw	r2,-12(fp)
 8407990:	1884703a 	and	r2,r3,r2
 8407994:	1004c03a 	cmpne	r2,r2,zero
}
 8407998:	e037883a 	mov	sp,fp
 840799c:	df000017 	ldw	fp,0(sp)
 84079a0:	dec00104 	addi	sp,sp,4
 84079a4:	f800283a 	ret

084079a8 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 84079a8:	defff404 	addi	sp,sp,-48
 84079ac:	dfc00b15 	stw	ra,44(sp)
 84079b0:	df000a15 	stw	fp,40(sp)
 84079b4:	df000a04 	addi	fp,sp,40
 84079b8:	e13ffb15 	stw	r4,-20(fp)
 84079bc:	e17ffc15 	stw	r5,-16(fp)
 84079c0:	e1bffd15 	stw	r6,-12(fp)
 84079c4:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 84079c8:	00bffa84 	movi	r2,-22
 84079cc:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 84079d0:	e0bffc17 	ldw	r2,-16(fp)
 84079d4:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 84079d8:	e0bff917 	ldw	r2,-28(fp)
 84079dc:	10800808 	cmpgei	r2,r2,32
 84079e0:	1000291e 	bne	r2,zero,8407a88 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 84079e4:	0005303a 	rdctl	r2,status
 84079e8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 84079ec:	e0fff717 	ldw	r3,-36(fp)
 84079f0:	00bfff84 	movi	r2,-2
 84079f4:	1884703a 	and	r2,r3,r2
 84079f8:	1001703a 	wrctl	status,r2
  
  return context;
 84079fc:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 8407a00:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 8407a04:	e0bff917 	ldw	r2,-28(fp)
 8407a08:	00c21074 	movhi	r3,2113
 8407a0c:	18eeb704 	addi	r3,r3,-17700
 8407a10:	100490fa 	slli	r2,r2,3
 8407a14:	10c7883a 	add	r3,r2,r3
 8407a18:	e0bffd17 	ldw	r2,-12(fp)
 8407a1c:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 8407a20:	e0bff917 	ldw	r2,-28(fp)
 8407a24:	00c21074 	movhi	r3,2113
 8407a28:	18eeb704 	addi	r3,r3,-17700
 8407a2c:	100490fa 	slli	r2,r2,3
 8407a30:	10c5883a 	add	r2,r2,r3
 8407a34:	10c00104 	addi	r3,r2,4
 8407a38:	e0bffe17 	ldw	r2,-8(fp)
 8407a3c:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 8407a40:	e0bffd17 	ldw	r2,-12(fp)
 8407a44:	1005003a 	cmpeq	r2,r2,zero
 8407a48:	1000051e 	bne	r2,zero,8407a60 <alt_iic_isr_register+0xb8>
 8407a4c:	e17ff917 	ldw	r5,-28(fp)
 8407a50:	e13ffb17 	ldw	r4,-20(fp)
 8407a54:	84078240 	call	8407824 <alt_ic_irq_enable>
 8407a58:	e0bfff15 	stw	r2,-4(fp)
 8407a5c:	00000406 	br	8407a70 <alt_iic_isr_register+0xc8>
 8407a60:	e17ff917 	ldw	r5,-28(fp)
 8407a64:	e13ffb17 	ldw	r4,-20(fp)
 8407a68:	84078c00 	call	84078c0 <alt_ic_irq_disable>
 8407a6c:	e0bfff15 	stw	r2,-4(fp)
 8407a70:	e0bfff17 	ldw	r2,-4(fp)
 8407a74:	e0bffa15 	stw	r2,-24(fp)
 8407a78:	e0bff817 	ldw	r2,-32(fp)
 8407a7c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8407a80:	e0bff617 	ldw	r2,-40(fp)
 8407a84:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 8407a88:	e0bffa17 	ldw	r2,-24(fp)
}
 8407a8c:	e037883a 	mov	sp,fp
 8407a90:	dfc00117 	ldw	ra,4(sp)
 8407a94:	df000017 	ldw	fp,0(sp)
 8407a98:	dec00204 	addi	sp,sp,8
 8407a9c:	f800283a 	ret

08407aa0 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 8407aa0:	defff904 	addi	sp,sp,-28
 8407aa4:	dfc00615 	stw	ra,24(sp)
 8407aa8:	df000515 	stw	fp,20(sp)
 8407aac:	df000504 	addi	fp,sp,20
 8407ab0:	e13ffc15 	stw	r4,-16(fp)
 8407ab4:	e17ffd15 	stw	r5,-12(fp)
 8407ab8:	e1bffe15 	stw	r6,-8(fp)
 8407abc:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 8407ac0:	e13ffd17 	ldw	r4,-12(fp)
 8407ac4:	e17ffe17 	ldw	r5,-8(fp)
 8407ac8:	e1bfff17 	ldw	r6,-4(fp)
 8407acc:	8407cb80 	call	8407cb8 <open>
 8407ad0:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 8407ad4:	e0bffb17 	ldw	r2,-20(fp)
 8407ad8:	1004803a 	cmplt	r2,r2,zero
 8407adc:	10001c1e 	bne	r2,zero,8407b50 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
 8407ae0:	e0bffb17 	ldw	r2,-20(fp)
 8407ae4:	00c21074 	movhi	r3,2113
 8407ae8:	18e84f04 	addi	r3,r3,-24260
 8407aec:	10800324 	muli	r2,r2,12
 8407af0:	10c5883a 	add	r2,r2,r3
 8407af4:	10c00017 	ldw	r3,0(r2)
 8407af8:	e0bffc17 	ldw	r2,-16(fp)
 8407afc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 8407b00:	e0bffb17 	ldw	r2,-20(fp)
 8407b04:	00c21074 	movhi	r3,2113
 8407b08:	18e84f04 	addi	r3,r3,-24260
 8407b0c:	10800324 	muli	r2,r2,12
 8407b10:	10c5883a 	add	r2,r2,r3
 8407b14:	10800104 	addi	r2,r2,4
 8407b18:	10c00017 	ldw	r3,0(r2)
 8407b1c:	e0bffc17 	ldw	r2,-16(fp)
 8407b20:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 8407b24:	e0bffb17 	ldw	r2,-20(fp)
 8407b28:	00c21074 	movhi	r3,2113
 8407b2c:	18e84f04 	addi	r3,r3,-24260
 8407b30:	10800324 	muli	r2,r2,12
 8407b34:	10c5883a 	add	r2,r2,r3
 8407b38:	10800204 	addi	r2,r2,8
 8407b3c:	10c00017 	ldw	r3,0(r2)
 8407b40:	e0bffc17 	ldw	r2,-16(fp)
 8407b44:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 8407b48:	e13ffb17 	ldw	r4,-20(fp)
 8407b4c:	8407ea00 	call	8407ea0 <alt_release_fd>
  }
} 
 8407b50:	e037883a 	mov	sp,fp
 8407b54:	dfc00117 	ldw	ra,4(sp)
 8407b58:	df000017 	ldw	fp,0(sp)
 8407b5c:	dec00204 	addi	sp,sp,8
 8407b60:	f800283a 	ret

08407b64 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 8407b64:	defffb04 	addi	sp,sp,-20
 8407b68:	dfc00415 	stw	ra,16(sp)
 8407b6c:	df000315 	stw	fp,12(sp)
 8407b70:	df000304 	addi	fp,sp,12
 8407b74:	e13ffd15 	stw	r4,-12(fp)
 8407b78:	e17ffe15 	stw	r5,-8(fp)
 8407b7c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 8407b80:	01021074 	movhi	r4,2113
 8407b84:	21285204 	addi	r4,r4,-24248
 8407b88:	e17ffd17 	ldw	r5,-12(fp)
 8407b8c:	01800044 	movi	r6,1
 8407b90:	01c07fc4 	movi	r7,511
 8407b94:	8407aa00 	call	8407aa0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 8407b98:	01021074 	movhi	r4,2113
 8407b9c:	21284f04 	addi	r4,r4,-24260
 8407ba0:	e17ffe17 	ldw	r5,-8(fp)
 8407ba4:	000d883a 	mov	r6,zero
 8407ba8:	01c07fc4 	movi	r7,511
 8407bac:	8407aa00 	call	8407aa0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 8407bb0:	01021074 	movhi	r4,2113
 8407bb4:	21285504 	addi	r4,r4,-24236
 8407bb8:	e17fff17 	ldw	r5,-4(fp)
 8407bbc:	01800044 	movi	r6,1
 8407bc0:	01c07fc4 	movi	r7,511
 8407bc4:	8407aa00 	call	8407aa0 <alt_open_fd>
}  
 8407bc8:	e037883a 	mov	sp,fp
 8407bcc:	dfc00117 	ldw	ra,4(sp)
 8407bd0:	df000017 	ldw	fp,0(sp)
 8407bd4:	dec00204 	addi	sp,sp,8
 8407bd8:	f800283a 	ret

08407bdc <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 8407bdc:	defffc04 	addi	sp,sp,-16
 8407be0:	df000315 	stw	fp,12(sp)
 8407be4:	df000304 	addi	fp,sp,12
 8407be8:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 8407bec:	e0bffe17 	ldw	r2,-8(fp)
 8407bf0:	10800217 	ldw	r2,8(r2)
 8407bf4:	10d00034 	orhi	r3,r2,16384
 8407bf8:	e0bffe17 	ldw	r2,-8(fp)
 8407bfc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 8407c00:	e03ffd15 	stw	zero,-12(fp)
 8407c04:	00002006 	br	8407c88 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 8407c08:	e0bffd17 	ldw	r2,-12(fp)
 8407c0c:	00c21074 	movhi	r3,2113
 8407c10:	18e84f04 	addi	r3,r3,-24260
 8407c14:	10800324 	muli	r2,r2,12
 8407c18:	10c5883a 	add	r2,r2,r3
 8407c1c:	10c00017 	ldw	r3,0(r2)
 8407c20:	e0bffe17 	ldw	r2,-8(fp)
 8407c24:	10800017 	ldw	r2,0(r2)
 8407c28:	1880141e 	bne	r3,r2,8407c7c <alt_file_locked+0xa0>
 8407c2c:	e0bffd17 	ldw	r2,-12(fp)
 8407c30:	00c21074 	movhi	r3,2113
 8407c34:	18e84f04 	addi	r3,r3,-24260
 8407c38:	10800324 	muli	r2,r2,12
 8407c3c:	10c5883a 	add	r2,r2,r3
 8407c40:	10800204 	addi	r2,r2,8
 8407c44:	10800017 	ldw	r2,0(r2)
 8407c48:	1004403a 	cmpge	r2,r2,zero
 8407c4c:	10000b1e 	bne	r2,zero,8407c7c <alt_file_locked+0xa0>
 8407c50:	e0bffd17 	ldw	r2,-12(fp)
 8407c54:	10800324 	muli	r2,r2,12
 8407c58:	1007883a 	mov	r3,r2
 8407c5c:	00821074 	movhi	r2,2113
 8407c60:	10a84f04 	addi	r2,r2,-24260
 8407c64:	1887883a 	add	r3,r3,r2
 8407c68:	e0bffe17 	ldw	r2,-8(fp)
 8407c6c:	18800326 	beq	r3,r2,8407c7c <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 8407c70:	00bffcc4 	movi	r2,-13
 8407c74:	e0bfff15 	stw	r2,-4(fp)
 8407c78:	00000a06 	br	8407ca4 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 8407c7c:	e0bffd17 	ldw	r2,-12(fp)
 8407c80:	10800044 	addi	r2,r2,1
 8407c84:	e0bffd15 	stw	r2,-12(fp)
 8407c88:	00821074 	movhi	r2,2113
 8407c8c:	10a8bd04 	addi	r2,r2,-23820
 8407c90:	10800017 	ldw	r2,0(r2)
 8407c94:	1007883a 	mov	r3,r2
 8407c98:	e0bffd17 	ldw	r2,-12(fp)
 8407c9c:	18bfda2e 	bgeu	r3,r2,8407c08 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 8407ca0:	e03fff15 	stw	zero,-4(fp)
 8407ca4:	e0bfff17 	ldw	r2,-4(fp)
}
 8407ca8:	e037883a 	mov	sp,fp
 8407cac:	df000017 	ldw	fp,0(sp)
 8407cb0:	dec00104 	addi	sp,sp,4
 8407cb4:	f800283a 	ret

08407cb8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 8407cb8:	defff404 	addi	sp,sp,-48
 8407cbc:	dfc00b15 	stw	ra,44(sp)
 8407cc0:	df000a15 	stw	fp,40(sp)
 8407cc4:	df000a04 	addi	fp,sp,40
 8407cc8:	e13ffb15 	stw	r4,-20(fp)
 8407ccc:	e17ffc15 	stw	r5,-16(fp)
 8407cd0:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 8407cd4:	00bfffc4 	movi	r2,-1
 8407cd8:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 8407cdc:	00bffb44 	movi	r2,-19
 8407ce0:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 8407ce4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 8407ce8:	e13ffb17 	ldw	r4,-20(fp)
 8407cec:	01421074 	movhi	r5,2113
 8407cf0:	2968bb04 	addi	r5,r5,-23828
 8407cf4:	84077100 	call	8407710 <alt_find_dev>
 8407cf8:	e0bffa15 	stw	r2,-24(fp)
 8407cfc:	e0bffa17 	ldw	r2,-24(fp)
 8407d00:	1004c03a 	cmpne	r2,r2,zero
 8407d04:	1000051e 	bne	r2,zero,8407d1c <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 8407d08:	e13ffb17 	ldw	r4,-20(fp)
 8407d0c:	84080c40 	call	84080c4 <alt_find_file>
 8407d10:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 8407d14:	00800044 	movi	r2,1
 8407d18:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 8407d1c:	e0bffa17 	ldw	r2,-24(fp)
 8407d20:	1005003a 	cmpeq	r2,r2,zero
 8407d24:	1000301e 	bne	r2,zero,8407de8 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
 8407d28:	e13ffa17 	ldw	r4,-24(fp)
 8407d2c:	84081e40 	call	84081e4 <alt_get_fd>
 8407d30:	e0bff815 	stw	r2,-32(fp)
 8407d34:	e0bff817 	ldw	r2,-32(fp)
 8407d38:	1004403a 	cmpge	r2,r2,zero
 8407d3c:	1000031e 	bne	r2,zero,8407d4c <open+0x94>
    {
      status = index;
 8407d40:	e0bff817 	ldw	r2,-32(fp)
 8407d44:	e0bff715 	stw	r2,-36(fp)
 8407d48:	00002906 	br	8407df0 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
 8407d4c:	e0bff817 	ldw	r2,-32(fp)
 8407d50:	10800324 	muli	r2,r2,12
 8407d54:	1007883a 	mov	r3,r2
 8407d58:	00821074 	movhi	r2,2113
 8407d5c:	10a84f04 	addi	r2,r2,-24260
 8407d60:	1885883a 	add	r2,r3,r2
 8407d64:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 8407d68:	e0fffc17 	ldw	r3,-16(fp)
 8407d6c:	00900034 	movhi	r2,16384
 8407d70:	10bfffc4 	addi	r2,r2,-1
 8407d74:	1886703a 	and	r3,r3,r2
 8407d78:	e0bff917 	ldw	r2,-28(fp)
 8407d7c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 8407d80:	e0bff617 	ldw	r2,-40(fp)
 8407d84:	1004c03a 	cmpne	r2,r2,zero
 8407d88:	1000061e 	bne	r2,zero,8407da4 <open+0xec>
 8407d8c:	e13ff917 	ldw	r4,-28(fp)
 8407d90:	8407bdc0 	call	8407bdc <alt_file_locked>
 8407d94:	e0bff715 	stw	r2,-36(fp)
 8407d98:	e0bff717 	ldw	r2,-36(fp)
 8407d9c:	1004803a 	cmplt	r2,r2,zero
 8407da0:	1000131e 	bne	r2,zero,8407df0 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 8407da4:	e0bffa17 	ldw	r2,-24(fp)
 8407da8:	10800317 	ldw	r2,12(r2)
 8407dac:	1005003a 	cmpeq	r2,r2,zero
 8407db0:	1000091e 	bne	r2,zero,8407dd8 <open+0x120>
 8407db4:	e0bffa17 	ldw	r2,-24(fp)
 8407db8:	10800317 	ldw	r2,12(r2)
 8407dbc:	e13ff917 	ldw	r4,-28(fp)
 8407dc0:	e17ffb17 	ldw	r5,-20(fp)
 8407dc4:	e1bffc17 	ldw	r6,-16(fp)
 8407dc8:	e1fffd17 	ldw	r7,-12(fp)
 8407dcc:	103ee83a 	callr	r2
 8407dd0:	e0bfff15 	stw	r2,-4(fp)
 8407dd4:	00000106 	br	8407ddc <open+0x124>
 8407dd8:	e03fff15 	stw	zero,-4(fp)
 8407ddc:	e0bfff17 	ldw	r2,-4(fp)
 8407de0:	e0bff715 	stw	r2,-36(fp)
 8407de4:	00000206 	br	8407df0 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
 8407de8:	00bffb44 	movi	r2,-19
 8407dec:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 8407df0:	e0bff717 	ldw	r2,-36(fp)
 8407df4:	1004403a 	cmpge	r2,r2,zero
 8407df8:	1000091e 	bne	r2,zero,8407e20 <open+0x168>
  {
    alt_release_fd (index);  
 8407dfc:	e13ff817 	ldw	r4,-32(fp)
 8407e00:	8407ea00 	call	8407ea0 <alt_release_fd>
    ALT_ERRNO = -status;
 8407e04:	8407e400 	call	8407e40 <alt_get_errno>
 8407e08:	e0fff717 	ldw	r3,-36(fp)
 8407e0c:	00c7c83a 	sub	r3,zero,r3
 8407e10:	10c00015 	stw	r3,0(r2)
    return -1;
 8407e14:	00bfffc4 	movi	r2,-1
 8407e18:	e0bffe15 	stw	r2,-8(fp)
 8407e1c:	00000206 	br	8407e28 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
 8407e20:	e0bff817 	ldw	r2,-32(fp)
 8407e24:	e0bffe15 	stw	r2,-8(fp)
 8407e28:	e0bffe17 	ldw	r2,-8(fp)
}
 8407e2c:	e037883a 	mov	sp,fp
 8407e30:	dfc00117 	ldw	ra,4(sp)
 8407e34:	df000017 	ldw	fp,0(sp)
 8407e38:	dec00204 	addi	sp,sp,8
 8407e3c:	f800283a 	ret

08407e40 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8407e40:	defffd04 	addi	sp,sp,-12
 8407e44:	dfc00215 	stw	ra,8(sp)
 8407e48:	df000115 	stw	fp,4(sp)
 8407e4c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 8407e50:	00821074 	movhi	r2,2113
 8407e54:	10a8be04 	addi	r2,r2,-23816
 8407e58:	10800017 	ldw	r2,0(r2)
 8407e5c:	1005003a 	cmpeq	r2,r2,zero
 8407e60:	1000061e 	bne	r2,zero,8407e7c <alt_get_errno+0x3c>
 8407e64:	00821074 	movhi	r2,2113
 8407e68:	10a8be04 	addi	r2,r2,-23816
 8407e6c:	10800017 	ldw	r2,0(r2)
 8407e70:	103ee83a 	callr	r2
 8407e74:	e0bfff15 	stw	r2,-4(fp)
 8407e78:	00000306 	br	8407e88 <alt_get_errno+0x48>
 8407e7c:	00821074 	movhi	r2,2113
 8407e80:	10aeb604 	addi	r2,r2,-17704
 8407e84:	e0bfff15 	stw	r2,-4(fp)
 8407e88:	e0bfff17 	ldw	r2,-4(fp)
}
 8407e8c:	e037883a 	mov	sp,fp
 8407e90:	dfc00117 	ldw	ra,4(sp)
 8407e94:	df000017 	ldw	fp,0(sp)
 8407e98:	dec00204 	addi	sp,sp,8
 8407e9c:	f800283a 	ret

08407ea0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 8407ea0:	defffe04 	addi	sp,sp,-8
 8407ea4:	df000115 	stw	fp,4(sp)
 8407ea8:	df000104 	addi	fp,sp,4
 8407eac:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 8407eb0:	e0bfff17 	ldw	r2,-4(fp)
 8407eb4:	108000d0 	cmplti	r2,r2,3
 8407eb8:	10000d1e 	bne	r2,zero,8407ef0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 8407ebc:	e0bfff17 	ldw	r2,-4(fp)
 8407ec0:	00c21074 	movhi	r3,2113
 8407ec4:	18e84f04 	addi	r3,r3,-24260
 8407ec8:	10800324 	muli	r2,r2,12
 8407ecc:	10c5883a 	add	r2,r2,r3
 8407ed0:	10800204 	addi	r2,r2,8
 8407ed4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 8407ed8:	e0bfff17 	ldw	r2,-4(fp)
 8407edc:	00c21074 	movhi	r3,2113
 8407ee0:	18e84f04 	addi	r3,r3,-24260
 8407ee4:	10800324 	muli	r2,r2,12
 8407ee8:	10c5883a 	add	r2,r2,r3
 8407eec:	10000015 	stw	zero,0(r2)
  }
}
 8407ef0:	e037883a 	mov	sp,fp
 8407ef4:	df000017 	ldw	fp,0(sp)
 8407ef8:	dec00104 	addi	sp,sp,4
 8407efc:	f800283a 	ret

08407f00 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 8407f00:	defffa04 	addi	sp,sp,-24
 8407f04:	df000515 	stw	fp,20(sp)
 8407f08:	df000504 	addi	fp,sp,20
 8407f0c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8407f10:	0005303a 	rdctl	r2,status
 8407f14:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8407f18:	e0fffd17 	ldw	r3,-12(fp)
 8407f1c:	00bfff84 	movi	r2,-2
 8407f20:	1884703a 	and	r2,r3,r2
 8407f24:	1001703a 	wrctl	status,r2
  
  return context;
 8407f28:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 8407f2c:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 8407f30:	e0bfff17 	ldw	r2,-4(fp)
 8407f34:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 8407f38:	e0bffc17 	ldw	r2,-16(fp)
 8407f3c:	10c00017 	ldw	r3,0(r2)
 8407f40:	e0bffc17 	ldw	r2,-16(fp)
 8407f44:	10800117 	ldw	r2,4(r2)
 8407f48:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 8407f4c:	e0bffc17 	ldw	r2,-16(fp)
 8407f50:	10c00117 	ldw	r3,4(r2)
 8407f54:	e0bffc17 	ldw	r2,-16(fp)
 8407f58:	10800017 	ldw	r2,0(r2)
 8407f5c:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 8407f60:	e0fffc17 	ldw	r3,-16(fp)
 8407f64:	e0bffc17 	ldw	r2,-16(fp)
 8407f68:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 8407f6c:	e0fffc17 	ldw	r3,-16(fp)
 8407f70:	e0bffc17 	ldw	r2,-16(fp)
 8407f74:	18800015 	stw	r2,0(r3)
 8407f78:	e0bffe17 	ldw	r2,-8(fp)
 8407f7c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8407f80:	e0bffb17 	ldw	r2,-20(fp)
 8407f84:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 8407f88:	e037883a 	mov	sp,fp
 8407f8c:	df000017 	ldw	fp,0(sp)
 8407f90:	dec00104 	addi	sp,sp,4
 8407f94:	f800283a 	ret

08407f98 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 8407f98:	defffb04 	addi	sp,sp,-20
 8407f9c:	dfc00415 	stw	ra,16(sp)
 8407fa0:	df000315 	stw	fp,12(sp)
 8407fa4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 8407fa8:	d0a01117 	ldw	r2,-32700(gp)
 8407fac:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 8407fb0:	d0a60617 	ldw	r2,-26600(gp)
 8407fb4:	10800044 	addi	r2,r2,1
 8407fb8:	d0a60615 	stw	r2,-26600(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 8407fbc:	00003106 	br	8408084 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 8407fc0:	e0bffe17 	ldw	r2,-8(fp)
 8407fc4:	10800017 	ldw	r2,0(r2)
 8407fc8:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 8407fcc:	e0bffe17 	ldw	r2,-8(fp)
 8407fd0:	10800403 	ldbu	r2,16(r2)
 8407fd4:	10803fcc 	andi	r2,r2,255
 8407fd8:	1005003a 	cmpeq	r2,r2,zero
 8407fdc:	1000051e 	bne	r2,zero,8407ff4 <alt_tick+0x5c>
 8407fe0:	d0a60617 	ldw	r2,-26600(gp)
 8407fe4:	1004c03a 	cmpne	r2,r2,zero
 8407fe8:	1000021e 	bne	r2,zero,8407ff4 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 8407fec:	e0bffe17 	ldw	r2,-8(fp)
 8407ff0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 8407ff4:	e0bffe17 	ldw	r2,-8(fp)
 8407ff8:	10c00217 	ldw	r3,8(r2)
 8407ffc:	d0a60617 	ldw	r2,-26600(gp)
 8408000:	10c01e36 	bltu	r2,r3,840807c <alt_tick+0xe4>
 8408004:	e0bffe17 	ldw	r2,-8(fp)
 8408008:	10800403 	ldbu	r2,16(r2)
 840800c:	10803fcc 	andi	r2,r2,255
 8408010:	1004c03a 	cmpne	r2,r2,zero
 8408014:	1000191e 	bne	r2,zero,840807c <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 8408018:	e0bffe17 	ldw	r2,-8(fp)
 840801c:	10c00317 	ldw	r3,12(r2)
 8408020:	e0bffe17 	ldw	r2,-8(fp)
 8408024:	11000517 	ldw	r4,20(r2)
 8408028:	183ee83a 	callr	r3
 840802c:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 8408030:	e0bffd17 	ldw	r2,-12(fp)
 8408034:	1004c03a 	cmpne	r2,r2,zero
 8408038:	1000031e 	bne	r2,zero,8408048 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 840803c:	e13ffe17 	ldw	r4,-8(fp)
 8408040:	8407f000 	call	8407f00 <alt_alarm_stop>
 8408044:	00000d06 	br	840807c <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 8408048:	e0bffe17 	ldw	r2,-8(fp)
 840804c:	10c00217 	ldw	r3,8(r2)
 8408050:	e0bffd17 	ldw	r2,-12(fp)
 8408054:	1887883a 	add	r3,r3,r2
 8408058:	e0bffe17 	ldw	r2,-8(fp)
 840805c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 8408060:	e0bffe17 	ldw	r2,-8(fp)
 8408064:	10c00217 	ldw	r3,8(r2)
 8408068:	d0a60617 	ldw	r2,-26600(gp)
 840806c:	1880032e 	bgeu	r3,r2,840807c <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 8408070:	e0fffe17 	ldw	r3,-8(fp)
 8408074:	00800044 	movi	r2,1
 8408078:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 840807c:	e0bfff17 	ldw	r2,-4(fp)
 8408080:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 8408084:	d0e01104 	addi	r3,gp,-32700
 8408088:	e0bffe17 	ldw	r2,-8(fp)
 840808c:	10ffcc1e 	bne	r2,r3,8407fc0 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 8408090:	e037883a 	mov	sp,fp
 8408094:	dfc00117 	ldw	ra,4(sp)
 8408098:	df000017 	ldw	fp,0(sp)
 840809c:	dec00204 	addi	sp,sp,8
 84080a0:	f800283a 	ret

084080a4 <altera_nios2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
 84080a4:	deffff04 	addi	sp,sp,-4
 84080a8:	df000015 	stw	fp,0(sp)
 84080ac:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 84080b0:	000170fa 	wrctl	ienable,zero
}
 84080b4:	e037883a 	mov	sp,fp
 84080b8:	df000017 	ldw	fp,0(sp)
 84080bc:	dec00104 	addi	sp,sp,4
 84080c0:	f800283a 	ret

084080c4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 84080c4:	defffa04 	addi	sp,sp,-24
 84080c8:	dfc00515 	stw	ra,20(sp)
 84080cc:	df000415 	stw	fp,16(sp)
 84080d0:	df000404 	addi	fp,sp,16
 84080d4:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 84080d8:	00821074 	movhi	r2,2113
 84080dc:	10a8b904 	addi	r2,r2,-23836
 84080e0:	10800017 	ldw	r2,0(r2)
 84080e4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 84080e8:	00003306 	br	84081b8 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 84080ec:	e0bffd17 	ldw	r2,-12(fp)
 84080f0:	11000217 	ldw	r4,8(r2)
 84080f4:	840848c0 	call	840848c <strlen>
 84080f8:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 84080fc:	e0bffd17 	ldw	r2,-12(fp)
 8408100:	10c00217 	ldw	r3,8(r2)
 8408104:	e0bffc17 	ldw	r2,-16(fp)
 8408108:	1885883a 	add	r2,r3,r2
 840810c:	10bfffc4 	addi	r2,r2,-1
 8408110:	10800003 	ldbu	r2,0(r2)
 8408114:	10803fcc 	andi	r2,r2,255
 8408118:	1080201c 	xori	r2,r2,128
 840811c:	10bfe004 	addi	r2,r2,-128
 8408120:	10800bd8 	cmpnei	r2,r2,47
 8408124:	1000031e 	bne	r2,zero,8408134 <alt_find_file+0x70>
    {
      len -= 1;
 8408128:	e0bffc17 	ldw	r2,-16(fp)
 840812c:	10bfffc4 	addi	r2,r2,-1
 8408130:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 8408134:	e0bffc17 	ldw	r2,-16(fp)
 8408138:	1007883a 	mov	r3,r2
 840813c:	e0bffe17 	ldw	r2,-8(fp)
 8408140:	1885883a 	add	r2,r3,r2
 8408144:	10800003 	ldbu	r2,0(r2)
 8408148:	10803fcc 	andi	r2,r2,255
 840814c:	1080201c 	xori	r2,r2,128
 8408150:	10bfe004 	addi	r2,r2,-128
 8408154:	10800be0 	cmpeqi	r2,r2,47
 8408158:	10000a1e 	bne	r2,zero,8408184 <alt_find_file+0xc0>
 840815c:	e0bffc17 	ldw	r2,-16(fp)
 8408160:	1007883a 	mov	r3,r2
 8408164:	e0bffe17 	ldw	r2,-8(fp)
 8408168:	1885883a 	add	r2,r3,r2
 840816c:	10800003 	ldbu	r2,0(r2)
 8408170:	10803fcc 	andi	r2,r2,255
 8408174:	1080201c 	xori	r2,r2,128
 8408178:	10bfe004 	addi	r2,r2,-128
 840817c:	1004c03a 	cmpne	r2,r2,zero
 8408180:	10000a1e 	bne	r2,zero,84081ac <alt_find_file+0xe8>
 8408184:	e0bffd17 	ldw	r2,-12(fp)
 8408188:	11000217 	ldw	r4,8(r2)
 840818c:	e1bffc17 	ldw	r6,-16(fp)
 8408190:	e17ffe17 	ldw	r5,-8(fp)
 8408194:	84083780 	call	8408378 <memcmp>
 8408198:	1004c03a 	cmpne	r2,r2,zero
 840819c:	1000031e 	bne	r2,zero,84081ac <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 84081a0:	e0bffd17 	ldw	r2,-12(fp)
 84081a4:	e0bfff15 	stw	r2,-4(fp)
 84081a8:	00000806 	br	84081cc <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 84081ac:	e0bffd17 	ldw	r2,-12(fp)
 84081b0:	10800017 	ldw	r2,0(r2)
 84081b4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 84081b8:	00c21074 	movhi	r3,2113
 84081bc:	18e8b904 	addi	r3,r3,-23836
 84081c0:	e0bffd17 	ldw	r2,-12(fp)
 84081c4:	10ffc91e 	bne	r2,r3,84080ec <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 84081c8:	e03fff15 	stw	zero,-4(fp)
 84081cc:	e0bfff17 	ldw	r2,-4(fp)
}
 84081d0:	e037883a 	mov	sp,fp
 84081d4:	dfc00117 	ldw	ra,4(sp)
 84081d8:	df000017 	ldw	fp,0(sp)
 84081dc:	dec00204 	addi	sp,sp,8
 84081e0:	f800283a 	ret

084081e4 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 84081e4:	defffc04 	addi	sp,sp,-16
 84081e8:	df000315 	stw	fp,12(sp)
 84081ec:	df000304 	addi	fp,sp,12
 84081f0:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 84081f4:	00bffa04 	movi	r2,-24
 84081f8:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 84081fc:	e03ffe15 	stw	zero,-8(fp)
 8408200:	00001e06 	br	840827c <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
 8408204:	e0bffe17 	ldw	r2,-8(fp)
 8408208:	00c21074 	movhi	r3,2113
 840820c:	18e84f04 	addi	r3,r3,-24260
 8408210:	10800324 	muli	r2,r2,12
 8408214:	10c5883a 	add	r2,r2,r3
 8408218:	10800017 	ldw	r2,0(r2)
 840821c:	1004c03a 	cmpne	r2,r2,zero
 8408220:	1000131e 	bne	r2,zero,8408270 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
 8408224:	e0bffe17 	ldw	r2,-8(fp)
 8408228:	00c21074 	movhi	r3,2113
 840822c:	18e84f04 	addi	r3,r3,-24260
 8408230:	10800324 	muli	r2,r2,12
 8408234:	10c7883a 	add	r3,r2,r3
 8408238:	e0bfff17 	ldw	r2,-4(fp)
 840823c:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 8408240:	00821074 	movhi	r2,2113
 8408244:	10a8bd04 	addi	r2,r2,-23820
 8408248:	10c00017 	ldw	r3,0(r2)
 840824c:	e0bffe17 	ldw	r2,-8(fp)
 8408250:	1880040e 	bge	r3,r2,8408264 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
 8408254:	00c21074 	movhi	r3,2113
 8408258:	18e8bd04 	addi	r3,r3,-23820
 840825c:	e0bffe17 	ldw	r2,-8(fp)
 8408260:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 8408264:	e0bffe17 	ldw	r2,-8(fp)
 8408268:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 840826c:	00000606 	br	8408288 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 8408270:	e0bffe17 	ldw	r2,-8(fp)
 8408274:	10800044 	addi	r2,r2,1
 8408278:	e0bffe15 	stw	r2,-8(fp)
 840827c:	e0bffe17 	ldw	r2,-8(fp)
 8408280:	10800810 	cmplti	r2,r2,32
 8408284:	103fdf1e 	bne	r2,zero,8408204 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 8408288:	e0bffd17 	ldw	r2,-12(fp)
}
 840828c:	e037883a 	mov	sp,fp
 8408290:	df000017 	ldw	fp,0(sp)
 8408294:	dec00104 	addi	sp,sp,4
 8408298:	f800283a 	ret

0840829c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 840829c:	defffb04 	addi	sp,sp,-20
 84082a0:	df000415 	stw	fp,16(sp)
 84082a4:	df000404 	addi	fp,sp,16
 84082a8:	e13ffe15 	stw	r4,-8(fp)
 84082ac:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 84082b0:	e0bfff17 	ldw	r2,-4(fp)
 84082b4:	10840070 	cmpltui	r2,r2,4097
 84082b8:	1000021e 	bne	r2,zero,84082c4 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 84082bc:	00840004 	movi	r2,4096
 84082c0:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 84082c4:	e0fffe17 	ldw	r3,-8(fp)
 84082c8:	e0bfff17 	ldw	r2,-4(fp)
 84082cc:	1885883a 	add	r2,r3,r2
 84082d0:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 84082d4:	e0bffe17 	ldw	r2,-8(fp)
 84082d8:	e0bffd15 	stw	r2,-12(fp)
 84082dc:	00000506 	br	84082f4 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 84082e0:	e0bffd17 	ldw	r2,-12(fp)
 84082e4:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 84082e8:	e0bffd17 	ldw	r2,-12(fp)
 84082ec:	10800804 	addi	r2,r2,32
 84082f0:	e0bffd15 	stw	r2,-12(fp)
 84082f4:	e0fffd17 	ldw	r3,-12(fp)
 84082f8:	e0bffc17 	ldw	r2,-16(fp)
 84082fc:	18bff836 	bltu	r3,r2,84082e0 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 8408300:	e0bffe17 	ldw	r2,-8(fp)
 8408304:	108007cc 	andi	r2,r2,31
 8408308:	1005003a 	cmpeq	r2,r2,zero
 840830c:	1000021e 	bne	r2,zero,8408318 <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 8408310:	e0bffd17 	ldw	r2,-12(fp)
 8408314:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 8408318:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 840831c:	e037883a 	mov	sp,fp
 8408320:	df000017 	ldw	fp,0(sp)
 8408324:	dec00104 	addi	sp,sp,4
 8408328:	f800283a 	ret

0840832c <atexit>:
 840832c:	200b883a 	mov	r5,r4
 8408330:	000d883a 	mov	r6,zero
 8408334:	0009883a 	mov	r4,zero
 8408338:	000f883a 	mov	r7,zero
 840833c:	84085001 	jmpi	8408500 <__register_exitproc>

08408340 <exit>:
 8408340:	defffe04 	addi	sp,sp,-8
 8408344:	000b883a 	mov	r5,zero
 8408348:	dc000015 	stw	r16,0(sp)
 840834c:	dfc00115 	stw	ra,4(sp)
 8408350:	2021883a 	mov	r16,r4
 8408354:	84086380 	call	8408638 <__call_exitprocs>
 8408358:	00821074 	movhi	r2,2113
 840835c:	10a8b404 	addi	r2,r2,-23856
 8408360:	11000017 	ldw	r4,0(r2)
 8408364:	20800f17 	ldw	r2,60(r4)
 8408368:	10000126 	beq	r2,zero,8408370 <exit+0x30>
 840836c:	103ee83a 	callr	r2
 8408370:	8009883a 	mov	r4,r16
 8408374:	84088280 	call	8408828 <_exit>

08408378 <memcmp>:
 8408378:	00c000c4 	movi	r3,3
 840837c:	1980032e 	bgeu	r3,r6,840838c <memcmp+0x14>
 8408380:	2144b03a 	or	r2,r4,r5
 8408384:	10c4703a 	and	r2,r2,r3
 8408388:	10000f26 	beq	r2,zero,84083c8 <memcmp+0x50>
 840838c:	31ffffc4 	addi	r7,r6,-1
 8408390:	3000061e 	bne	r6,zero,84083ac <memcmp+0x34>
 8408394:	00000a06 	br	84083c0 <memcmp+0x48>
 8408398:	39ffffc4 	addi	r7,r7,-1
 840839c:	00bfffc4 	movi	r2,-1
 84083a0:	21000044 	addi	r4,r4,1
 84083a4:	29400044 	addi	r5,r5,1
 84083a8:	38800526 	beq	r7,r2,84083c0 <memcmp+0x48>
 84083ac:	20c00003 	ldbu	r3,0(r4)
 84083b0:	28800003 	ldbu	r2,0(r5)
 84083b4:	18bff826 	beq	r3,r2,8408398 <memcmp+0x20>
 84083b8:	1885c83a 	sub	r2,r3,r2
 84083bc:	f800283a 	ret
 84083c0:	0005883a 	mov	r2,zero
 84083c4:	f800283a 	ret
 84083c8:	180f883a 	mov	r7,r3
 84083cc:	20c00017 	ldw	r3,0(r4)
 84083d0:	28800017 	ldw	r2,0(r5)
 84083d4:	18bfed1e 	bne	r3,r2,840838c <memcmp+0x14>
 84083d8:	31bfff04 	addi	r6,r6,-4
 84083dc:	21000104 	addi	r4,r4,4
 84083e0:	29400104 	addi	r5,r5,4
 84083e4:	39bff936 	bltu	r7,r6,84083cc <memcmp+0x54>
 84083e8:	003fe806 	br	840838c <memcmp+0x14>

084083ec <memcpy>:
 84083ec:	01c003c4 	movi	r7,15
 84083f0:	2007883a 	mov	r3,r4
 84083f4:	3980032e 	bgeu	r7,r6,8408404 <memcpy+0x18>
 84083f8:	2904b03a 	or	r2,r5,r4
 84083fc:	108000cc 	andi	r2,r2,3
 8408400:	10000926 	beq	r2,zero,8408428 <memcpy+0x3c>
 8408404:	30000626 	beq	r6,zero,8408420 <memcpy+0x34>
 8408408:	30cd883a 	add	r6,r6,r3
 840840c:	28800003 	ldbu	r2,0(r5)
 8408410:	29400044 	addi	r5,r5,1
 8408414:	18800005 	stb	r2,0(r3)
 8408418:	18c00044 	addi	r3,r3,1
 840841c:	30fffb1e 	bne	r6,r3,840840c <memcpy+0x20>
 8408420:	2005883a 	mov	r2,r4
 8408424:	f800283a 	ret
 8408428:	3811883a 	mov	r8,r7
 840842c:	200f883a 	mov	r7,r4
 8408430:	28c00017 	ldw	r3,0(r5)
 8408434:	31bffc04 	addi	r6,r6,-16
 8408438:	38c00015 	stw	r3,0(r7)
 840843c:	28800117 	ldw	r2,4(r5)
 8408440:	38800115 	stw	r2,4(r7)
 8408444:	28c00217 	ldw	r3,8(r5)
 8408448:	38c00215 	stw	r3,8(r7)
 840844c:	28800317 	ldw	r2,12(r5)
 8408450:	29400404 	addi	r5,r5,16
 8408454:	38800315 	stw	r2,12(r7)
 8408458:	39c00404 	addi	r7,r7,16
 840845c:	41bff436 	bltu	r8,r6,8408430 <memcpy+0x44>
 8408460:	008000c4 	movi	r2,3
 8408464:	1180072e 	bgeu	r2,r6,8408484 <memcpy+0x98>
 8408468:	1007883a 	mov	r3,r2
 840846c:	28800017 	ldw	r2,0(r5)
 8408470:	31bfff04 	addi	r6,r6,-4
 8408474:	29400104 	addi	r5,r5,4
 8408478:	38800015 	stw	r2,0(r7)
 840847c:	39c00104 	addi	r7,r7,4
 8408480:	19bffa36 	bltu	r3,r6,840846c <memcpy+0x80>
 8408484:	3807883a 	mov	r3,r7
 8408488:	003fde06 	br	8408404 <memcpy+0x18>

0840848c <strlen>:
 840848c:	208000cc 	andi	r2,r4,3
 8408490:	2011883a 	mov	r8,r4
 8408494:	1000161e 	bne	r2,zero,84084f0 <strlen+0x64>
 8408498:	20c00017 	ldw	r3,0(r4)
 840849c:	017fbff4 	movhi	r5,65279
 84084a0:	297fbfc4 	addi	r5,r5,-257
 84084a4:	01e02074 	movhi	r7,32897
 84084a8:	39e02004 	addi	r7,r7,-32640
 84084ac:	1945883a 	add	r2,r3,r5
 84084b0:	11c4703a 	and	r2,r2,r7
 84084b4:	00c6303a 	nor	r3,zero,r3
 84084b8:	1886703a 	and	r3,r3,r2
 84084bc:	18000c1e 	bne	r3,zero,84084f0 <strlen+0x64>
 84084c0:	280d883a 	mov	r6,r5
 84084c4:	380b883a 	mov	r5,r7
 84084c8:	21000104 	addi	r4,r4,4
 84084cc:	20800017 	ldw	r2,0(r4)
 84084d0:	1187883a 	add	r3,r2,r6
 84084d4:	1946703a 	and	r3,r3,r5
 84084d8:	0084303a 	nor	r2,zero,r2
 84084dc:	10c4703a 	and	r2,r2,r3
 84084e0:	103ff926 	beq	r2,zero,84084c8 <strlen+0x3c>
 84084e4:	20800007 	ldb	r2,0(r4)
 84084e8:	10000326 	beq	r2,zero,84084f8 <strlen+0x6c>
 84084ec:	21000044 	addi	r4,r4,1
 84084f0:	20800007 	ldb	r2,0(r4)
 84084f4:	103ffd1e 	bne	r2,zero,84084ec <strlen+0x60>
 84084f8:	2205c83a 	sub	r2,r4,r8
 84084fc:	f800283a 	ret

08408500 <__register_exitproc>:
 8408500:	defffa04 	addi	sp,sp,-24
 8408504:	00821074 	movhi	r2,2113
 8408508:	10a8b404 	addi	r2,r2,-23856
 840850c:	dc000015 	stw	r16,0(sp)
 8408510:	14000017 	ldw	r16,0(r2)
 8408514:	dd000415 	stw	r20,16(sp)
 8408518:	2829883a 	mov	r20,r5
 840851c:	81405217 	ldw	r5,328(r16)
 8408520:	dcc00315 	stw	r19,12(sp)
 8408524:	dc800215 	stw	r18,8(sp)
 8408528:	dc400115 	stw	r17,4(sp)
 840852c:	dfc00515 	stw	ra,20(sp)
 8408530:	2023883a 	mov	r17,r4
 8408534:	3027883a 	mov	r19,r6
 8408538:	3825883a 	mov	r18,r7
 840853c:	28002526 	beq	r5,zero,84085d4 <__register_exitproc+0xd4>
 8408540:	29000117 	ldw	r4,4(r5)
 8408544:	008007c4 	movi	r2,31
 8408548:	11002716 	blt	r2,r4,84085e8 <__register_exitproc+0xe8>
 840854c:	8800101e 	bne	r17,zero,8408590 <__register_exitproc+0x90>
 8408550:	2105883a 	add	r2,r4,r4
 8408554:	1085883a 	add	r2,r2,r2
 8408558:	20c00044 	addi	r3,r4,1
 840855c:	1145883a 	add	r2,r2,r5
 8408560:	0009883a 	mov	r4,zero
 8408564:	15000215 	stw	r20,8(r2)
 8408568:	28c00115 	stw	r3,4(r5)
 840856c:	2005883a 	mov	r2,r4
 8408570:	dfc00517 	ldw	ra,20(sp)
 8408574:	dd000417 	ldw	r20,16(sp)
 8408578:	dcc00317 	ldw	r19,12(sp)
 840857c:	dc800217 	ldw	r18,8(sp)
 8408580:	dc400117 	ldw	r17,4(sp)
 8408584:	dc000017 	ldw	r16,0(sp)
 8408588:	dec00604 	addi	sp,sp,24
 840858c:	f800283a 	ret
 8408590:	29802204 	addi	r6,r5,136
 8408594:	00800044 	movi	r2,1
 8408598:	110e983a 	sll	r7,r2,r4
 840859c:	30c04017 	ldw	r3,256(r6)
 84085a0:	2105883a 	add	r2,r4,r4
 84085a4:	1085883a 	add	r2,r2,r2
 84085a8:	1185883a 	add	r2,r2,r6
 84085ac:	19c6b03a 	or	r3,r3,r7
 84085b0:	14802015 	stw	r18,128(r2)
 84085b4:	14c00015 	stw	r19,0(r2)
 84085b8:	00800084 	movi	r2,2
 84085bc:	30c04015 	stw	r3,256(r6)
 84085c0:	88bfe31e 	bne	r17,r2,8408550 <__register_exitproc+0x50>
 84085c4:	30804117 	ldw	r2,260(r6)
 84085c8:	11c4b03a 	or	r2,r2,r7
 84085cc:	30804115 	stw	r2,260(r6)
 84085d0:	003fdf06 	br	8408550 <__register_exitproc+0x50>
 84085d4:	00821074 	movhi	r2,2113
 84085d8:	10aef704 	addi	r2,r2,-17444
 84085dc:	100b883a 	mov	r5,r2
 84085e0:	80805215 	stw	r2,328(r16)
 84085e4:	003fd606 	br	8408540 <__register_exitproc+0x40>
 84085e8:	00800034 	movhi	r2,0
 84085ec:	10800004 	addi	r2,r2,0
 84085f0:	1000021e 	bne	r2,zero,84085fc <__register_exitproc+0xfc>
 84085f4:	013fffc4 	movi	r4,-1
 84085f8:	003fdc06 	br	840856c <__register_exitproc+0x6c>
 84085fc:	01006404 	movi	r4,400
 8408600:	103ee83a 	callr	r2
 8408604:	1007883a 	mov	r3,r2
 8408608:	103ffa26 	beq	r2,zero,84085f4 <__register_exitproc+0xf4>
 840860c:	80805217 	ldw	r2,328(r16)
 8408610:	180b883a 	mov	r5,r3
 8408614:	18000115 	stw	zero,4(r3)
 8408618:	18800015 	stw	r2,0(r3)
 840861c:	80c05215 	stw	r3,328(r16)
 8408620:	18006215 	stw	zero,392(r3)
 8408624:	18006315 	stw	zero,396(r3)
 8408628:	0009883a 	mov	r4,zero
 840862c:	883fc826 	beq	r17,zero,8408550 <__register_exitproc+0x50>
 8408630:	003fd706 	br	8408590 <__register_exitproc+0x90>

08408634 <register_fini>:
 8408634:	f800283a 	ret

08408638 <__call_exitprocs>:
 8408638:	00821074 	movhi	r2,2113
 840863c:	10a8b404 	addi	r2,r2,-23856
 8408640:	10800017 	ldw	r2,0(r2)
 8408644:	defff304 	addi	sp,sp,-52
 8408648:	df000b15 	stw	fp,44(sp)
 840864c:	d8800115 	stw	r2,4(sp)
 8408650:	00800034 	movhi	r2,0
 8408654:	10800004 	addi	r2,r2,0
 8408658:	1005003a 	cmpeq	r2,r2,zero
 840865c:	d8800215 	stw	r2,8(sp)
 8408660:	d8800117 	ldw	r2,4(sp)
 8408664:	dd400815 	stw	r21,32(sp)
 8408668:	dd000715 	stw	r20,28(sp)
 840866c:	10805204 	addi	r2,r2,328
 8408670:	dfc00c15 	stw	ra,48(sp)
 8408674:	ddc00a15 	stw	r23,40(sp)
 8408678:	dd800915 	stw	r22,36(sp)
 840867c:	dcc00615 	stw	r19,24(sp)
 8408680:	dc800515 	stw	r18,20(sp)
 8408684:	dc400415 	stw	r17,16(sp)
 8408688:	dc000315 	stw	r16,12(sp)
 840868c:	282b883a 	mov	r21,r5
 8408690:	2039883a 	mov	fp,r4
 8408694:	d8800015 	stw	r2,0(sp)
 8408698:	2829003a 	cmpeq	r20,r5,zero
 840869c:	d8800117 	ldw	r2,4(sp)
 84086a0:	14405217 	ldw	r17,328(r2)
 84086a4:	88001026 	beq	r17,zero,84086e8 <__call_exitprocs+0xb0>
 84086a8:	ddc00017 	ldw	r23,0(sp)
 84086ac:	88800117 	ldw	r2,4(r17)
 84086b0:	8c802204 	addi	r18,r17,136
 84086b4:	143fffc4 	addi	r16,r2,-1
 84086b8:	80000916 	blt	r16,zero,84086e0 <__call_exitprocs+0xa8>
 84086bc:	05bfffc4 	movi	r22,-1
 84086c0:	a000151e 	bne	r20,zero,8408718 <__call_exitprocs+0xe0>
 84086c4:	8409883a 	add	r4,r16,r16
 84086c8:	2105883a 	add	r2,r4,r4
 84086cc:	1485883a 	add	r2,r2,r18
 84086d0:	10c02017 	ldw	r3,128(r2)
 84086d4:	a8c01126 	beq	r21,r3,840871c <__call_exitprocs+0xe4>
 84086d8:	843fffc4 	addi	r16,r16,-1
 84086dc:	85bff81e 	bne	r16,r22,84086c0 <__call_exitprocs+0x88>
 84086e0:	d8800217 	ldw	r2,8(sp)
 84086e4:	10003126 	beq	r2,zero,84087ac <__call_exitprocs+0x174>
 84086e8:	dfc00c17 	ldw	ra,48(sp)
 84086ec:	df000b17 	ldw	fp,44(sp)
 84086f0:	ddc00a17 	ldw	r23,40(sp)
 84086f4:	dd800917 	ldw	r22,36(sp)
 84086f8:	dd400817 	ldw	r21,32(sp)
 84086fc:	dd000717 	ldw	r20,28(sp)
 8408700:	dcc00617 	ldw	r19,24(sp)
 8408704:	dc800517 	ldw	r18,20(sp)
 8408708:	dc400417 	ldw	r17,16(sp)
 840870c:	dc000317 	ldw	r16,12(sp)
 8408710:	dec00d04 	addi	sp,sp,52
 8408714:	f800283a 	ret
 8408718:	8409883a 	add	r4,r16,r16
 840871c:	88c00117 	ldw	r3,4(r17)
 8408720:	2105883a 	add	r2,r4,r4
 8408724:	1445883a 	add	r2,r2,r17
 8408728:	18ffffc4 	addi	r3,r3,-1
 840872c:	11800217 	ldw	r6,8(r2)
 8408730:	1c001526 	beq	r3,r16,8408788 <__call_exitprocs+0x150>
 8408734:	10000215 	stw	zero,8(r2)
 8408738:	303fe726 	beq	r6,zero,84086d8 <__call_exitprocs+0xa0>
 840873c:	00c00044 	movi	r3,1
 8408740:	1c06983a 	sll	r3,r3,r16
 8408744:	90804017 	ldw	r2,256(r18)
 8408748:	8cc00117 	ldw	r19,4(r17)
 840874c:	1884703a 	and	r2,r3,r2
 8408750:	10001426 	beq	r2,zero,84087a4 <__call_exitprocs+0x16c>
 8408754:	90804117 	ldw	r2,260(r18)
 8408758:	1884703a 	and	r2,r3,r2
 840875c:	10000c1e 	bne	r2,zero,8408790 <__call_exitprocs+0x158>
 8408760:	2105883a 	add	r2,r4,r4
 8408764:	1485883a 	add	r2,r2,r18
 8408768:	11400017 	ldw	r5,0(r2)
 840876c:	e009883a 	mov	r4,fp
 8408770:	303ee83a 	callr	r6
 8408774:	88800117 	ldw	r2,4(r17)
 8408778:	98bfc81e 	bne	r19,r2,840869c <__call_exitprocs+0x64>
 840877c:	b8800017 	ldw	r2,0(r23)
 8408780:	147fd526 	beq	r2,r17,84086d8 <__call_exitprocs+0xa0>
 8408784:	003fc506 	br	840869c <__call_exitprocs+0x64>
 8408788:	8c000115 	stw	r16,4(r17)
 840878c:	003fea06 	br	8408738 <__call_exitprocs+0x100>
 8408790:	2105883a 	add	r2,r4,r4
 8408794:	1485883a 	add	r2,r2,r18
 8408798:	11000017 	ldw	r4,0(r2)
 840879c:	303ee83a 	callr	r6
 84087a0:	003ff406 	br	8408774 <__call_exitprocs+0x13c>
 84087a4:	303ee83a 	callr	r6
 84087a8:	003ff206 	br	8408774 <__call_exitprocs+0x13c>
 84087ac:	88800117 	ldw	r2,4(r17)
 84087b0:	1000081e 	bne	r2,zero,84087d4 <__call_exitprocs+0x19c>
 84087b4:	89000017 	ldw	r4,0(r17)
 84087b8:	20000726 	beq	r4,zero,84087d8 <__call_exitprocs+0x1a0>
 84087bc:	b9000015 	stw	r4,0(r23)
 84087c0:	8809883a 	mov	r4,r17
 84087c4:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x3000>
 84087c8:	bc400017 	ldw	r17,0(r23)
 84087cc:	883fb71e 	bne	r17,zero,84086ac <__call_exitprocs+0x74>
 84087d0:	003fc506 	br	84086e8 <__call_exitprocs+0xb0>
 84087d4:	89000017 	ldw	r4,0(r17)
 84087d8:	882f883a 	mov	r23,r17
 84087dc:	2023883a 	mov	r17,r4
 84087e0:	883fb21e 	bne	r17,zero,84086ac <__call_exitprocs+0x74>
 84087e4:	003fc006 	br	84086e8 <__call_exitprocs+0xb0>

084087e8 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 84087e8:	defffd04 	addi	sp,sp,-12
 84087ec:	df000215 	stw	fp,8(sp)
 84087f0:	df000204 	addi	fp,sp,8
 84087f4:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 84087f8:	e0bfff17 	ldw	r2,-4(fp)
 84087fc:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 8408800:	e0bffe17 	ldw	r2,-8(fp)
 8408804:	1005003a 	cmpeq	r2,r2,zero
 8408808:	1000021e 	bne	r2,zero,8408814 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 840880c:	002af070 	cmpltui	zero,zero,43969
 8408810:	00000106 	br	8408818 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 8408814:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 8408818:	e037883a 	mov	sp,fp
 840881c:	df000017 	ldw	fp,0(sp)
 8408820:	dec00104 	addi	sp,sp,4
 8408824:	f800283a 	ret

08408828 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 8408828:	defffd04 	addi	sp,sp,-12
 840882c:	dfc00215 	stw	ra,8(sp)
 8408830:	df000115 	stw	fp,4(sp)
 8408834:	df000104 	addi	fp,sp,4
 8408838:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 840883c:	e13fff17 	ldw	r4,-4(fp)
 8408840:	84087e80 	call	84087e8 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 8408844:	003fff06 	br	8408844 <_exit+0x1c>
 8408848:	08408634 	orhi	at,at,536
