
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003303                       # Number of seconds simulated
sim_ticks                                  3302501139                       # Number of ticks simulated
final_tick                               574805424258                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162616                       # Simulator instruction rate (inst/s)
host_op_rate                                   213575                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255208                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893156                       # Number of bytes of host memory used
host_seconds                                 12940.42                       # Real time elapsed on the host
sim_insts                                  2104324827                       # Number of instructions simulated
sim_ops                                    2763756951                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       188160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       120576                       # Number of bytes read from this memory
system.physmem.bytes_read::total               312320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       109056                       # Number of bytes written to this memory
system.physmem.bytes_written::total            109056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1470                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          942                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2440                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             852                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  852                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       581378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56974999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       503861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36510510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94570747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       581378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       503861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1085238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33022244                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33022244                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33022244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       581378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56974999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       503861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36510510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              127592992                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7919668                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2875946                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2511418                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185723                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416801                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1375402                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207626                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5855                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3386062                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15990965                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2875946                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583028                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3293776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        385396                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669486                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7788834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4495058     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164631      2.11%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298935      3.84%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281231      3.61%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456820      5.87%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475262      6.10%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114588      1.47%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86676      1.11%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415633     18.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7788834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363140                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019146                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3495538                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       372528                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3185163                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12722                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722873                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314620                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17899381                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722873                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3644491                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         127798                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42994                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3047620                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       203049                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17415101                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69111                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82441                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23132929                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79282376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79282376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8219879                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2038                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           543864                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2670473                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582176                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9822                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196504                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16461380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13846425                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18198                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5033624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13806484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7788834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777728                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840157                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2721691     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1450260     18.62%     53.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257624     16.15%     69.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773271      9.93%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       807237     10.36%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473207      6.08%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211017      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56197      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38330      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7788834                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54951     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17975     21.65%     87.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10087     12.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10866709     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109600      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374224     17.15%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494892      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13846425                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.748359                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              83013                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005995                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35582894                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21497052                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13385075                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13929438                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        33852                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       785519                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143235                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722873                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          68841                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5877                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16463384                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2670473                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582176                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98006                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110466                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208472                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13581397                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279481                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265027                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762052                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049015                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482571                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714895                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13400481                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13385075                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220326                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20111846                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690106                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408731                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5091658                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7065961                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.309025                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3268830     46.26%     46.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494810     21.16%     67.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834273     11.81%     79.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283763      4.02%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272738      3.86%     87.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113674      1.61%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298296      4.22%     92.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88581      1.25%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410996      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7065961                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23118401                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33650386                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 130834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.791967                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.791967                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.262679                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.262679                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62797480                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17557088                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18416339                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7919668                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2892588                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2354100                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194212                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1224587                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1135847                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          296013                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8651                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3192038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15792365                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2892588                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1431860                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3314771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         994696                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        498958                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1559739                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7803055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4488284     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          178481      2.29%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          231429      2.97%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          350560      4.49%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          340117      4.36%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          259517      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152711      1.96%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          231359      2.96%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1570597     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7803055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365241                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.994069                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3298715                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       488302                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3193735                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25219                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        797082                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       489354                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18884263                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        797082                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3474685                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          97117                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       135032                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3039008                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       260129                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18327747                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112097                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        82155                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25543585                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85332764                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85332764                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15844238                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9699289                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3830                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2138                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           740821                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1698731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       897536                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17742                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       285549                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17029357                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13700835                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26055                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5557889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16905159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          551                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7803055                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755830                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897778                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2716353     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1713920     21.96%     56.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1103815     14.15%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       754616      9.67%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       708327      9.08%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       375886      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       277826      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82753      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69559      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7803055                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          66936     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13736     14.18%     83.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16169     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11401914     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193665      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1547      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1352015      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       751694      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13700835                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.729976                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              96841                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007068                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35327619                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22590975                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13313603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13797676                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47168                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       653234                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227481                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        797082                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57160                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9202                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17033004                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       114089                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1698731                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       897536                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2099                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7010                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227877                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13436052                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1272346                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       264781                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2007114                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1882072                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            734768                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.696542                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13317299                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13313603                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8551387                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24010720                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681081                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356149                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9279246                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11404696                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5628304                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197138                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7005973                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152934                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2703562     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2013814     28.74%     67.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       740585     10.57%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       423901      6.05%     83.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       353518      5.05%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       172850      2.47%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       174117      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        74023      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       349603      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7005973                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9279246                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11404696                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1715548                       # Number of memory references committed
system.switch_cpus1.commit.loads              1045493                       # Number of loads committed
system.switch_cpus1.commit.membars               1548                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1635786                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10279708                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232719                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       349603                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23689370                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34863576                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 116613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9279246                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11404696                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9279246                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853482                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853482                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.171671                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.171671                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60459943                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18390141                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17444493                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3096                       # number of misc regfile writes
system.l2.replacements                           2440                       # number of replacements
system.l2.tagsinuse                      16383.932860                       # Cycle average of tags in use
system.l2.total_refs                           479072                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18824                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.450064                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           463.171649                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.927330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    747.321316                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.970331                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    489.205172                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8170.760773                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6485.576289                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028270                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.045613                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.029859                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.498704                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.395848                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3574                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3889                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7463                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3208                       # number of Writeback hits
system.l2.Writeback_hits::total                  3208                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3574                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3889                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7463                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3574                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3889                       # number of overall hits
system.l2.overall_hits::total                    7463                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1470                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          942                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2440                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1470                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          942                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2440                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1470                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          942                       # number of overall misses
system.l2.overall_misses::total                  2440                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       833243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     91195846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       799007                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     54744375                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       147572471                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       833243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     91195846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       799007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     54744375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        147572471                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       833243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     91195846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       799007                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     54744375                       # number of overall miss cycles
system.l2.overall_miss_latency::total       147572471                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9903                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3208                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3208                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5044                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4831                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9903                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5044                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4831                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9903                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.291435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.194991                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.246390                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.291435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.194991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246390                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.291435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.194991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246390                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55549.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62037.990476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 61462.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58115.047771                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60480.520902                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55549.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62037.990476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 61462.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58115.047771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60480.520902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55549.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62037.990476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 61462.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58115.047771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60480.520902                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  852                       # number of writebacks
system.l2.writebacks::total                       852                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1470                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          942                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2440                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2440                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       750024                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     82671353                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       722055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     49263208                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    133406640                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       750024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     82671353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       722055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     49263208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    133406640                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       750024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     82671353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       722055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     49263208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    133406640                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.194991                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.246390                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.291435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.194991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246390                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.291435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.194991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246390                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50001.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56239.015646                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55542.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52296.399151                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54674.852459                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50001.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56239.015646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 55542.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 52296.399151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54674.852459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50001.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56239.015646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 55542.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 52296.399151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54674.852459                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.927301                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701582                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848157.900369                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.927301                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023922                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868473                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669468                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669468                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669468                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669468                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669468                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669468                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       992142                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       992142                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       992142                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       992142                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       992142                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       992142                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669486                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669486                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669486                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669486                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669486                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669486                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        55119                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        55119                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        55119                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        55119                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        55119                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        55119                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       863210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       863210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       863210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       863210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       863210                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       863210                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57547.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57547.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57547.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57547.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57547.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57547.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5044                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936330                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5300                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42252.137736                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.063991                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.936009                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067973                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504913                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504913                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504913                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504913                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15886                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15886                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15886                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15886                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15886                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15886                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    715896197                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    715896197                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    715896197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    715896197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    715896197                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    715896197                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520799                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520799                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520799                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520799                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007623                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007623                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006302                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006302                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006302                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006302                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45064.597570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45064.597570                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45064.597570                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45064.597570                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45064.597570                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45064.597570                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1025                       # number of writebacks
system.cpu0.dcache.writebacks::total             1025                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10842                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10842                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10842                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10842                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10842                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10842                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5044                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5044                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5044                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5044                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5044                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    119195202                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    119195202                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    119195202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    119195202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    119195202                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    119195202                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23631.086836                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23631.086836                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23631.086836                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23631.086836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23631.086836                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23631.086836                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970307                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086612915                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190751.844758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970307                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1559720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1559720                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1559720                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1559720                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1559720                       # number of overall hits
system.cpu1.icache.overall_hits::total        1559720                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1187788                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1187788                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1187788                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1187788                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1187788                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1187788                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1559739                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1559739                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1559739                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1559739                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1559739                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1559739                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62515.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62515.157895                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62515.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62515.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62515.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62515.157895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       812007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       812007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       812007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       812007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       812007                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       812007                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62462.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62462.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62462.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62462.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62462.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62462.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4831                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170718286                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5087                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33559.718105                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.370821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.629179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884261                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115739                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       967307                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         967307                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       666619                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        666619                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1633                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1633                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1548                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1548                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1633926                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1633926                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1633926                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1633926                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12304                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          255                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12559                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12559                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12559                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12559                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    443198825                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    443198825                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16990985                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16990985                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    460189810                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    460189810                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    460189810                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    460189810                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       979611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       979611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       666874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       666874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1646485                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1646485                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1646485                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1646485                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012560                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012560                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000382                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000382                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007628                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007628                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007628                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007628                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36020.710744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36020.710744                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 66631.313725                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66631.313725                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36642.233458                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36642.233458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36642.233458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36642.233458                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2183                       # number of writebacks
system.cpu1.dcache.writebacks::total             2183                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7473                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7473                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          255                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7728                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7728                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7728                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7728                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4831                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4831                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4831                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4831                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     88487509                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     88487509                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     88487509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     88487509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     88487509                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     88487509                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002934                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002934                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18316.602981                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18316.602981                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18316.602981                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18316.602981                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18316.602981                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18316.602981                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
