<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p348" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_348{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_348{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_348{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_348{left:69px;bottom:713px;letter-spacing:0.13px;}
#t5_348{left:151px;bottom:713px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_348{left:69px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_348{left:69px;bottom:673px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_348{left:69px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t9_348{left:69px;bottom:630px;}
#ta_348{left:95px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_348{left:95px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tc_348{left:95px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_348{left:69px;bottom:574px;}
#te_348{left:95px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_348{left:95px;bottom:560px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_348{left:95px;bottom:544px;letter-spacing:-0.16px;}
#th_348{left:69px;bottom:521px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_348{left:100px;bottom:475px;letter-spacing:-0.17px;word-spacing:-0.52px;}
#tj_348{left:69px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_348{left:100px;bottom:383px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#tl_348{left:69px;bottom:337px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_348{left:69px;bottom:314px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tn_348{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#to_348{left:69px;bottom:281px;letter-spacing:-0.27px;word-spacing:-0.33px;}
#tp_348{left:69px;bottom:222px;letter-spacing:0.13px;}
#tq_348{left:151px;bottom:222px;letter-spacing:0.15px;word-spacing:0.01px;}
#tr_348{left:69px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_348{left:69px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_348{left:69px;bottom:157px;}
#tu_348{left:95px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_348{left:95px;bottom:143px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tw_348{left:69px;bottom:117px;}
#tx_348{left:95px;bottom:120px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_348{left:320px;bottom:771px;letter-spacing:0.11px;word-spacing:0.03px;}
#tz_348{left:411px;bottom:771px;letter-spacing:0.12px;}
#t10_348{left:566px;bottom:989px;letter-spacing:0.22px;}
#t11_348{left:392px;bottom:989px;letter-spacing:0.03px;}
#t12_348{left:566px;bottom:947px;letter-spacing:0.22px;}
#t13_348{left:392px;bottom:947px;letter-spacing:0.03px;}
#t14_348{left:419px;bottom:869px;}
#t15_348{left:566px;bottom:841px;letter-spacing:0.2px;}
#t16_348{left:392px;bottom:841px;letter-spacing:0.03px;}
#t17_348{left:713px;bottom:1038px;letter-spacing:-0.14px;}
#t18_348{left:725px;bottom:1021px;}
#t19_348{left:460px;bottom:1023px;letter-spacing:-0.19px;}
#t1a_348{left:426px;bottom:1023px;letter-spacing:-0.19px;}
#t1b_348{left:188px;bottom:1022px;letter-spacing:-0.19px;}

.s1_348{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_348{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_348{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_348{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_348{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_348{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_348{font-size:15px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_348{font-size:55px;font-family:TimesNewRoman-Bold_b6a;color:#000;}
.t.v0_348{transform:scaleX(1.217);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts348" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_b6a;
	src: url("fonts/TimesNewRoman-Bold_b6a.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg348Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg348" style="-webkit-user-select: none;"><object width="935" height="1210" data="348/348.svg" type="image/svg+xml" id="pdf348" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_348" class="t s1_348">14-2 </span><span id="t2_348" class="t s1_348">Vol. 1 </span>
<span id="t3_348" class="t s2_348">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t4_348" class="t s3_348">14.1.2 </span><span id="t5_348" class="t s3_348">Instruction Syntax Enhancements </span>
<span id="t6_348" class="t s4_348">Intel AVX employs an instruction encoding scheme using a new prefix (known as “VEX” prefix). Instruction </span>
<span id="t7_348" class="t s4_348">encoding using the VEX prefix can directly encode a register operand within the VEX prefix. This support two new </span>
<span id="t8_348" class="t s4_348">instruction syntax in Intel 64 architecture: </span>
<span id="t9_348" class="t s5_348">• </span><span id="ta_348" class="t s4_348">A non-destructive operand (in a three-operand instruction syntax): The non-destructive source reduces the </span>
<span id="tb_348" class="t s4_348">number of registers, register-register copies and explicit load operations required in typical SSE loops, reduces </span>
<span id="tc_348" class="t s4_348">code size, and improves micro-fusion opportunities. </span>
<span id="td_348" class="t s5_348">• </span><span id="te_348" class="t s4_348">A third source operand (in a four-operand instruction syntax) via the upper 4 bits in an 8-bit immediate field. </span>
<span id="tf_348" class="t s4_348">Support for the third source operand is defined for selected instructions (e.g., VBLENDVPD, VBLENDVPS, </span>
<span id="tg_348" class="t s4_348">PBLENDVB). </span>
<span id="th_348" class="t s4_348">Two-operand instruction syntax previously expressed in legacy SSE instruction as </span>
<span id="ti_348" class="t s4_348">ADDPS xmm1, xmm2/m128 </span>
<span id="tj_348" class="t s4_348">128-bit AVX equivalent can be expressed in three-operand syntax as </span>
<span id="tk_348" class="t s4_348">VADDPS xmm1, xmm2, xmm3/m128 </span>
<span id="tl_348" class="t s4_348">In four-operand syntax, the extra register operand is encoded in the immediate byte. </span>
<span id="tm_348" class="t s4_348">Note SIMD instructions supporting three-operand syntax but processing only 128-bits of data are considered part </span>
<span id="tn_348" class="t s4_348">of the 256-bit SIMD instruction set extensions of AVX, because bits 255:128 of the destination register are zeroed </span>
<span id="to_348" class="t s4_348">by the processor. </span>
<span id="tp_348" class="t s3_348">14.1.3 </span><span id="tq_348" class="t s3_348">VEX Prefix Instruction Encoding Support </span>
<span id="tr_348" class="t s4_348">Intel AVX introduces a new prefix, referred to as VEX, in the Intel 64 and IA-32 instruction encoding format. </span>
<span id="ts_348" class="t s4_348">Instruction encoding using the VEX prefix provides the following capabilities: </span>
<span id="tt_348" class="t s5_348">• </span><span id="tu_348" class="t s4_348">Direct encoding of a register operand within VEX. This provides instruction syntax support for non-destructive </span>
<span id="tv_348" class="t s4_348">source operand. </span>
<span id="tw_348" class="t s5_348">• </span><span id="tx_348" class="t s4_348">Efficient encoding of instruction syntax operating on 128-bit and 256-bit register sets. </span>
<span id="ty_348" class="t s6_348">Figure 14-1. </span><span id="tz_348" class="t s6_348">256-Bit Wide SIMD Register </span>
<span id="t10_348" class="t s7_348">XMM0 </span><span id="t11_348" class="t v0_348 s7_348">YMM0 </span>
<span id="t12_348" class="t s7_348">XMM1 </span><span id="t13_348" class="t v0_348 s7_348">YMM1 </span>
<span id="t14_348" class="t s8_348">. . . </span>
<span id="t15_348" class="t s7_348">XMM15 </span><span id="t16_348" class="t v0_348 s7_348">YMM15 </span>
<span id="t17_348" class="t s4_348">Bit# </span>
<span id="t18_348" class="t s4_348">0 </span>
<span id="t19_348" class="t s4_348">127 </span><span id="t1a_348" class="t s4_348">128 </span><span id="t1b_348" class="t s4_348">255 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
