[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Mon Apr 14 20:43:03 2025
[*]
[dumpfile] "/mnt/c/Users/azuni/Documents/Projects/wireguard-fpga/4.sim/wave.fst"
[dumpfile_mtime] "Mon Apr 14 20:10:34 2025"
[dumpfile_size] 13243080
[savefile] "/mnt/c/Users/azuni/Documents/Projects/wireguard-fpga/4.sim/wave.CSR_UART_TEST.gtkw"
[timestart] 0
[size] 1920 1128
[pos] -409 -134
*-28.088099 178081250 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.tb.
[treeopen] TOP.tb.dut.
[treeopen] TOP.tb.dut.from_csr.
[treeopen] TOP.tb.dut.from_csr.uart.
[treeopen] TOP.tb.dut.from_csr.uart.rx.
[treeopen] TOP.tb.dut.from_csr.uart.rx_trigger.
[treeopen] TOP.tb.dut.from_csr.uart.tx.
[treeopen] TOP.tb.dut.from_csr.uart.tx.data.
[treeopen] TOP.tb.dut.from_csr.uart.tx_trigger.
[treeopen] TOP.tb.dut.to_csr.
[treeopen] TOP.tb.dut.to_csr.uart.
[treeopen] TOP.tb.dut.to_csr.uart.rx.
[treeopen] TOP.tb.dut.to_csr.uart.rx.data.
[treeopen] TOP.tb.dut.to_csr.uart.tx.
[treeopen] TOP.tb.dut.u_fabric.
[treeopen] TOP.tb.dut.u_uart.
[sst_width] 276
[signals_width] 288
[sst_expanded] 1
[sst_vpaned_height] 741
@200
-BUS
@28
TOP.tb.dut.u_cpu.bus.vld
TOP.tb.dut.u_cpu.bus.rdy
TOP.tb.dut.u_cpu.bus.we[3:0]
@22
TOP.tb.dut.u_cpu.bus.addr[31:2]
TOP.tb.dut.u_cpu.bus.rdat[31:0]
TOP.tb.dut.u_cpu.bus.wdat[31:0]
@200
-UART_TX
@28
TOP.tb.dut.u_uart.tick_1us
@22
TOP.tb.dut.u_uart.tx_cnt1us[3:0]
@28
TOP.tb.dut.u_uart.tx_cnt1us_is0
@820
TOP.tb.dut.u_uart.tx_data[7:0]
@100000028
TOP.tb.dut.u_uart.tx_state[3:0]
@28
TOP.tb.dut.u_uart.uart_tx
@200
-UART_RX
@28
TOP.tb.dut.u_uart.uart_rx
@22
TOP.tb.dut.u_uart.rx_cnt1us[3:0]
@28
TOP.tb.dut.u_uart.rx_cnt1us_is0
@100000028
TOP.tb.dut.u_uart.rx_state[3:0]
@820
TOP.tb.dut.u_uart.rx_shift[7:0]
@28
TOP.tb.dut.u_uart.u_rx_fifo.full
TOP.tb.dut.u_uart.u_rx_fifo.we_protected
@820
TOP.tb.dut.u_uart.u_rx_fifo.din[7:0]
@28
TOP.tb.dut.u_uart.u_rx_fifo.empty
TOP.tb.dut.u_uart.u_rx_fifo.re_protected
@820
TOP.tb.dut.u_uart.u_rx_fifo.dout_comb[7:0]
@200
-
-FROM_CSR
-from_csr/uart/rx/data
@28
TOP.tb.dut.from_csr.uart.rx.data.swacc
@200
-from_csr/uart/tx/data
@820
TOP.tb.dut.from_csr.uart.tx.data.value[7:0]
@200
-from_csr/uart/tx_trigger/write
@28
TOP.tb.dut.from_csr.uart.tx_trigger.write.value
@200
-
-TO_CSR
-to_csr/uart/rx/data
@820
TOP.tb.dut.to_csr.uart.rx.data.next[7:0]
@200
-to_csr/uart/rx/oflow
@28
TOP.tb.dut.to_csr.uart.rx.oflow.next
@200
-to_csr/uart/rx/valid
@28
TOP.tb.dut.to_csr.uart.rx.valid.next
@200
-to_csr/uart/tx/busy
@28
TOP.tb.dut.to_csr.uart.tx.busy.next
[pattern_trace] 1
[pattern_trace] 0
