{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599122184115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599122184121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 16:36:23 2020 " "Processing started: Thu Sep 03 16:36:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599122184121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122184121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led -c led " "Command: quartus_map --read_settings_files=on --write_settings_files=off led -c led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122184121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599122184642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599122184642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122194697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_num.v 1 1 " "Found 1 design units, including 1 entities, in source file count_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_num " "Found entity 1: count_num" {  } { { "count_num.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/count_num.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122194699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Found entity 1: left_shifter" {  } { { "left_shifter.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/left_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122194701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sck_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file sck_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sck_generate " "Found entity 1: sck_generate" {  } { { "sck_generate.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/sck_generate.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122194704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI.v(48) " "Verilog HDL information at SPI.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "SPI.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/SPI.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599122194707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "SPI.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/SPI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122194707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "man_coding.v 1 1 " "Found 1 design units, including 1 entities, in source file man_coding.v" { { "Info" "ISGN_ENTITY_NAME" "1 man_coding " "Found entity 1: man_coding" {  } { { "man_coding.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/man_coding.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122194710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_flag led.v(58) " "Verilog HDL Implicit Net warning at led.v(58): created implicit net for \"rx_flag\"" {  } { { "led.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/led.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599122194710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led " "Elaborating entity \"led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599122194743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_16bit.v(48) " "Verilog HDL information at spi_16bit.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "spi_16bit.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/spi_16bit.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599122194754 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_16bit.v 1 1 " "Using design file spi_16bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_16bit " "Found entity 1: SPI_16bit" {  } { { "spi_16bit.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/spi_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1599122194754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_16bit SPI_16bit:u_SPI_16bit " "Elaborating entity \"SPI_16bit\" for hierarchy \"SPI_16bit:u_SPI_16bit\"" {  } { { "led.v" "u_SPI_16bit" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/led.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599122194754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_16bit.v(70) " "Verilog HDL assignment warning at spi_16bit.v(70): truncated value with size 32 to match size of target (5)" {  } { { "spi_16bit.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/spi_16bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599122194754 "|led|SPI_16bit:u_SPI_16bit"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div_3us.v 1 1 " "Using design file clk_div_3us.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_3us " "Found entity 1: clk_div_3us" {  } { { "clk_div_3us.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/clk_div_3us.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1599122194770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_3us clk_div_3us:u_clk_div_3us " "Elaborating entity \"clk_div_3us\" for hierarchy \"clk_div_3us:u_clk_div_3us\"" {  } { { "led.v" "u_clk_div_3us" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/led.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599122194770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clk_div_3us.v(24) " "Verilog HDL assignment warning at clk_div_3us.v(24): truncated value with size 32 to match size of target (8)" {  } { { "clk_div_3us.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/clk_div_3us.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599122194770 "|led|clk_div_3us:u_clk_div_3us"}
{ "Warning" "WSGN_SEARCH_FILE" "man_coding_master.v 1 1 " "Using design file man_coding_master.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 man_coding_master " "Found entity 1: man_coding_master" {  } { { "man_coding_master.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/man_coding_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599122194801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1599122194801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "man_coding_master man_coding_master:u_man_coding_master " "Elaborating entity \"man_coding_master\" for hierarchy \"man_coding_master:u_man_coding_master\"" {  } { { "led.v" "u_man_coding_master" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/led.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599122194801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 man_coding_master.v(51) " "Verilog HDL assignment warning at man_coding_master.v(51): truncated value with size 4 to match size of target (1)" {  } { { "man_coding_master.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/man_coding_master.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599122194801 "|led|man_coding_master:u_man_coding_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 man_coding_master.v(62) " "Verilog HDL assignment warning at man_coding_master.v(62): truncated value with size 32 to match size of target (6)" {  } { { "man_coding_master.v" "" { Text "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/man_coding_master.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599122194801 "|led|man_coding_master:u_man_coding_master"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599122195294 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599122195627 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "T:/FPGA/STEP-MAX10/manchester_SPI_9_3/output_files/led.map.smsg " "Generated suppressed messages file T:/FPGA/STEP-MAX10/manchester_SPI_9_3/output_files/led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122195642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599122195728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599122195728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599122195763 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599122195763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599122195763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599122195763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599122195778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 16:36:35 2020 " "Processing ended: Thu Sep 03 16:36:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599122195778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599122195778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599122195778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599122195778 ""}
