src/platform.o src/platform.o: ../src/platform.c \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_cache.h \
 D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_types.h \
 ../src/platform_config.h
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_cache.h:
D\:/School/sysFPGAlab/radio_periph_lab/vitis/hwplat/export/hwplat/sw/hwplat/standalone_ps7_cortexa9_0/bspinclude/include/xil_types.h:
../src/platform_config.h:
